<?xml version="1.0" encoding="utf-8" standalone="no"?>
<boards xmlns="http://com.arm.targetconfigurationeditor" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://com.arm.targetconfigurationeditor board-01.xsd">
    <board endianess="little" external_data=".R7S910x13.svd" name="R7S910x13" power_domain_support="Unsupported" trustzone="Unsupported" type="BOARD">
        <category language="ja">Renesas</category>
        <description language="ja">RZ/T1 Group</description>
        <peripheral address_type="Non-Secure" name="PORT" offset="0xA0000000">
            <gui_name language="ja">PORT</gui_name>
            <description language="ja">I/O port</description>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT0_PDR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">PORT0_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT1_PDR" offset="0x00000002" size="0x00000002">
                <gui_name language="ja">PORT1_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT2_PDR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">PORT2_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT3_PDR" offset="0x00000006" size="0x00000002">
                <gui_name language="ja">PORT3_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT4_PDR" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">PORT4_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT5_PDR" offset="0x0000000A" size="0x00000002">
                <gui_name language="ja">PORT5_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT6_PDR" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">PORT6_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT7_PDR" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">PORT7_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT8_PDR" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">PORT8_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT9_PDR" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">PORT9_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTA_PDR" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">PORTA_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTB_PDR" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">PORTB_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTC_PDR" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">PORTC_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTD_PDR" offset="0x0000001A" size="0x00000002">
                <gui_name language="ja">PORTD_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTE_PDR" offset="0x0000001C" size="0x00000002">
                <gui_name language="ja">PORTE_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTF_PDR" offset="0x0000001E" size="0x00000002">
                <gui_name language="ja">PORTF_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTG_PDR" offset="0x00000020" size="0x00000002">
                <gui_name language="ja">PORTG_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTH_PDR" offset="0x00000022" size="0x00000002">
                <gui_name language="ja">PORTH_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTJ_PDR" offset="0x00000024" size="0x00000002">
                <gui_name language="ja">PORTJ_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTK_PDR" offset="0x00000026" size="0x00000002">
                <gui_name language="ja">PORTK_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTL_PDR" offset="0x00000028" size="0x00000002">
                <gui_name language="ja">PORTL_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTM_PDR" offset="0x0000002A" size="0x00000002">
                <gui_name language="ja">PORTM_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTN_PDR" offset="0x0000002C" size="0x00000002">
                <gui_name language="ja">PORTN_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTP_PDR" offset="0x0000002E" size="0x00000002">
                <gui_name language="ja">PORTP_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTR_PDR" offset="0x00000030" size="0x00000002">
                <gui_name language="ja">PORTR_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTS_PDR" offset="0x00000032" size="0x00000002">
                <gui_name language="ja">PORTS_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTT_PDR" offset="0x00000034" size="0x00000002">
                <gui_name language="ja">PORTT_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTU_PDR" offset="0x00000036" size="0x00000002">
                <gui_name language="ja">PORTU_PDR</gui_name>
                <description language="ja">Port direction register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT0_PODR" offset="0x00000040" size="0x00000001">
                <gui_name language="ja">PORT0_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT1_PODR" offset="0x00000041" size="0x00000001">
                <gui_name language="ja">PORT1_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT2_PODR" offset="0x00000042" size="0x00000001">
                <gui_name language="ja">PORT2_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT3_PODR" offset="0x00000043" size="0x00000001">
                <gui_name language="ja">PORT3_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT4_PODR" offset="0x00000044" size="0x00000001">
                <gui_name language="ja">PORT4_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT5_PODR" offset="0x00000045" size="0x00000001">
                <gui_name language="ja">PORT5_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT6_PODR" offset="0x00000046" size="0x00000001">
                <gui_name language="ja">PORT6_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT7_PODR" offset="0x00000047" size="0x00000001">
                <gui_name language="ja">PORT7_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT8_PODR" offset="0x00000048" size="0x00000001">
                <gui_name language="ja">PORT8_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT9_PODR" offset="0x00000049" size="0x00000001">
                <gui_name language="ja">PORT9_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTA_PODR" offset="0x0000004A" size="0x00000001">
                <gui_name language="ja">PORTA_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTB_PODR" offset="0x0000004B" size="0x00000001">
                <gui_name language="ja">PORTB_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTC_PODR" offset="0x0000004C" size="0x00000001">
                <gui_name language="ja">PORTC_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTD_PODR" offset="0x0000004D" size="0x00000001">
                <gui_name language="ja">PORTD_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTE_PODR" offset="0x0000004E" size="0x00000001">
                <gui_name language="ja">PORTE_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTF_PODR" offset="0x0000004F" size="0x00000001">
                <gui_name language="ja">PORTF_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTG_PODR" offset="0x00000050" size="0x00000001">
                <gui_name language="ja">PORTG_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTH_PODR" offset="0x00000051" size="0x00000001">
                <gui_name language="ja">PORTH_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTJ_PODR" offset="0x00000052" size="0x00000001">
                <gui_name language="ja">PORTJ_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTK_PODR" offset="0x00000053" size="0x00000001">
                <gui_name language="ja">PORTK_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTL_PODR" offset="0x00000054" size="0x00000001">
                <gui_name language="ja">PORTL_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTM_PODR" offset="0x00000055" size="0x00000001">
                <gui_name language="ja">PORTM_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTN_PODR" offset="0x00000056" size="0x00000001">
                <gui_name language="ja">PORTN_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTP_PODR" offset="0x00000057" size="0x00000001">
                <gui_name language="ja">PORTP_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTR_PODR" offset="0x00000058" size="0x00000001">
                <gui_name language="ja">PORTR_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTS_PODR" offset="0x00000059" size="0x00000001">
                <gui_name language="ja">PORTS_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTT_PODR" offset="0x0000005A" size="0x00000001">
                <gui_name language="ja">PORTT_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTU_PODR" offset="0x0000005B" size="0x00000001">
                <gui_name language="ja">PORTU_PODR</gui_name>
                <description language="ja">Port output data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT0_PIDR" offset="0x00000060" size="0x00000001">
                <gui_name language="ja">PORT0_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT1_PIDR" offset="0x00000061" size="0x00000001">
                <gui_name language="ja">PORT1_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT2_PIDR" offset="0x00000062" size="0x00000001">
                <gui_name language="ja">PORT2_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT3_PIDR" offset="0x00000063" size="0x00000001">
                <gui_name language="ja">PORT3_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT4_PIDR" offset="0x00000064" size="0x00000001">
                <gui_name language="ja">PORT4_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT5_PIDR" offset="0x00000065" size="0x00000001">
                <gui_name language="ja">PORT5_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT6_PIDR" offset="0x00000066" size="0x00000001">
                <gui_name language="ja">PORT6_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT7_PIDR" offset="0x00000067" size="0x00000001">
                <gui_name language="ja">PORT7_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT8_PIDR" offset="0x00000068" size="0x00000001">
                <gui_name language="ja">PORT8_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORT9_PIDR" offset="0x00000069" size="0x00000001">
                <gui_name language="ja">PORT9_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTA_PIDR" offset="0x0000006A" size="0x00000001">
                <gui_name language="ja">PORTA_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTB_PIDR" offset="0x0000006B" size="0x00000001">
                <gui_name language="ja">PORTB_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTC_PIDR" offset="0x0000006C" size="0x00000001">
                <gui_name language="ja">PORTC_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTD_PIDR" offset="0x0000006D" size="0x00000001">
                <gui_name language="ja">PORTD_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTE_PIDR" offset="0x0000006E" size="0x00000001">
                <gui_name language="ja">PORTE_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTF_PIDR" offset="0x0000006F" size="0x00000001">
                <gui_name language="ja">PORTF_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTG_PIDR" offset="0x00000070" size="0x00000001">
                <gui_name language="ja">PORTG_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTH_PIDR" offset="0x00000071" size="0x00000001">
                <gui_name language="ja">PORTH_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTJ_PIDR" offset="0x00000072" size="0x00000001">
                <gui_name language="ja">PORTJ_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTK_PIDR" offset="0x00000073" size="0x00000001">
                <gui_name language="ja">PORTK_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTL_PIDR" offset="0x00000074" size="0x00000001">
                <gui_name language="ja">PORTL_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTM_PIDR" offset="0x00000075" size="0x00000001">
                <gui_name language="ja">PORTM_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTN_PIDR" offset="0x00000076" size="0x00000001">
                <gui_name language="ja">PORTN_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTP_PIDR" offset="0x00000077" size="0x00000001">
                <gui_name language="ja">PORTP_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTR_PIDR" offset="0x00000078" size="0x00000001">
                <gui_name language="ja">PORTR_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTS_PIDR" offset="0x00000079" size="0x00000001">
                <gui_name language="ja">PORTS_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTT_PIDR" offset="0x0000007A" size="0x00000001">
                <gui_name language="ja">PORTT_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Only" base_addr="PORT" name="PORT_PORTU_PIDR" offset="0x0000007B" size="0x00000001">
                <gui_name language="ja">PORTU_PIDR</gui_name>
                <description language="ja">Port input data register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT0_PMR" offset="0x00000080" size="0x00000001">
                <gui_name language="ja">PORT0_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT1_PMR" offset="0x00000081" size="0x00000001">
                <gui_name language="ja">PORT1_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT2_PMR" offset="0x00000082" size="0x00000001">
                <gui_name language="ja">PORT2_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT3_PMR" offset="0x00000083" size="0x00000001">
                <gui_name language="ja">PORT3_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT4_PMR" offset="0x00000084" size="0x00000001">
                <gui_name language="ja">PORT4_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT5_PMR" offset="0x00000085" size="0x00000001">
                <gui_name language="ja">PORT5_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT6_PMR" offset="0x00000086" size="0x00000001">
                <gui_name language="ja">PORT6_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT7_PMR" offset="0x00000087" size="0x00000001">
                <gui_name language="ja">PORT7_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT8_PMR" offset="0x00000088" size="0x00000001">
                <gui_name language="ja">PORT8_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT9_PMR" offset="0x00000089" size="0x00000001">
                <gui_name language="ja">PORT9_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTA_PMR" offset="0x0000008A" size="0x00000001">
                <gui_name language="ja">PORTA_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTB_PMR" offset="0x0000008B" size="0x00000001">
                <gui_name language="ja">PORTB_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTC_PMR" offset="0x0000008C" size="0x00000001">
                <gui_name language="ja">PORTC_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTD_PMR" offset="0x0000008D" size="0x00000001">
                <gui_name language="ja">PORTD_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTE_PMR" offset="0x0000008E" size="0x00000001">
                <gui_name language="ja">PORTE_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTF_PMR" offset="0x0000008F" size="0x00000001">
                <gui_name language="ja">PORTF_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTG_PMR" offset="0x00000090" size="0x00000001">
                <gui_name language="ja">PORTG_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTH_PMR" offset="0x00000091" size="0x00000001">
                <gui_name language="ja">PORTH_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTJ_PMR" offset="0x00000092" size="0x00000001">
                <gui_name language="ja">PORTJ_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTK_PMR" offset="0x00000093" size="0x00000001">
                <gui_name language="ja">PORTK_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTL_PMR" offset="0x00000094" size="0x00000001">
                <gui_name language="ja">PORTL_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTM_PMR" offset="0x00000095" size="0x00000001">
                <gui_name language="ja">PORTM_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTN_PMR" offset="0x00000096" size="0x00000001">
                <gui_name language="ja">PORTN_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTP_PMR" offset="0x00000097" size="0x00000001">
                <gui_name language="ja">PORTP_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTR_PMR" offset="0x00000098" size="0x00000001">
                <gui_name language="ja">PORTR_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTS_PMR" offset="0x00000099" size="0x00000001">
                <gui_name language="ja">PORTS_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTT_PMR" offset="0x0000009A" size="0x00000001">
                <gui_name language="ja">PORTT_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTU_PMR" offset="0x0000009B" size="0x00000001">
                <gui_name language="ja">PORTU_PMR</gui_name>
                <description language="ja">Port mode register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT0_PCR" offset="0x00000100" size="0x00000002">
                <gui_name language="ja">PORT0_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT1_PCR" offset="0x00000102" size="0x00000002">
                <gui_name language="ja">PORT1_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT2_PCR" offset="0x00000104" size="0x00000002">
                <gui_name language="ja">PORT2_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT3_PCR" offset="0x00000106" size="0x00000002">
                <gui_name language="ja">PORT3_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT4_PCR" offset="0x00000108" size="0x00000002">
                <gui_name language="ja">PORT4_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT5_PCR" offset="0x0000010A" size="0x00000002">
                <gui_name language="ja">PORT5_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT6_PCR" offset="0x0000010C" size="0x00000002">
                <gui_name language="ja">PORT6_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT7_PCR" offset="0x0000010E" size="0x00000002">
                <gui_name language="ja">PORT7_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT8_PCR" offset="0x00000110" size="0x00000002">
                <gui_name language="ja">PORT8_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT9_PCR" offset="0x00000112" size="0x00000002">
                <gui_name language="ja">PORT9_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTA_PCR" offset="0x00000114" size="0x00000002">
                <gui_name language="ja">PORTA_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTB_PCR" offset="0x00000116" size="0x00000002">
                <gui_name language="ja">PORTB_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTD_PCR" offset="0x0000011A" size="0x00000002">
                <gui_name language="ja">PORTD_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTE_PCR" offset="0x0000011C" size="0x00000002">
                <gui_name language="ja">PORTE_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTF_PCR" offset="0x0000011E" size="0x00000002">
                <gui_name language="ja">PORTF_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTG_PCR" offset="0x00000120" size="0x00000002">
                <gui_name language="ja">PORTG_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTH_PCR" offset="0x00000122" size="0x00000002">
                <gui_name language="ja">PORTH_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTJ_PCR" offset="0x00000124" size="0x00000002">
                <gui_name language="ja">PORTJ_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTK_PCR" offset="0x00000126" size="0x00000002">
                <gui_name language="ja">PORTK_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTL_PCR" offset="0x00000128" size="0x00000002">
                <gui_name language="ja">PORTL_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTM_PCR" offset="0x0000012A" size="0x00000002">
                <gui_name language="ja">PORTM_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTN_PCR" offset="0x0000012C" size="0x00000002">
                <gui_name language="ja">PORTN_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTP_PCR" offset="0x0000012E" size="0x00000002">
                <gui_name language="ja">PORTP_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTR_PCR" offset="0x00000130" size="0x00000002">
                <gui_name language="ja">PORTR_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTS_PCR" offset="0x00000132" size="0x00000002">
                <gui_name language="ja">PORTS_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTT_PCR" offset="0x00000134" size="0x00000002">
                <gui_name language="ja">PORTT_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORTU_PCR" offset="0x00000136" size="0x00000002">
                <gui_name language="ja">PORTU_PCR</gui_name>
                <description language="ja">Pull-up/pull-down control register</description>
            </register>
            <register access="Read Write" base_addr="PORT" name="PORT_PORT1_DSCR" offset="0x00000142" size="0x00000002">
                <gui_name language="ja">PORT1_DSCR</gui_name>
                <description language="ja">Drive strength control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="MPC" offset="0xA0000200">
            <gui_name language="ja">MPC</gui_name>
            <description language="ja">Multi-function pin controller</description>
            <register access="Read Write" base_addr="MPC" name="MPC_P00PFS" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">P00PFS</gui_name>
                <description language="ja">Port 00 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P01PFS" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">P01PFS</gui_name>
                <description language="ja">Port 01 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P02PFS" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">P02PFS</gui_name>
                <description language="ja">Port 02 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P03PFS" offset="0x00000003" size="0x00000001">
                <gui_name language="ja">P03PFS</gui_name>
                <description language="ja">Port 03 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P04PFS" offset="0x00000004" size="0x00000001">
                <gui_name language="ja">P04PFS</gui_name>
                <description language="ja">Port 04 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P05PFS" offset="0x00000005" size="0x00000001">
                <gui_name language="ja">P05PFS</gui_name>
                <description language="ja">Port 05 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P06PFS" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">P06PFS</gui_name>
                <description language="ja">Port 06 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P07PFS" offset="0x00000007" size="0x00000001">
                <gui_name language="ja">P07PFS</gui_name>
                <description language="ja">Port 07 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P10PFS" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">P10PFS</gui_name>
                <description language="ja">Port 10 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P11PFS" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">P11PFS</gui_name>
                <description language="ja">Port 11 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P12PFS" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">P12PFS</gui_name>
                <description language="ja">Port 12 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P13PFS" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">P13PFS</gui_name>
                <description language="ja">Port 13 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P14PFS" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">P14PFS</gui_name>
                <description language="ja">Port 14 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P15PFS" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">P15PFS</gui_name>
                <description language="ja">Port 15 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P16PFS" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">P16PFS</gui_name>
                <description language="ja">Port 16 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P17PFS" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">P17PFS</gui_name>
                <description language="ja">Port 17 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P20PFS" offset="0x00000010" size="0x00000001">
                <gui_name language="ja">P20PFS</gui_name>
                <description language="ja">Port 20 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P21PFS" offset="0x00000011" size="0x00000001">
                <gui_name language="ja">P21PFS</gui_name>
                <description language="ja">Port 21 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P22PFS" offset="0x00000012" size="0x00000001">
                <gui_name language="ja">P22PFS</gui_name>
                <description language="ja">Port 22 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P23PFS" offset="0x00000013" size="0x00000001">
                <gui_name language="ja">P23PFS</gui_name>
                <description language="ja">Port 23 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P24PFS" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">P24PFS</gui_name>
                <description language="ja">Port 24 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P25PFS" offset="0x00000015" size="0x00000001">
                <gui_name language="ja">P25PFS</gui_name>
                <description language="ja">Port 25 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P26PFS" offset="0x00000016" size="0x00000001">
                <gui_name language="ja">P26PFS</gui_name>
                <description language="ja">Port 26 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P27PFS" offset="0x00000017" size="0x00000001">
                <gui_name language="ja">P27PFS</gui_name>
                <description language="ja">Port 27 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P30PFS" offset="0x00000018" size="0x00000001">
                <gui_name language="ja">P30PFS</gui_name>
                <description language="ja">Port 30 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P31PFS" offset="0x00000019" size="0x00000001">
                <gui_name language="ja">P31PFS</gui_name>
                <description language="ja">Port 31 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P32PFS" offset="0x0000001A" size="0x00000001">
                <gui_name language="ja">P32PFS</gui_name>
                <description language="ja">Port 32 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P33PFS" offset="0x0000001B" size="0x00000001">
                <gui_name language="ja">P33PFS</gui_name>
                <description language="ja">Port 33 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P34PFS" offset="0x0000001C" size="0x00000001">
                <gui_name language="ja">P34PFS</gui_name>
                <description language="ja">Port 34 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P35PFS" offset="0x0000001D" size="0x00000001">
                <gui_name language="ja">P35PFS</gui_name>
                <description language="ja">Port 35 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P36PFS" offset="0x0000001E" size="0x00000001">
                <gui_name language="ja">P36PFS</gui_name>
                <description language="ja">Port 36 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P37PFS" offset="0x0000001F" size="0x00000001">
                <gui_name language="ja">P37PFS</gui_name>
                <description language="ja">Port 37 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P40PFS" offset="0x00000020" size="0x00000001">
                <gui_name language="ja">P40PFS</gui_name>
                <description language="ja">Port 40 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P41PFS" offset="0x00000021" size="0x00000001">
                <gui_name language="ja">P41PFS</gui_name>
                <description language="ja">Port 41 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P42PFS" offset="0x00000022" size="0x00000001">
                <gui_name language="ja">P42PFS</gui_name>
                <description language="ja">Port 42 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P43PFS" offset="0x00000023" size="0x00000001">
                <gui_name language="ja">P43PFS</gui_name>
                <description language="ja">Port 43 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P44PFS" offset="0x00000024" size="0x00000001">
                <gui_name language="ja">P44PFS</gui_name>
                <description language="ja">Port 44 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P45PFS" offset="0x00000025" size="0x00000001">
                <gui_name language="ja">P45PFS</gui_name>
                <description language="ja">Port 45 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P46PFS" offset="0x00000026" size="0x00000001">
                <gui_name language="ja">P46PFS</gui_name>
                <description language="ja">Port 46 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P47PFS" offset="0x00000027" size="0x00000001">
                <gui_name language="ja">P47PFS</gui_name>
                <description language="ja">Port 47 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P50PFS" offset="0x00000028" size="0x00000001">
                <gui_name language="ja">P50PFS</gui_name>
                <description language="ja">Port 50 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P51PFS" offset="0x00000029" size="0x00000001">
                <gui_name language="ja">P51PFS</gui_name>
                <description language="ja">Port 51 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P52PFS" offset="0x0000002A" size="0x00000001">
                <gui_name language="ja">P52PFS</gui_name>
                <description language="ja">Port 52 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P53PFS" offset="0x0000002B" size="0x00000001">
                <gui_name language="ja">P53PFS</gui_name>
                <description language="ja">Port 53 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P54PFS" offset="0x0000002C" size="0x00000001">
                <gui_name language="ja">P54PFS</gui_name>
                <description language="ja">Port 54 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P55PFS" offset="0x0000002D" size="0x00000001">
                <gui_name language="ja">P55PFS</gui_name>
                <description language="ja">Port 55 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P56PFS" offset="0x0000002E" size="0x00000001">
                <gui_name language="ja">P56PFS</gui_name>
                <description language="ja">Port 56 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P60PFS" offset="0x00000030" size="0x00000001">
                <gui_name language="ja">P60PFS</gui_name>
                <description language="ja">Port 60 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P61PFS" offset="0x00000031" size="0x00000001">
                <gui_name language="ja">P61PFS</gui_name>
                <description language="ja">Port 61 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P62PFS" offset="0x00000032" size="0x00000001">
                <gui_name language="ja">P62PFS</gui_name>
                <description language="ja">Port 62 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P63PFS" offset="0x00000033" size="0x00000001">
                <gui_name language="ja">P63PFS</gui_name>
                <description language="ja">Port 63 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P64PFS" offset="0x00000034" size="0x00000001">
                <gui_name language="ja">P64PFS</gui_name>
                <description language="ja">Port 64 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P65PFS" offset="0x00000035" size="0x00000001">
                <gui_name language="ja">P65PFS</gui_name>
                <description language="ja">Port 65 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P66PFS" offset="0x00000036" size="0x00000001">
                <gui_name language="ja">P66PFS</gui_name>
                <description language="ja">Port 66 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P67PFS" offset="0x00000037" size="0x00000001">
                <gui_name language="ja">P67PFS</gui_name>
                <description language="ja">Port 67 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P70PFS" offset="0x00000038" size="0x00000001">
                <gui_name language="ja">P70PFS</gui_name>
                <description language="ja">Port 70 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P71PFS" offset="0x00000039" size="0x00000001">
                <gui_name language="ja">P71PFS</gui_name>
                <description language="ja">Port 71 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P72PFS" offset="0x0000003A" size="0x00000001">
                <gui_name language="ja">P72PFS</gui_name>
                <description language="ja">Port 72 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P73PFS" offset="0x0000003B" size="0x00000001">
                <gui_name language="ja">P73PFS</gui_name>
                <description language="ja">Port 73 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P74PFS" offset="0x0000003C" size="0x00000001">
                <gui_name language="ja">P74PFS</gui_name>
                <description language="ja">Port 74 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P75PFS" offset="0x0000003D" size="0x00000001">
                <gui_name language="ja">P75PFS</gui_name>
                <description language="ja">Port 75 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P76PFS" offset="0x0000003E" size="0x00000001">
                <gui_name language="ja">P76PFS</gui_name>
                <description language="ja">Port 76 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P77PFS" offset="0x0000003F" size="0x00000001">
                <gui_name language="ja">P77PFS</gui_name>
                <description language="ja">Port 77 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P80PFS" offset="0x00000040" size="0x00000001">
                <gui_name language="ja">P80PFS</gui_name>
                <description language="ja">Port 80 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P81PFS" offset="0x00000041" size="0x00000001">
                <gui_name language="ja">P81PFS</gui_name>
                <description language="ja">Port 81 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P82PFS" offset="0x00000042" size="0x00000001">
                <gui_name language="ja">P82PFS</gui_name>
                <description language="ja">Port 82 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P83PFS" offset="0x00000043" size="0x00000001">
                <gui_name language="ja">P83PFS</gui_name>
                <description language="ja">Port 83 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P84PFS" offset="0x00000044" size="0x00000001">
                <gui_name language="ja">P84PFS</gui_name>
                <description language="ja">Port 84 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P85PFS" offset="0x00000045" size="0x00000001">
                <gui_name language="ja">P85PFS</gui_name>
                <description language="ja">Port 85 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P86PFS" offset="0x00000046" size="0x00000001">
                <gui_name language="ja">P86PFS</gui_name>
                <description language="ja">Port 86 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P87PFS" offset="0x00000047" size="0x00000001">
                <gui_name language="ja">P87PFS</gui_name>
                <description language="ja">Port 87 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P90PFS" offset="0x00000048" size="0x00000001">
                <gui_name language="ja">P90PFS</gui_name>
                <description language="ja">Port 90 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P91PFS" offset="0x00000049" size="0x00000001">
                <gui_name language="ja">P91PFS</gui_name>
                <description language="ja">Port 91 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P92PFS" offset="0x0000004A" size="0x00000001">
                <gui_name language="ja">P92PFS</gui_name>
                <description language="ja">Port 92 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P93PFS" offset="0x0000004B" size="0x00000001">
                <gui_name language="ja">P93PFS</gui_name>
                <description language="ja">Port 93 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P94PFS" offset="0x0000004C" size="0x00000001">
                <gui_name language="ja">P94PFS</gui_name>
                <description language="ja">Port 94 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P95PFS" offset="0x0000004D" size="0x00000001">
                <gui_name language="ja">P95PFS</gui_name>
                <description language="ja">Port 95 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P96PFS" offset="0x0000004E" size="0x00000001">
                <gui_name language="ja">P96PFS</gui_name>
                <description language="ja">Port 96 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_P97PFS" offset="0x0000004F" size="0x00000001">
                <gui_name language="ja">P97PFS</gui_name>
                <description language="ja">Port 97 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PA0PFS" offset="0x00000050" size="0x00000001">
                <gui_name language="ja">PA0PFS</gui_name>
                <description language="ja">Port A0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PA1PFS" offset="0x00000051" size="0x00000001">
                <gui_name language="ja">PA1PFS</gui_name>
                <description language="ja">Port A1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PA2PFS" offset="0x00000052" size="0x00000001">
                <gui_name language="ja">PA2PFS</gui_name>
                <description language="ja">Port A2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PA3PFS" offset="0x00000053" size="0x00000001">
                <gui_name language="ja">PA3PFS</gui_name>
                <description language="ja">Port A3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PA4PFS" offset="0x00000054" size="0x00000001">
                <gui_name language="ja">PA4PFS</gui_name>
                <description language="ja">Port A4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PA5PFS" offset="0x00000055" size="0x00000001">
                <gui_name language="ja">PA5PFS</gui_name>
                <description language="ja">Port A5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PA6PFS" offset="0x00000056" size="0x00000001">
                <gui_name language="ja">PA6PFS</gui_name>
                <description language="ja">Port A6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PA7PFS" offset="0x00000057" size="0x00000001">
                <gui_name language="ja">PA7PFS</gui_name>
                <description language="ja">Port A7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PB0PFS" offset="0x00000058" size="0x00000001">
                <gui_name language="ja">PB0PFS</gui_name>
                <description language="ja">Port B0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PB1PFS" offset="0x00000059" size="0x00000001">
                <gui_name language="ja">PB1PFS</gui_name>
                <description language="ja">Port B1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PB2PFS" offset="0x0000005A" size="0x00000001">
                <gui_name language="ja">PB2PFS</gui_name>
                <description language="ja">Port B2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PB3PFS" offset="0x0000005B" size="0x00000001">
                <gui_name language="ja">PB3PFS</gui_name>
                <description language="ja">Port B3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PB4PFS" offset="0x0000005C" size="0x00000001">
                <gui_name language="ja">PB4PFS</gui_name>
                <description language="ja">Port B4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PB5PFS" offset="0x0000005D" size="0x00000001">
                <gui_name language="ja">PB5PFS</gui_name>
                <description language="ja">Port B5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PB6PFS" offset="0x0000005E" size="0x00000001">
                <gui_name language="ja">PB6PFS</gui_name>
                <description language="ja">Port B6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PB7PFS" offset="0x0000005F" size="0x00000001">
                <gui_name language="ja">PB7PFS</gui_name>
                <description language="ja">Port B7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PC0PFS" offset="0x00000060" size="0x00000001">
                <gui_name language="ja">PC0PFS</gui_name>
                <description language="ja">Port C0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PC1PFS" offset="0x00000061" size="0x00000001">
                <gui_name language="ja">PC1PFS</gui_name>
                <description language="ja">Port C1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PC2PFS" offset="0x00000062" size="0x00000001">
                <gui_name language="ja">PC2PFS</gui_name>
                <description language="ja">Port C2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PC3PFS" offset="0x00000063" size="0x00000001">
                <gui_name language="ja">PC3PFS</gui_name>
                <description language="ja">Port C3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PC4PFS" offset="0x00000064" size="0x00000001">
                <gui_name language="ja">PC4PFS</gui_name>
                <description language="ja">Port C4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PC5PFS" offset="0x00000065" size="0x00000001">
                <gui_name language="ja">PC5PFS</gui_name>
                <description language="ja">Port C5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PC6PFS" offset="0x00000066" size="0x00000001">
                <gui_name language="ja">PC6PFS</gui_name>
                <description language="ja">Port C6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PC7PFS" offset="0x00000067" size="0x00000001">
                <gui_name language="ja">PC7PFS</gui_name>
                <description language="ja">Port C7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PD0PFS" offset="0x00000068" size="0x00000001">
                <gui_name language="ja">PD0PFS</gui_name>
                <description language="ja">Port D0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PD1PFS" offset="0x00000069" size="0x00000001">
                <gui_name language="ja">PD1PFS</gui_name>
                <description language="ja">Port D1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PD2PFS" offset="0x0000006A" size="0x00000001">
                <gui_name language="ja">PD2PFS</gui_name>
                <description language="ja">Port D2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PD3PFS" offset="0x0000006B" size="0x00000001">
                <gui_name language="ja">PD3PFS</gui_name>
                <description language="ja">Port D3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PD4PFS" offset="0x0000006C" size="0x00000001">
                <gui_name language="ja">PD4PFS</gui_name>
                <description language="ja">Port D4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PD5PFS" offset="0x0000006D" size="0x00000001">
                <gui_name language="ja">PD5PFS</gui_name>
                <description language="ja">Port D5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PD6PFS" offset="0x0000006E" size="0x00000001">
                <gui_name language="ja">PD6PFS</gui_name>
                <description language="ja">Port D6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PD7PFS" offset="0x0000006F" size="0x00000001">
                <gui_name language="ja">PD7PFS</gui_name>
                <description language="ja">Port D7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PE0PFS" offset="0x00000070" size="0x00000001">
                <gui_name language="ja">PE0PFS</gui_name>
                <description language="ja">Port E0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PE1PFS" offset="0x00000071" size="0x00000001">
                <gui_name language="ja">PE1PFS</gui_name>
                <description language="ja">Port E1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PE2PFS" offset="0x00000072" size="0x00000001">
                <gui_name language="ja">PE2PFS</gui_name>
                <description language="ja">Port E2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PE3PFS" offset="0x00000073" size="0x00000001">
                <gui_name language="ja">PE3PFS</gui_name>
                <description language="ja">Port E3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PE4PFS" offset="0x00000074" size="0x00000001">
                <gui_name language="ja">PE4PFS</gui_name>
                <description language="ja">Port E4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PE5PFS" offset="0x00000075" size="0x00000001">
                <gui_name language="ja">PE5PFS</gui_name>
                <description language="ja">Port E5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PE6PFS" offset="0x00000076" size="0x00000001">
                <gui_name language="ja">PE6PFS</gui_name>
                <description language="ja">Port E6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PE7PFS" offset="0x00000077" size="0x00000001">
                <gui_name language="ja">PE7PFS</gui_name>
                <description language="ja">Port E7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PF5PFS" offset="0x0000007D" size="0x00000001">
                <gui_name language="ja">PF5PFS</gui_name>
                <description language="ja">Port F5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PF6PFS" offset="0x0000007E" size="0x00000001">
                <gui_name language="ja">PF6PFS</gui_name>
                <description language="ja">Port F6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PF7PFS" offset="0x0000007F" size="0x00000001">
                <gui_name language="ja">PF7PFS</gui_name>
                <description language="ja">Port F7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PG0PFS" offset="0x00000080" size="0x00000001">
                <gui_name language="ja">PG0PFS</gui_name>
                <description language="ja">Port G0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PG1PFS" offset="0x00000081" size="0x00000001">
                <gui_name language="ja">PG1PFS</gui_name>
                <description language="ja">Port G1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PG2PFS" offset="0x00000082" size="0x00000001">
                <gui_name language="ja">PG2PFS</gui_name>
                <description language="ja">Port G2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PG3PFS" offset="0x00000083" size="0x00000001">
                <gui_name language="ja">PG3PFS</gui_name>
                <description language="ja">Port G3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PG4PFS" offset="0x00000084" size="0x00000001">
                <gui_name language="ja">PG4PFS</gui_name>
                <description language="ja">Port G4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PG5PFS" offset="0x00000085" size="0x00000001">
                <gui_name language="ja">PG5PFS</gui_name>
                <description language="ja">Port G5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PG6PFS" offset="0x00000086" size="0x00000001">
                <gui_name language="ja">PG6PFS</gui_name>
                <description language="ja">Port G6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PG7PFS" offset="0x00000087" size="0x00000001">
                <gui_name language="ja">PG7PFS</gui_name>
                <description language="ja">Port G7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PH0PFS" offset="0x00000088" size="0x00000001">
                <gui_name language="ja">PH0PFS</gui_name>
                <description language="ja">Port H0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PH1PFS" offset="0x00000089" size="0x00000001">
                <gui_name language="ja">PH1PFS</gui_name>
                <description language="ja">Port H1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PH2PFS" offset="0x0000008A" size="0x00000001">
                <gui_name language="ja">PH2PFS</gui_name>
                <description language="ja">Port H2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PH3PFS" offset="0x0000008B" size="0x00000001">
                <gui_name language="ja">PH3PFS</gui_name>
                <description language="ja">Port H3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PH4PFS" offset="0x0000008C" size="0x00000001">
                <gui_name language="ja">PH4PFS</gui_name>
                <description language="ja">Port H4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PH5PFS" offset="0x0000008D" size="0x00000001">
                <gui_name language="ja">PH5PFS</gui_name>
                <description language="ja">Port H5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PH6PFS" offset="0x0000008E" size="0x00000001">
                <gui_name language="ja">PH6PFS</gui_name>
                <description language="ja">Port H6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PH7PFS" offset="0x0000008F" size="0x00000001">
                <gui_name language="ja">PH7PFS</gui_name>
                <description language="ja">Port H7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PJ0PFS" offset="0x00000090" size="0x00000001">
                <gui_name language="ja">PJ0PFS</gui_name>
                <description language="ja">Port J0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PJ1PFS" offset="0x00000091" size="0x00000001">
                <gui_name language="ja">PJ1PFS</gui_name>
                <description language="ja">Port J1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PJ2PFS" offset="0x00000092" size="0x00000001">
                <gui_name language="ja">PJ2PFS</gui_name>
                <description language="ja">Port J2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PJ3PFS" offset="0x00000093" size="0x00000001">
                <gui_name language="ja">PJ3PFS</gui_name>
                <description language="ja">Port J3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PJ4PFS" offset="0x00000094" size="0x00000001">
                <gui_name language="ja">PJ4PFS</gui_name>
                <description language="ja">Port J4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PJ5PFS" offset="0x00000095" size="0x00000001">
                <gui_name language="ja">PJ5PFS</gui_name>
                <description language="ja">Port J5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PJ6PFS" offset="0x00000096" size="0x00000001">
                <gui_name language="ja">PJ6PFS</gui_name>
                <description language="ja">Port J6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PJ7PFS" offset="0x00000097" size="0x00000001">
                <gui_name language="ja">PJ7PFS</gui_name>
                <description language="ja">Port J7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PK0PFS" offset="0x00000098" size="0x00000001">
                <gui_name language="ja">PK0PFS</gui_name>
                <description language="ja">Port K0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PK1PFS" offset="0x00000099" size="0x00000001">
                <gui_name language="ja">PK1PFS</gui_name>
                <description language="ja">Port K1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PK2PFS" offset="0x0000009A" size="0x00000001">
                <gui_name language="ja">PK2PFS</gui_name>
                <description language="ja">Port K2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PK3PFS" offset="0x0000009B" size="0x00000001">
                <gui_name language="ja">PK3PFS</gui_name>
                <description language="ja">Port K3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PK4PFS" offset="0x0000009C" size="0x00000001">
                <gui_name language="ja">PK4PFS</gui_name>
                <description language="ja">Port K4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PK5PFS" offset="0x0000009D" size="0x00000001">
                <gui_name language="ja">PK5PFS</gui_name>
                <description language="ja">Port K5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PK6PFS" offset="0x0000009E" size="0x00000001">
                <gui_name language="ja">PK6PFS</gui_name>
                <description language="ja">Port K6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PK7PFS" offset="0x0000009F" size="0x00000001">
                <gui_name language="ja">PK7PFS</gui_name>
                <description language="ja">Port K7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PL0PFS" offset="0x000000A0" size="0x00000001">
                <gui_name language="ja">PL0PFS</gui_name>
                <description language="ja">Port L0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PL1PFS" offset="0x000000A1" size="0x00000001">
                <gui_name language="ja">PL1PFS</gui_name>
                <description language="ja">Port L1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PL2PFS" offset="0x000000A2" size="0x00000001">
                <gui_name language="ja">PL2PFS</gui_name>
                <description language="ja">Port L2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PL3PFS" offset="0x000000A3" size="0x00000001">
                <gui_name language="ja">PL3PFS</gui_name>
                <description language="ja">Port L3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PL4PFS" offset="0x000000A4" size="0x00000001">
                <gui_name language="ja">PL4PFS</gui_name>
                <description language="ja">Port L4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PL5PFS" offset="0x000000A5" size="0x00000001">
                <gui_name language="ja">PL5PFS</gui_name>
                <description language="ja">Port L5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PL6PFS" offset="0x000000A6" size="0x00000001">
                <gui_name language="ja">PL6PFS</gui_name>
                <description language="ja">Port L6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PL7PFS" offset="0x000000A7" size="0x00000001">
                <gui_name language="ja">PL7PFS</gui_name>
                <description language="ja">Port L7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PM0PFS" offset="0x000000A8" size="0x00000001">
                <gui_name language="ja">PM0PFS</gui_name>
                <description language="ja">Port M0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PM1PFS" offset="0x000000A9" size="0x00000001">
                <gui_name language="ja">PM1PFS</gui_name>
                <description language="ja">Port M1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PM2PFS" offset="0x000000AA" size="0x00000001">
                <gui_name language="ja">PM2PFS</gui_name>
                <description language="ja">Port M2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PM3PFS" offset="0x000000AB" size="0x00000001">
                <gui_name language="ja">PM3PFS</gui_name>
                <description language="ja">Port M3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PM4PFS" offset="0x000000AC" size="0x00000001">
                <gui_name language="ja">PM4PFS</gui_name>
                <description language="ja">Port M4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PM5PFS" offset="0x000000AD" size="0x00000001">
                <gui_name language="ja">PM5PFS</gui_name>
                <description language="ja">Port M5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PM6PFS" offset="0x000000AE" size="0x00000001">
                <gui_name language="ja">PM6PFS</gui_name>
                <description language="ja">Port M6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PM7PFS" offset="0x000000AF" size="0x00000001">
                <gui_name language="ja">PM7PFS</gui_name>
                <description language="ja">Port M7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PN0PFS" offset="0x000000B0" size="0x00000001">
                <gui_name language="ja">PN0PFS</gui_name>
                <description language="ja">Port N0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PN1PFS" offset="0x000000B1" size="0x00000001">
                <gui_name language="ja">PN1PFS</gui_name>
                <description language="ja">Port N1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PN2PFS" offset="0x000000B2" size="0x00000001">
                <gui_name language="ja">PN2PFS</gui_name>
                <description language="ja">Port N2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PN3PFS" offset="0x000000B3" size="0x00000001">
                <gui_name language="ja">PN3PFS</gui_name>
                <description language="ja">Port N3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PN4PFS" offset="0x000000B4" size="0x00000001">
                <gui_name language="ja">PN4PFS</gui_name>
                <description language="ja">Port N4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PN5PFS" offset="0x000000B5" size="0x00000001">
                <gui_name language="ja">PN5PFS</gui_name>
                <description language="ja">Port N5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PN6PFS" offset="0x000000B6" size="0x00000001">
                <gui_name language="ja">PN6PFS</gui_name>
                <description language="ja">Port N6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PN7PFS" offset="0x000000B7" size="0x00000001">
                <gui_name language="ja">PN7PFS</gui_name>
                <description language="ja">Port N7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PP0PFS" offset="0x000000B8" size="0x00000001">
                <gui_name language="ja">PP0PFS</gui_name>
                <description language="ja">Port P0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PP1PFS" offset="0x000000B9" size="0x00000001">
                <gui_name language="ja">PP1PFS</gui_name>
                <description language="ja">Port P1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PP2PFS" offset="0x000000BA" size="0x00000001">
                <gui_name language="ja">PP2PFS</gui_name>
                <description language="ja">Port P2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PP3PFS" offset="0x000000BB" size="0x00000001">
                <gui_name language="ja">PP3PFS</gui_name>
                <description language="ja">Port P3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PP4PFS" offset="0x000000BC" size="0x00000001">
                <gui_name language="ja">PP4PFS</gui_name>
                <description language="ja">Port P4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PP5PFS" offset="0x000000BD" size="0x00000001">
                <gui_name language="ja">PP5PFS</gui_name>
                <description language="ja">Port P5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PP6PFS" offset="0x000000BE" size="0x00000001">
                <gui_name language="ja">PP6PFS</gui_name>
                <description language="ja">Port P6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PP7PFS" offset="0x000000BF" size="0x00000001">
                <gui_name language="ja">PP7PFS</gui_name>
                <description language="ja">Port P7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PR0PFS" offset="0x000000C0" size="0x00000001">
                <gui_name language="ja">PR0PFS</gui_name>
                <description language="ja">Port R0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PR1PFS" offset="0x000000C1" size="0x00000001">
                <gui_name language="ja">PR1PFS</gui_name>
                <description language="ja">Port R1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PR2PFS" offset="0x000000C2" size="0x00000001">
                <gui_name language="ja">PR2PFS</gui_name>
                <description language="ja">Port R2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PR3PFS" offset="0x000000C3" size="0x00000001">
                <gui_name language="ja">PR3PFS</gui_name>
                <description language="ja">Port R3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PR4PFS" offset="0x000000C4" size="0x00000001">
                <gui_name language="ja">PR4PFS</gui_name>
                <description language="ja">Port R4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PR5PFS" offset="0x000000C5" size="0x00000001">
                <gui_name language="ja">PR5PFS</gui_name>
                <description language="ja">Port R5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PR6PFS" offset="0x000000C6" size="0x00000001">
                <gui_name language="ja">PR6PFS</gui_name>
                <description language="ja">Port R6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PR7PFS" offset="0x000000C7" size="0x00000001">
                <gui_name language="ja">PR7PFS</gui_name>
                <description language="ja">Port R7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PS0PFS" offset="0x000000C8" size="0x00000001">
                <gui_name language="ja">PS0PFS</gui_name>
                <description language="ja">Port S0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PS1PFS" offset="0x000000C9" size="0x00000001">
                <gui_name language="ja">PS1PFS</gui_name>
                <description language="ja">Port S1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PS2PFS" offset="0x000000CA" size="0x00000001">
                <gui_name language="ja">PS2PFS</gui_name>
                <description language="ja">Port S2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PS3PFS" offset="0x000000CB" size="0x00000001">
                <gui_name language="ja">PS3PFS</gui_name>
                <description language="ja">Port S3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PS4PFS" offset="0x000000CC" size="0x00000001">
                <gui_name language="ja">PS4PFS</gui_name>
                <description language="ja">Port S4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PS5PFS" offset="0x000000CD" size="0x00000001">
                <gui_name language="ja">PS5PFS</gui_name>
                <description language="ja">Port S5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PS6PFS" offset="0x000000CE" size="0x00000001">
                <gui_name language="ja">PS6PFS</gui_name>
                <description language="ja">Port S6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PS7PFS" offset="0x000000CF" size="0x00000001">
                <gui_name language="ja">PS7PFS</gui_name>
                <description language="ja">Port S7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PT0PFS" offset="0x000000D0" size="0x00000001">
                <gui_name language="ja">PT0PFS</gui_name>
                <description language="ja">Port T0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PT1PFS" offset="0x000000D1" size="0x00000001">
                <gui_name language="ja">PT1PFS</gui_name>
                <description language="ja">Port T1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PT2PFS" offset="0x000000D2" size="0x00000001">
                <gui_name language="ja">PT2PFS</gui_name>
                <description language="ja">Port T2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PT3PFS" offset="0x000000D3" size="0x00000001">
                <gui_name language="ja">PT3PFS</gui_name>
                <description language="ja">Port T3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PT4PFS" offset="0x000000D4" size="0x00000001">
                <gui_name language="ja">PT4PFS</gui_name>
                <description language="ja">Port T4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PT5PFS" offset="0x000000D5" size="0x00000001">
                <gui_name language="ja">PT5PFS</gui_name>
                <description language="ja">Port T5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PT6PFS" offset="0x000000D6" size="0x00000001">
                <gui_name language="ja">PT6PFS</gui_name>
                <description language="ja">Port T6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PT7PFS" offset="0x000000D7" size="0x00000001">
                <gui_name language="ja">PT7PFS</gui_name>
                <description language="ja">Port T7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PU0PFS" offset="0x000000D8" size="0x00000001">
                <gui_name language="ja">PU0PFS</gui_name>
                <description language="ja">Port U0 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PU1PFS" offset="0x000000D9" size="0x00000001">
                <gui_name language="ja">PU1PFS</gui_name>
                <description language="ja">Port U1 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PU2PFS" offset="0x000000DA" size="0x00000001">
                <gui_name language="ja">PU2PFS</gui_name>
                <description language="ja">Port U2 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PU3PFS" offset="0x000000DB" size="0x00000001">
                <gui_name language="ja">PU3PFS</gui_name>
                <description language="ja">Port U3 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PU4PFS" offset="0x000000DC" size="0x00000001">
                <gui_name language="ja">PU4PFS</gui_name>
                <description language="ja">Port U4 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PU5PFS" offset="0x000000DD" size="0x00000001">
                <gui_name language="ja">PU5PFS</gui_name>
                <description language="ja">Port U5 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PU6PFS" offset="0x000000DE" size="0x00000001">
                <gui_name language="ja">PU6PFS</gui_name>
                <description language="ja">Port U6 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PU7PFS" offset="0x000000DF" size="0x00000001">
                <gui_name language="ja">PU7PFS</gui_name>
                <description language="ja">Port U7 pin function control register</description>
            </register>
            <register access="Read Write" base_addr="MPC" name="MPC_PWPR" offset="0x000000FF" size="0x00000001">
                <gui_name language="ja">PWPR</gui_name>
                <description language="ja">Write protection register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="BSC" offset="0xA0002000">
            <gui_name language="ja">BSC</gui_name>
            <description language="ja">Bus state controller</description>
            <register access="Read Write" base_addr="BSC" name="BSC_CMNCR" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">CMNCR</gui_name>
                <description language="ja">Common control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS0BCR" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">CS0BCR</gui_name>
                <description language="ja">CS0 space bus control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS1BCR" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">CS1BCR</gui_name>
                <description language="ja">CS1 space bus control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS2BCR" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">CS2BCR</gui_name>
                <description language="ja">CS2 space bus control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS3BCR" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">CS3BCR</gui_name>
                <description language="ja">CS3 space bus control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS4BCR" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">CS4BCR</gui_name>
                <description language="ja">CS4 space bus control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS5BCR" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">CS5BCR</gui_name>
                <description language="ja">CS5 space bus control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS0WCR_0" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">CS0WCR_0</gui_name>
                <description language="ja">CS0 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS0WCR_1" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">CS0WCR_1</gui_name>
                <description language="ja">CS0 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS0WCR_2" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">CS0WCR_2</gui_name>
                <description language="ja">CS0 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS1WCR" offset="0x0000002C" size="0x00000004">
                <gui_name language="ja">CS1WCR</gui_name>
                <description language="ja">CS1 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS2WCR_0" offset="0x00000030" size="0x00000004">
                <gui_name language="ja">CS2WCR_0</gui_name>
                <description language="ja">CS2 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS2WCR_1" offset="0x00000030" size="0x00000004">
                <gui_name language="ja">CS2WCR_1</gui_name>
                <description language="ja">CS2 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS3WCR_0" offset="0x00000034" size="0x00000004">
                <gui_name language="ja">CS3WCR_0</gui_name>
                <description language="ja">CS3 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS3WCR_1" offset="0x00000034" size="0x00000004">
                <gui_name language="ja">CS3WCR_1</gui_name>
                <description language="ja">CS3 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS4WCR_0" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">CS4WCR_0</gui_name>
                <description language="ja">CS4 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS4WCR_1" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">CS4WCR_1</gui_name>
                <description language="ja">CS4 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CS5WCR" offset="0x0000003C" size="0x00000004">
                <gui_name language="ja">CS5WCR</gui_name>
                <description language="ja">CS5 space wait control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_SDCR" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">SDCR</gui_name>
                <description language="ja">SDRAM control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_RTCSR" offset="0x00000050" size="0x00000004">
                <gui_name language="ja">RTCSR</gui_name>
                <description language="ja">Refresh timer control/status register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_RTCNT" offset="0x00000054" size="0x00000004">
                <gui_name language="ja">RTCNT</gui_name>
                <description language="ja">Refresh timer counter</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_RTCOR" offset="0x00000058" size="0x00000004">
                <gui_name language="ja">RTCOR</gui_name>
                <description language="ja">Refresh time constant register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_TOSCOR0" offset="0x00000060" size="0x00000004">
                <gui_name language="ja">TOSCOR0</gui_name>
                <description language="ja">Timeout cycle constant register 0</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_TOSCOR1" offset="0x00000064" size="0x00000004">
                <gui_name language="ja">TOSCOR1</gui_name>
                <description language="ja">Timeout cycle constant register 1</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_TOSCOR2" offset="0x00000068" size="0x00000004">
                <gui_name language="ja">TOSCOR2</gui_name>
                <description language="ja">Timeout cycle constant register 2</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_TOSCOR3" offset="0x0000006C" size="0x00000004">
                <gui_name language="ja">TOSCOR3</gui_name>
                <description language="ja">Timeout cycle constant register 3</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_TOSCOR4" offset="0x00000070" size="0x00000004">
                <gui_name language="ja">TOSCOR4</gui_name>
                <description language="ja">Timeout cycle constant register 4</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_TOSCOR5" offset="0x00000074" size="0x00000004">
                <gui_name language="ja">TOSCOR5</gui_name>
                <description language="ja">Timeout cycle constant register 5</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_TOSTR" offset="0x00000080" size="0x00000004">
                <gui_name language="ja">TOSTR</gui_name>
                <description language="ja">Timeout status register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_TOENR" offset="0x00000084" size="0x00000004">
                <gui_name language="ja">TOENR</gui_name>
                <description language="ja">Timeout enable register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CKIOSET" offset="0x00000C0C" size="0x00000004">
                <gui_name language="ja">CKIOSET</gui_name>
                <description language="ja">CKIO Control register</description>
            </register>
            <register access="Read Write" base_addr="BSC" name="BSC_CKIOKEY" offset="0x00000CFC" size="0x00000001">
                <gui_name language="ja">CKIOKEY</gui_name>
                <description language="ja">KEY register of CKIOSET</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="SPIBSC" offset="0xA0005000">
            <gui_name language="ja">SPIBSC</gui_name>
            <description language="ja">SPI multi I/O bus controller</description>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_CMNCR" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">CMNCR</gui_name>
                <description language="ja">Common control register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_SSLDR" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">SSLDR</gui_name>
                <description language="ja">SSL delay register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_SPBCR" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">SPBCR</gui_name>
                <description language="ja">Bit rate register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_DRCR" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">DRCR</gui_name>
                <description language="ja">Data read control register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_DRCMR" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">DRCMR</gui_name>
                <description language="ja">Data read command setting register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_DREAR" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">DREAR</gui_name>
                <description language="ja">Data read extended address setting register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_DROPR" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">DROPR</gui_name>
                <description language="ja">Data read option setting register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_DRENR" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">DRENR</gui_name>
                <description language="ja">Data read enable setting register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_SMCR" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">SMCR</gui_name>
                <description language="ja">SPI mode control register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_SMCMR" offset="0x00000024" size="0x00000004">
                <gui_name language="ja">SMCMR</gui_name>
                <description language="ja">SPI mode command setting register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_SMADR" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">SMADR</gui_name>
                <description language="ja">SPI mode address setting register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_SMOPR" offset="0x0000002C" size="0x00000004">
                <gui_name language="ja">SMOPR</gui_name>
                <description language="ja">SPI mode option setting register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_SMENR" offset="0x00000030" size="0x00000004">
                <gui_name language="ja">SMENR</gui_name>
                <description language="ja">SPI mode enable setting register</description>
            </register>
            <register access="Read Only" base_addr="SPIBSC" name="SPIBSC_SMRDR0" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">SMRDR0</gui_name>
                <description language="ja">SPI mode read data register 0</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_SMWDR0" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">SMWDR0</gui_name>
                <description language="ja">SPI mode write data register 0</description>
            </register>
            <register access="Read Only" base_addr="SPIBSC" name="SPIBSC_CMNSR" offset="0x00000048" size="0x00000004">
                <gui_name language="ja">CMNSR</gui_name>
                <description language="ja">Common status register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_DRDMCR" offset="0x00000058" size="0x00000004">
                <gui_name language="ja">DRDMCR</gui_name>
                <description language="ja">Data read dummy cycle setting register</description>
            </register>
            <register access="Read Write" base_addr="SPIBSC" name="SPIBSC_SMDMCR" offset="0x00000060" size="0x00000004">
                <gui_name language="ja">SMDMCR</gui_name>
                <description language="ja">SPI mode dummy cycle setting register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="VIC" offset="0xA0010000">
            <gui_name language="ja">VIC</gui_name>
            <description language="ja">Vectored interrupt controller</description>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS0" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">IRQS0</gui_name>
                <description language="ja">IRQ status register 0</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS1" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">IRQS1</gui_name>
                <description language="ja">IRQ status register 1</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS2" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">IRQS2</gui_name>
                <description language="ja">IRQ status register 2</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS3" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">IRQS3</gui_name>
                <description language="ja">IRQ status register 3</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS4" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">IRQS4</gui_name>
                <description language="ja">IRQ status register 4</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS5" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">IRQS5</gui_name>
                <description language="ja">IRQ status register 5</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS6" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">IRQS6</gui_name>
                <description language="ja">IRQ status register 6</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS7" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">IRQS7</gui_name>
                <description language="ja">IRQ status register 7</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS0" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">RAIS0</gui_name>
                <description language="ja">Interrupt input status register 0</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS1" offset="0x00000044" size="0x00000004">
                <gui_name language="ja">RAIS1</gui_name>
                <description language="ja">Interrupt input status register 1</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS2" offset="0x00000048" size="0x00000004">
                <gui_name language="ja">RAIS2</gui_name>
                <description language="ja">Interrupt input status register 2</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS3" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">RAIS3</gui_name>
                <description language="ja">Interrupt input status register 3</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS4" offset="0x00000050" size="0x00000004">
                <gui_name language="ja">RAIS4</gui_name>
                <description language="ja">Interrupt input status register 4</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS5" offset="0x00000054" size="0x00000004">
                <gui_name language="ja">RAIS5</gui_name>
                <description language="ja">Interrupt input status register 5</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS6" offset="0x00000058" size="0x00000004">
                <gui_name language="ja">RAIS6</gui_name>
                <description language="ja">Interrupt input status register 6</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS7" offset="0x0000005C" size="0x00000004">
                <gui_name language="ja">RAIS7</gui_name>
                <description language="ja">Interrupt input status register 7</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN0" offset="0x00000080" size="0x00000004">
                <gui_name language="ja">IEN0</gui_name>
                <description language="ja">Interrupt enable register 0</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN1" offset="0x00000084" size="0x00000004">
                <gui_name language="ja">IEN1</gui_name>
                <description language="ja">Interrupt enable register 1</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN2" offset="0x00000088" size="0x00000004">
                <gui_name language="ja">IEN2</gui_name>
                <description language="ja">Interrupt enable register 2</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN3" offset="0x0000008C" size="0x00000004">
                <gui_name language="ja">IEN3</gui_name>
                <description language="ja">Interrupt enable register 3</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN4" offset="0x00000090" size="0x00000004">
                <gui_name language="ja">IEN4</gui_name>
                <description language="ja">Interrupt enable register 4</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN5" offset="0x00000094" size="0x00000004">
                <gui_name language="ja">IEN5</gui_name>
                <description language="ja">Interrupt enable register 5</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN6" offset="0x00000098" size="0x00000004">
                <gui_name language="ja">IEN6</gui_name>
                <description language="ja">Interrupt enable register 6</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN7" offset="0x0000009C" size="0x00000004">
                <gui_name language="ja">IEN7</gui_name>
                <description language="ja">Interrupt enable register 7</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC0" offset="0x000000A0" size="0x00000004">
                <gui_name language="ja">IEC0</gui_name>
                <description language="ja">Interrupt enable clear register 0</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC1" offset="0x000000A4" size="0x00000004">
                <gui_name language="ja">IEC1</gui_name>
                <description language="ja">Interrupt enable clear register 1</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC2" offset="0x000000A8" size="0x00000004">
                <gui_name language="ja">IEC2</gui_name>
                <description language="ja">Interrupt enable clear register 2</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC3" offset="0x000000AC" size="0x00000004">
                <gui_name language="ja">IEC3</gui_name>
                <description language="ja">Interrupt enable clear register 3</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC4" offset="0x000000B0" size="0x00000004">
                <gui_name language="ja">IEC4</gui_name>
                <description language="ja">Interrupt enable clear register 4</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC5" offset="0x000000B4" size="0x00000004">
                <gui_name language="ja">IEC5</gui_name>
                <description language="ja">Interrupt enable clear register 5</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC6" offset="0x000000B8" size="0x00000004">
                <gui_name language="ja">IEC6</gui_name>
                <description language="ja">Interrupt enable clear register 6</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC7" offset="0x000000BC" size="0x00000004">
                <gui_name language="ja">IEC7</gui_name>
                <description language="ja">Interrupt enable clear register 7</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS0" offset="0x00000100" size="0x00000004">
                <gui_name language="ja">PLS0</gui_name>
                <description language="ja">Interrupt detection type select register 0</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS1" offset="0x00000104" size="0x00000004">
                <gui_name language="ja">PLS1</gui_name>
                <description language="ja">Interrupt detection type select register 1</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS2" offset="0x00000108" size="0x00000004">
                <gui_name language="ja">PLS2</gui_name>
                <description language="ja">Interrupt detection type select register 2</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS3" offset="0x0000010C" size="0x00000004">
                <gui_name language="ja">PLS3</gui_name>
                <description language="ja">Interrupt detection type select register 3</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS4" offset="0x00000110" size="0x00000004">
                <gui_name language="ja">PLS4</gui_name>
                <description language="ja">Interrupt detection type select register 4</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS5" offset="0x00000114" size="0x00000004">
                <gui_name language="ja">PLS5</gui_name>
                <description language="ja">Interrupt detection type select register 5</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS6" offset="0x00000118" size="0x00000004">
                <gui_name language="ja">PLS6</gui_name>
                <description language="ja">Interrupt detection type select register 6</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS7" offset="0x0000011C" size="0x00000004">
                <gui_name language="ja">PLS7</gui_name>
                <description language="ja">Interrupt detection type select register 7</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC0" offset="0x00000120" size="0x00000004">
                <gui_name language="ja">PIC0</gui_name>
                <description language="ja">Edge detection bit clear register 0</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC1" offset="0x00000124" size="0x00000004">
                <gui_name language="ja">PIC1</gui_name>
                <description language="ja">Edge detection bit clear register 1</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC2" offset="0x00000128" size="0x00000004">
                <gui_name language="ja">PIC2</gui_name>
                <description language="ja">Edge detection bit clear register 2</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC3" offset="0x0000012C" size="0x00000004">
                <gui_name language="ja">PIC3</gui_name>
                <description language="ja">Edge detection bit clear register 3</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC4" offset="0x00000130" size="0x00000004">
                <gui_name language="ja">PIC4</gui_name>
                <description language="ja">Edge detection bit clear register 4</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC5" offset="0x00000134" size="0x00000004">
                <gui_name language="ja">PIC5</gui_name>
                <description language="ja">Edge detection bit clear register 5</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC6" offset="0x00000138" size="0x00000004">
                <gui_name language="ja">PIC6</gui_name>
                <description language="ja">Edge detection bit clear register 6</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC7" offset="0x0000013C" size="0x00000004">
                <gui_name language="ja">PIC7</gui_name>
                <description language="ja">Edge detection bit clear register 7</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRLM0" offset="0x000001C0" size="0x00000004">
                <gui_name language="ja">PRLM0</gui_name>
                <description language="ja">Interrupt priority level mask register 0</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PRLC0" offset="0x000001C4" size="0x00000004">
                <gui_name language="ja">PRLC0</gui_name>
                <description language="ja">Interrupt priority level mask clear register 0</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_UEN0" offset="0x000001C8" size="0x00000004">
                <gui_name language="ja">UEN0</gui_name>
                <description language="ja">User mode enable register 0</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_HVA0" offset="0x00000200" size="0x00000004">
                <gui_name language="ja">HVA0</gui_name>
                <description language="ja">Interrupt address register 0</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS0" offset="0x00000210" size="0x00000004">
                <gui_name language="ja">ISS0</gui_name>
                <description language="ja">Interrupt service status register 0</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS1" offset="0x00000214" size="0x00000004">
                <gui_name language="ja">ISS1</gui_name>
                <description language="ja">Interrupt service status register 1</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS2" offset="0x00000218" size="0x00000004">
                <gui_name language="ja">ISS2</gui_name>
                <description language="ja">Interrupt service status register 2</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS3" offset="0x0000021C" size="0x00000004">
                <gui_name language="ja">ISS3</gui_name>
                <description language="ja">Interrupt service status register 3</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS4" offset="0x00000220" size="0x00000004">
                <gui_name language="ja">ISS4</gui_name>
                <description language="ja">Interrupt service status register 4</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS5" offset="0x00000224" size="0x00000004">
                <gui_name language="ja">ISS5</gui_name>
                <description language="ja">Interrupt service status register 5</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS6" offset="0x00000228" size="0x00000004">
                <gui_name language="ja">ISS6</gui_name>
                <description language="ja">Interrupt service status register 6</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS7" offset="0x0000022C" size="0x00000004">
                <gui_name language="ja">ISS7</gui_name>
                <description language="ja">Interrupt service status register 7</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC0" offset="0x00000230" size="0x00000004">
                <gui_name language="ja">ISC0</gui_name>
                <description language="ja">Interrupt service current register 0</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC1" offset="0x00000234" size="0x00000004">
                <gui_name language="ja">ISC1</gui_name>
                <description language="ja">Interrupt service current register 1</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC2" offset="0x00000238" size="0x00000004">
                <gui_name language="ja">ISC2</gui_name>
                <description language="ja">Interrupt service current register 2</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC3" offset="0x0000023C" size="0x00000004">
                <gui_name language="ja">ISC3</gui_name>
                <description language="ja">Interrupt service current register 3</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC4" offset="0x00000240" size="0x00000004">
                <gui_name language="ja">ISC4</gui_name>
                <description language="ja">Interrupt service current register 4</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC5" offset="0x00000244" size="0x00000004">
                <gui_name language="ja">ISC5</gui_name>
                <description language="ja">Interrupt service current register 5</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC6" offset="0x00000248" size="0x00000004">
                <gui_name language="ja">ISC6</gui_name>
                <description language="ja">Interrupt service current register 6</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC7" offset="0x0000024C" size="0x00000004">
                <gui_name language="ja">ISC7</gui_name>
                <description language="ja">Interrupt service current register 7</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD1" offset="0x00000404" size="0x00000004">
                <gui_name language="ja">VAD1</gui_name>
                <description language="ja">Interrupt address storage register 1</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD2" offset="0x00000408" size="0x00000004">
                <gui_name language="ja">VAD2</gui_name>
                <description language="ja">Interrupt address storage register 2</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD3" offset="0x0000040C" size="0x00000004">
                <gui_name language="ja">VAD3</gui_name>
                <description language="ja">Interrupt address storage register 3</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD4" offset="0x00000410" size="0x00000004">
                <gui_name language="ja">VAD4</gui_name>
                <description language="ja">Interrupt address storage register 4</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD5" offset="0x00000414" size="0x00000004">
                <gui_name language="ja">VAD5</gui_name>
                <description language="ja">Interrupt address storage register 5</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD6" offset="0x00000418" size="0x00000004">
                <gui_name language="ja">VAD6</gui_name>
                <description language="ja">Interrupt address storage register 6</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD7" offset="0x0000041C" size="0x00000004">
                <gui_name language="ja">VAD7</gui_name>
                <description language="ja">Interrupt address storage register 7</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD8" offset="0x00000420" size="0x00000004">
                <gui_name language="ja">VAD8</gui_name>
                <description language="ja">Interrupt address storage register 8</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD9" offset="0x00000424" size="0x00000004">
                <gui_name language="ja">VAD9</gui_name>
                <description language="ja">Interrupt address storage register 9</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD10" offset="0x00000428" size="0x00000004">
                <gui_name language="ja">VAD10</gui_name>
                <description language="ja">Interrupt address storage register 10</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD11" offset="0x0000042C" size="0x00000004">
                <gui_name language="ja">VAD11</gui_name>
                <description language="ja">Interrupt address storage register 11</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD12" offset="0x00000430" size="0x00000004">
                <gui_name language="ja">VAD12</gui_name>
                <description language="ja">Interrupt address storage register 12</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD13" offset="0x00000434" size="0x00000004">
                <gui_name language="ja">VAD13</gui_name>
                <description language="ja">Interrupt address storage register 13</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD14" offset="0x00000438" size="0x00000004">
                <gui_name language="ja">VAD14</gui_name>
                <description language="ja">Interrupt address storage register 14</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD15" offset="0x0000043C" size="0x00000004">
                <gui_name language="ja">VAD15</gui_name>
                <description language="ja">Interrupt address storage register 15</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD16" offset="0x00000440" size="0x00000004">
                <gui_name language="ja">VAD16</gui_name>
                <description language="ja">Interrupt address storage register 16</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD17" offset="0x00000444" size="0x00000004">
                <gui_name language="ja">VAD17</gui_name>
                <description language="ja">Interrupt address storage register 17</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD18" offset="0x00000448" size="0x00000004">
                <gui_name language="ja">VAD18</gui_name>
                <description language="ja">Interrupt address storage register 18</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD19" offset="0x0000044C" size="0x00000004">
                <gui_name language="ja">VAD19</gui_name>
                <description language="ja">Interrupt address storage register 19</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD20" offset="0x00000450" size="0x00000004">
                <gui_name language="ja">VAD20</gui_name>
                <description language="ja">Interrupt address storage register 20</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD21" offset="0x00000454" size="0x00000004">
                <gui_name language="ja">VAD21</gui_name>
                <description language="ja">Interrupt address storage register 21</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD22" offset="0x00000458" size="0x00000004">
                <gui_name language="ja">VAD22</gui_name>
                <description language="ja">Interrupt address storage register 22</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD23" offset="0x0000045C" size="0x00000004">
                <gui_name language="ja">VAD23</gui_name>
                <description language="ja">Interrupt address storage register 23</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD24" offset="0x00000460" size="0x00000004">
                <gui_name language="ja">VAD24</gui_name>
                <description language="ja">Interrupt address storage register 24</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD25" offset="0x00000464" size="0x00000004">
                <gui_name language="ja">VAD25</gui_name>
                <description language="ja">Interrupt address storage register 25</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD26" offset="0x00000468" size="0x00000004">
                <gui_name language="ja">VAD26</gui_name>
                <description language="ja">Interrupt address storage register 26</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD27" offset="0x0000046C" size="0x00000004">
                <gui_name language="ja">VAD27</gui_name>
                <description language="ja">Interrupt address storage register 27</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD28" offset="0x00000470" size="0x00000004">
                <gui_name language="ja">VAD28</gui_name>
                <description language="ja">Interrupt address storage register 28</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD29" offset="0x00000474" size="0x00000004">
                <gui_name language="ja">VAD29</gui_name>
                <description language="ja">Interrupt address storage register 29</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD30" offset="0x00000478" size="0x00000004">
                <gui_name language="ja">VAD30</gui_name>
                <description language="ja">Interrupt address storage register 30</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD31" offset="0x0000047C" size="0x00000004">
                <gui_name language="ja">VAD31</gui_name>
                <description language="ja">Interrupt address storage register 31</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD32" offset="0x00000480" size="0x00000004">
                <gui_name language="ja">VAD32</gui_name>
                <description language="ja">Interrupt address storage register 32</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD33" offset="0x00000484" size="0x00000004">
                <gui_name language="ja">VAD33</gui_name>
                <description language="ja">Interrupt address storage register 33</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD34" offset="0x00000488" size="0x00000004">
                <gui_name language="ja">VAD34</gui_name>
                <description language="ja">Interrupt address storage register 34</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD35" offset="0x0000048C" size="0x00000004">
                <gui_name language="ja">VAD35</gui_name>
                <description language="ja">Interrupt address storage register 35</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD36" offset="0x00000490" size="0x00000004">
                <gui_name language="ja">VAD36</gui_name>
                <description language="ja">Interrupt address storage register 36</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD37" offset="0x00000494" size="0x00000004">
                <gui_name language="ja">VAD37</gui_name>
                <description language="ja">Interrupt address storage register 37</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD38" offset="0x00000498" size="0x00000004">
                <gui_name language="ja">VAD38</gui_name>
                <description language="ja">Interrupt address storage register 38</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD39" offset="0x0000049C" size="0x00000004">
                <gui_name language="ja">VAD39</gui_name>
                <description language="ja">Interrupt address storage register 39</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD40" offset="0x000004A0" size="0x00000004">
                <gui_name language="ja">VAD40</gui_name>
                <description language="ja">Interrupt address storage register 40</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD41" offset="0x000004A4" size="0x00000004">
                <gui_name language="ja">VAD41</gui_name>
                <description language="ja">Interrupt address storage register 41</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD42" offset="0x000004A8" size="0x00000004">
                <gui_name language="ja">VAD42</gui_name>
                <description language="ja">Interrupt address storage register 42</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD43" offset="0x000004AC" size="0x00000004">
                <gui_name language="ja">VAD43</gui_name>
                <description language="ja">Interrupt address storage register 43</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD44" offset="0x000004B0" size="0x00000004">
                <gui_name language="ja">VAD44</gui_name>
                <description language="ja">Interrupt address storage register 44</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD45" offset="0x000004B4" size="0x00000004">
                <gui_name language="ja">VAD45</gui_name>
                <description language="ja">Interrupt address storage register 45</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD46" offset="0x000004B8" size="0x00000004">
                <gui_name language="ja">VAD46</gui_name>
                <description language="ja">Interrupt address storage register 46</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD47" offset="0x000004BC" size="0x00000004">
                <gui_name language="ja">VAD47</gui_name>
                <description language="ja">Interrupt address storage register 47</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD48" offset="0x000004C0" size="0x00000004">
                <gui_name language="ja">VAD48</gui_name>
                <description language="ja">Interrupt address storage register 48</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD49" offset="0x000004C4" size="0x00000004">
                <gui_name language="ja">VAD49</gui_name>
                <description language="ja">Interrupt address storage register 49</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD50" offset="0x000004C8" size="0x00000004">
                <gui_name language="ja">VAD50</gui_name>
                <description language="ja">Interrupt address storage register 50</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD51" offset="0x000004CC" size="0x00000004">
                <gui_name language="ja">VAD51</gui_name>
                <description language="ja">Interrupt address storage register 51</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD52" offset="0x000004D0" size="0x00000004">
                <gui_name language="ja">VAD52</gui_name>
                <description language="ja">Interrupt address storage register 52</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD53" offset="0x000004D4" size="0x00000004">
                <gui_name language="ja">VAD53</gui_name>
                <description language="ja">Interrupt address storage register 53</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD54" offset="0x000004D8" size="0x00000004">
                <gui_name language="ja">VAD54</gui_name>
                <description language="ja">Interrupt address storage register 54</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD55" offset="0x000004DC" size="0x00000004">
                <gui_name language="ja">VAD55</gui_name>
                <description language="ja">Interrupt address storage register 55</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD56" offset="0x000004E0" size="0x00000004">
                <gui_name language="ja">VAD56</gui_name>
                <description language="ja">Interrupt address storage register 56</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD57" offset="0x000004E4" size="0x00000004">
                <gui_name language="ja">VAD57</gui_name>
                <description language="ja">Interrupt address storage register 57</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD58" offset="0x000004E8" size="0x00000004">
                <gui_name language="ja">VAD58</gui_name>
                <description language="ja">Interrupt address storage register 58</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD59" offset="0x000004EC" size="0x00000004">
                <gui_name language="ja">VAD59</gui_name>
                <description language="ja">Interrupt address storage register 59</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD60" offset="0x000004F0" size="0x00000004">
                <gui_name language="ja">VAD60</gui_name>
                <description language="ja">Interrupt address storage register 60</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD61" offset="0x000004F4" size="0x00000004">
                <gui_name language="ja">VAD61</gui_name>
                <description language="ja">Interrupt address storage register 61</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD62" offset="0x000004F8" size="0x00000004">
                <gui_name language="ja">VAD62</gui_name>
                <description language="ja">Interrupt address storage register 62</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD63" offset="0x000004FC" size="0x00000004">
                <gui_name language="ja">VAD63</gui_name>
                <description language="ja">Interrupt address storage register 63</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD64" offset="0x00000500" size="0x00000004">
                <gui_name language="ja">VAD64</gui_name>
                <description language="ja">Interrupt address storage register 64</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD65" offset="0x00000504" size="0x00000004">
                <gui_name language="ja">VAD65</gui_name>
                <description language="ja">Interrupt address storage register 65</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD66" offset="0x00000508" size="0x00000004">
                <gui_name language="ja">VAD66</gui_name>
                <description language="ja">Interrupt address storage register 66</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD67" offset="0x0000050C" size="0x00000004">
                <gui_name language="ja">VAD67</gui_name>
                <description language="ja">Interrupt address storage register 67</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD68" offset="0x00000510" size="0x00000004">
                <gui_name language="ja">VAD68</gui_name>
                <description language="ja">Interrupt address storage register 68</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD69" offset="0x00000514" size="0x00000004">
                <gui_name language="ja">VAD69</gui_name>
                <description language="ja">Interrupt address storage register 69</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD70" offset="0x00000518" size="0x00000004">
                <gui_name language="ja">VAD70</gui_name>
                <description language="ja">Interrupt address storage register 70</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD71" offset="0x0000051C" size="0x00000004">
                <gui_name language="ja">VAD71</gui_name>
                <description language="ja">Interrupt address storage register 71</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD72" offset="0x00000520" size="0x00000004">
                <gui_name language="ja">VAD72</gui_name>
                <description language="ja">Interrupt address storage register 72</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD73" offset="0x00000524" size="0x00000004">
                <gui_name language="ja">VAD73</gui_name>
                <description language="ja">Interrupt address storage register 73</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD74" offset="0x00000528" size="0x00000004">
                <gui_name language="ja">VAD74</gui_name>
                <description language="ja">Interrupt address storage register 74</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD75" offset="0x0000052C" size="0x00000004">
                <gui_name language="ja">VAD75</gui_name>
                <description language="ja">Interrupt address storage register 75</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD76" offset="0x00000530" size="0x00000004">
                <gui_name language="ja">VAD76</gui_name>
                <description language="ja">Interrupt address storage register 76</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD77" offset="0x00000534" size="0x00000004">
                <gui_name language="ja">VAD77</gui_name>
                <description language="ja">Interrupt address storage register 77</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD78" offset="0x00000538" size="0x00000004">
                <gui_name language="ja">VAD78</gui_name>
                <description language="ja">Interrupt address storage register 78</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD79" offset="0x0000053C" size="0x00000004">
                <gui_name language="ja">VAD79</gui_name>
                <description language="ja">Interrupt address storage register 79</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD80" offset="0x00000540" size="0x00000004">
                <gui_name language="ja">VAD80</gui_name>
                <description language="ja">Interrupt address storage register 80</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD81" offset="0x00000544" size="0x00000004">
                <gui_name language="ja">VAD81</gui_name>
                <description language="ja">Interrupt address storage register 81</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD82" offset="0x00000548" size="0x00000004">
                <gui_name language="ja">VAD82</gui_name>
                <description language="ja">Interrupt address storage register 82</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD83" offset="0x0000054C" size="0x00000004">
                <gui_name language="ja">VAD83</gui_name>
                <description language="ja">Interrupt address storage register 83</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD84" offset="0x00000550" size="0x00000004">
                <gui_name language="ja">VAD84</gui_name>
                <description language="ja">Interrupt address storage register 84</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD85" offset="0x00000554" size="0x00000004">
                <gui_name language="ja">VAD85</gui_name>
                <description language="ja">Interrupt address storage register 85</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD86" offset="0x00000558" size="0x00000004">
                <gui_name language="ja">VAD86</gui_name>
                <description language="ja">Interrupt address storage register 86</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD87" offset="0x0000055C" size="0x00000004">
                <gui_name language="ja">VAD87</gui_name>
                <description language="ja">Interrupt address storage register 87</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD88" offset="0x00000560" size="0x00000004">
                <gui_name language="ja">VAD88</gui_name>
                <description language="ja">Interrupt address storage register 88</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD89" offset="0x00000564" size="0x00000004">
                <gui_name language="ja">VAD89</gui_name>
                <description language="ja">Interrupt address storage register 89</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD90" offset="0x00000568" size="0x00000004">
                <gui_name language="ja">VAD90</gui_name>
                <description language="ja">Interrupt address storage register 90</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD91" offset="0x0000056C" size="0x00000004">
                <gui_name language="ja">VAD91</gui_name>
                <description language="ja">Interrupt address storage register 91</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD92" offset="0x00000570" size="0x00000004">
                <gui_name language="ja">VAD92</gui_name>
                <description language="ja">Interrupt address storage register 92</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD93" offset="0x00000574" size="0x00000004">
                <gui_name language="ja">VAD93</gui_name>
                <description language="ja">Interrupt address storage register 93</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD94" offset="0x00000578" size="0x00000004">
                <gui_name language="ja">VAD94</gui_name>
                <description language="ja">Interrupt address storage register 94</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD95" offset="0x0000057C" size="0x00000004">
                <gui_name language="ja">VAD95</gui_name>
                <description language="ja">Interrupt address storage register 95</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD96" offset="0x00000580" size="0x00000004">
                <gui_name language="ja">VAD96</gui_name>
                <description language="ja">Interrupt address storage register 96</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD97" offset="0x00000584" size="0x00000004">
                <gui_name language="ja">VAD97</gui_name>
                <description language="ja">Interrupt address storage register 97</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD98" offset="0x00000588" size="0x00000004">
                <gui_name language="ja">VAD98</gui_name>
                <description language="ja">Interrupt address storage register 98</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD99" offset="0x0000058C" size="0x00000004">
                <gui_name language="ja">VAD99</gui_name>
                <description language="ja">Interrupt address storage register 99</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD100" offset="0x00000590" size="0x00000004">
                <gui_name language="ja">VAD100</gui_name>
                <description language="ja">Interrupt address storage register 100</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD101" offset="0x00000594" size="0x00000004">
                <gui_name language="ja">VAD101</gui_name>
                <description language="ja">Interrupt address storage register 101</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD102" offset="0x00000598" size="0x00000004">
                <gui_name language="ja">VAD102</gui_name>
                <description language="ja">Interrupt address storage register 102</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD103" offset="0x0000059C" size="0x00000004">
                <gui_name language="ja">VAD103</gui_name>
                <description language="ja">Interrupt address storage register 103</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD104" offset="0x000005A0" size="0x00000004">
                <gui_name language="ja">VAD104</gui_name>
                <description language="ja">Interrupt address storage register 104</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD105" offset="0x000005A4" size="0x00000004">
                <gui_name language="ja">VAD105</gui_name>
                <description language="ja">Interrupt address storage register 105</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD106" offset="0x000005A8" size="0x00000004">
                <gui_name language="ja">VAD106</gui_name>
                <description language="ja">Interrupt address storage register 106</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD107" offset="0x000005AC" size="0x00000004">
                <gui_name language="ja">VAD107</gui_name>
                <description language="ja">Interrupt address storage register 107</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD108" offset="0x000005B0" size="0x00000004">
                <gui_name language="ja">VAD108</gui_name>
                <description language="ja">Interrupt address storage register 108</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD109" offset="0x000005B4" size="0x00000004">
                <gui_name language="ja">VAD109</gui_name>
                <description language="ja">Interrupt address storage register 109</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD110" offset="0x000005B8" size="0x00000004">
                <gui_name language="ja">VAD110</gui_name>
                <description language="ja">Interrupt address storage register 110</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD111" offset="0x000005BC" size="0x00000004">
                <gui_name language="ja">VAD111</gui_name>
                <description language="ja">Interrupt address storage register 111</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD112" offset="0x000005C0" size="0x00000004">
                <gui_name language="ja">VAD112</gui_name>
                <description language="ja">Interrupt address storage register 112</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD113" offset="0x000005C4" size="0x00000004">
                <gui_name language="ja">VAD113</gui_name>
                <description language="ja">Interrupt address storage register 113</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD114" offset="0x000005C8" size="0x00000004">
                <gui_name language="ja">VAD114</gui_name>
                <description language="ja">Interrupt address storage register 114</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD115" offset="0x000005CC" size="0x00000004">
                <gui_name language="ja">VAD115</gui_name>
                <description language="ja">Interrupt address storage register 115</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD116" offset="0x000005D0" size="0x00000004">
                <gui_name language="ja">VAD116</gui_name>
                <description language="ja">Interrupt address storage register 116</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD117" offset="0x000005D4" size="0x00000004">
                <gui_name language="ja">VAD117</gui_name>
                <description language="ja">Interrupt address storage register 117</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD118" offset="0x000005D8" size="0x00000004">
                <gui_name language="ja">VAD118</gui_name>
                <description language="ja">Interrupt address storage register 118</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD119" offset="0x000005DC" size="0x00000004">
                <gui_name language="ja">VAD119</gui_name>
                <description language="ja">Interrupt address storage register 119</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD120" offset="0x000005E0" size="0x00000004">
                <gui_name language="ja">VAD120</gui_name>
                <description language="ja">Interrupt address storage register 120</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD121" offset="0x000005E4" size="0x00000004">
                <gui_name language="ja">VAD121</gui_name>
                <description language="ja">Interrupt address storage register 121</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD122" offset="0x000005E8" size="0x00000004">
                <gui_name language="ja">VAD122</gui_name>
                <description language="ja">Interrupt address storage register 122</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD123" offset="0x000005EC" size="0x00000004">
                <gui_name language="ja">VAD123</gui_name>
                <description language="ja">Interrupt address storage register 123</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD124" offset="0x000005F0" size="0x00000004">
                <gui_name language="ja">VAD124</gui_name>
                <description language="ja">Interrupt address storage register 124</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD125" offset="0x000005F4" size="0x00000004">
                <gui_name language="ja">VAD125</gui_name>
                <description language="ja">Interrupt address storage register 125</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD126" offset="0x000005F8" size="0x00000004">
                <gui_name language="ja">VAD126</gui_name>
                <description language="ja">Interrupt address storage register 126</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD127" offset="0x000005FC" size="0x00000004">
                <gui_name language="ja">VAD127</gui_name>
                <description language="ja">Interrupt address storage register 127</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD128" offset="0x00000600" size="0x00000004">
                <gui_name language="ja">VAD128</gui_name>
                <description language="ja">Interrupt address storage register 128</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD129" offset="0x00000604" size="0x00000004">
                <gui_name language="ja">VAD129</gui_name>
                <description language="ja">Interrupt address storage register 129</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD130" offset="0x00000608" size="0x00000004">
                <gui_name language="ja">VAD130</gui_name>
                <description language="ja">Interrupt address storage register 130</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD131" offset="0x0000060C" size="0x00000004">
                <gui_name language="ja">VAD131</gui_name>
                <description language="ja">Interrupt address storage register 131</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD132" offset="0x00000610" size="0x00000004">
                <gui_name language="ja">VAD132</gui_name>
                <description language="ja">Interrupt address storage register 132</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD133" offset="0x00000614" size="0x00000004">
                <gui_name language="ja">VAD133</gui_name>
                <description language="ja">Interrupt address storage register 133</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD134" offset="0x00000618" size="0x00000004">
                <gui_name language="ja">VAD134</gui_name>
                <description language="ja">Interrupt address storage register 134</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD135" offset="0x0000061C" size="0x00000004">
                <gui_name language="ja">VAD135</gui_name>
                <description language="ja">Interrupt address storage register 135</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD136" offset="0x00000620" size="0x00000004">
                <gui_name language="ja">VAD136</gui_name>
                <description language="ja">Interrupt address storage register 136</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD137" offset="0x00000624" size="0x00000004">
                <gui_name language="ja">VAD137</gui_name>
                <description language="ja">Interrupt address storage register 137</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD138" offset="0x00000628" size="0x00000004">
                <gui_name language="ja">VAD138</gui_name>
                <description language="ja">Interrupt address storage register 138</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD139" offset="0x0000062C" size="0x00000004">
                <gui_name language="ja">VAD139</gui_name>
                <description language="ja">Interrupt address storage register 139</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD140" offset="0x00000630" size="0x00000004">
                <gui_name language="ja">VAD140</gui_name>
                <description language="ja">Interrupt address storage register 140</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD141" offset="0x00000634" size="0x00000004">
                <gui_name language="ja">VAD141</gui_name>
                <description language="ja">Interrupt address storage register 141</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD142" offset="0x00000638" size="0x00000004">
                <gui_name language="ja">VAD142</gui_name>
                <description language="ja">Interrupt address storage register 142</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD143" offset="0x0000063C" size="0x00000004">
                <gui_name language="ja">VAD143</gui_name>
                <description language="ja">Interrupt address storage register 143</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD144" offset="0x00000640" size="0x00000004">
                <gui_name language="ja">VAD144</gui_name>
                <description language="ja">Interrupt address storage register 144</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD145" offset="0x00000644" size="0x00000004">
                <gui_name language="ja">VAD145</gui_name>
                <description language="ja">Interrupt address storage register 145</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD146" offset="0x00000648" size="0x00000004">
                <gui_name language="ja">VAD146</gui_name>
                <description language="ja">Interrupt address storage register 146</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD147" offset="0x0000064C" size="0x00000004">
                <gui_name language="ja">VAD147</gui_name>
                <description language="ja">Interrupt address storage register 147</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD148" offset="0x00000650" size="0x00000004">
                <gui_name language="ja">VAD148</gui_name>
                <description language="ja">Interrupt address storage register 148</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD149" offset="0x00000654" size="0x00000004">
                <gui_name language="ja">VAD149</gui_name>
                <description language="ja">Interrupt address storage register 149</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD150" offset="0x00000658" size="0x00000004">
                <gui_name language="ja">VAD150</gui_name>
                <description language="ja">Interrupt address storage register 150</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD151" offset="0x0000065C" size="0x00000004">
                <gui_name language="ja">VAD151</gui_name>
                <description language="ja">Interrupt address storage register 151</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD152" offset="0x00000660" size="0x00000004">
                <gui_name language="ja">VAD152</gui_name>
                <description language="ja">Interrupt address storage register 152</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD153" offset="0x00000664" size="0x00000004">
                <gui_name language="ja">VAD153</gui_name>
                <description language="ja">Interrupt address storage register 153</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD154" offset="0x00000668" size="0x00000004">
                <gui_name language="ja">VAD154</gui_name>
                <description language="ja">Interrupt address storage register 154</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD155" offset="0x0000066C" size="0x00000004">
                <gui_name language="ja">VAD155</gui_name>
                <description language="ja">Interrupt address storage register 155</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD156" offset="0x00000670" size="0x00000004">
                <gui_name language="ja">VAD156</gui_name>
                <description language="ja">Interrupt address storage register 156</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD157" offset="0x00000674" size="0x00000004">
                <gui_name language="ja">VAD157</gui_name>
                <description language="ja">Interrupt address storage register 157</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD158" offset="0x00000678" size="0x00000004">
                <gui_name language="ja">VAD158</gui_name>
                <description language="ja">Interrupt address storage register 158</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD159" offset="0x0000067C" size="0x00000004">
                <gui_name language="ja">VAD159</gui_name>
                <description language="ja">Interrupt address storage register 159</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD160" offset="0x00000680" size="0x00000004">
                <gui_name language="ja">VAD160</gui_name>
                <description language="ja">Interrupt address storage register 160</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD161" offset="0x00000684" size="0x00000004">
                <gui_name language="ja">VAD161</gui_name>
                <description language="ja">Interrupt address storage register 161</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD162" offset="0x00000688" size="0x00000004">
                <gui_name language="ja">VAD162</gui_name>
                <description language="ja">Interrupt address storage register 162</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD163" offset="0x0000068C" size="0x00000004">
                <gui_name language="ja">VAD163</gui_name>
                <description language="ja">Interrupt address storage register 163</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD164" offset="0x00000690" size="0x00000004">
                <gui_name language="ja">VAD164</gui_name>
                <description language="ja">Interrupt address storage register 164</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD165" offset="0x00000694" size="0x00000004">
                <gui_name language="ja">VAD165</gui_name>
                <description language="ja">Interrupt address storage register 165</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD166" offset="0x00000698" size="0x00000004">
                <gui_name language="ja">VAD166</gui_name>
                <description language="ja">Interrupt address storage register 166</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD167" offset="0x0000069C" size="0x00000004">
                <gui_name language="ja">VAD167</gui_name>
                <description language="ja">Interrupt address storage register 167</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD168" offset="0x000006A0" size="0x00000004">
                <gui_name language="ja">VAD168</gui_name>
                <description language="ja">Interrupt address storage register 168</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD169" offset="0x000006A4" size="0x00000004">
                <gui_name language="ja">VAD169</gui_name>
                <description language="ja">Interrupt address storage register 169</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD170" offset="0x000006A8" size="0x00000004">
                <gui_name language="ja">VAD170</gui_name>
                <description language="ja">Interrupt address storage register 170</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD171" offset="0x000006AC" size="0x00000004">
                <gui_name language="ja">VAD171</gui_name>
                <description language="ja">Interrupt address storage register 171</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD172" offset="0x000006B0" size="0x00000004">
                <gui_name language="ja">VAD172</gui_name>
                <description language="ja">Interrupt address storage register 172</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD173" offset="0x000006B4" size="0x00000004">
                <gui_name language="ja">VAD173</gui_name>
                <description language="ja">Interrupt address storage register 173</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD174" offset="0x000006B8" size="0x00000004">
                <gui_name language="ja">VAD174</gui_name>
                <description language="ja">Interrupt address storage register 174</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD175" offset="0x000006BC" size="0x00000004">
                <gui_name language="ja">VAD175</gui_name>
                <description language="ja">Interrupt address storage register 175</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD176" offset="0x000006C0" size="0x00000004">
                <gui_name language="ja">VAD176</gui_name>
                <description language="ja">Interrupt address storage register 176</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD177" offset="0x000006C4" size="0x00000004">
                <gui_name language="ja">VAD177</gui_name>
                <description language="ja">Interrupt address storage register 177</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD178" offset="0x000006C8" size="0x00000004">
                <gui_name language="ja">VAD178</gui_name>
                <description language="ja">Interrupt address storage register 178</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD179" offset="0x000006CC" size="0x00000004">
                <gui_name language="ja">VAD179</gui_name>
                <description language="ja">Interrupt address storage register 179</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD180" offset="0x000006D0" size="0x00000004">
                <gui_name language="ja">VAD180</gui_name>
                <description language="ja">Interrupt address storage register 180</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD181" offset="0x000006D4" size="0x00000004">
                <gui_name language="ja">VAD181</gui_name>
                <description language="ja">Interrupt address storage register 181</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD182" offset="0x000006D8" size="0x00000004">
                <gui_name language="ja">VAD182</gui_name>
                <description language="ja">Interrupt address storage register 182</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD183" offset="0x000006DC" size="0x00000004">
                <gui_name language="ja">VAD183</gui_name>
                <description language="ja">Interrupt address storage register 183</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD184" offset="0x000006E0" size="0x00000004">
                <gui_name language="ja">VAD184</gui_name>
                <description language="ja">Interrupt address storage register 184</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD185" offset="0x000006E4" size="0x00000004">
                <gui_name language="ja">VAD185</gui_name>
                <description language="ja">Interrupt address storage register 185</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD186" offset="0x000006E8" size="0x00000004">
                <gui_name language="ja">VAD186</gui_name>
                <description language="ja">Interrupt address storage register 186</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD187" offset="0x000006EC" size="0x00000004">
                <gui_name language="ja">VAD187</gui_name>
                <description language="ja">Interrupt address storage register 187</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD188" offset="0x000006F0" size="0x00000004">
                <gui_name language="ja">VAD188</gui_name>
                <description language="ja">Interrupt address storage register 188</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD189" offset="0x000006F4" size="0x00000004">
                <gui_name language="ja">VAD189</gui_name>
                <description language="ja">Interrupt address storage register 189</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD190" offset="0x000006F8" size="0x00000004">
                <gui_name language="ja">VAD190</gui_name>
                <description language="ja">Interrupt address storage register 190</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD191" offset="0x000006FC" size="0x00000004">
                <gui_name language="ja">VAD191</gui_name>
                <description language="ja">Interrupt address storage register 191</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD192" offset="0x00000700" size="0x00000004">
                <gui_name language="ja">VAD192</gui_name>
                <description language="ja">Interrupt address storage register 192</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD193" offset="0x00000704" size="0x00000004">
                <gui_name language="ja">VAD193</gui_name>
                <description language="ja">Interrupt address storage register 193</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD194" offset="0x00000708" size="0x00000004">
                <gui_name language="ja">VAD194</gui_name>
                <description language="ja">Interrupt address storage register 194</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD195" offset="0x0000070C" size="0x00000004">
                <gui_name language="ja">VAD195</gui_name>
                <description language="ja">Interrupt address storage register 195</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD196" offset="0x00000710" size="0x00000004">
                <gui_name language="ja">VAD196</gui_name>
                <description language="ja">Interrupt address storage register 196</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD197" offset="0x00000714" size="0x00000004">
                <gui_name language="ja">VAD197</gui_name>
                <description language="ja">Interrupt address storage register 197</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD198" offset="0x00000718" size="0x00000004">
                <gui_name language="ja">VAD198</gui_name>
                <description language="ja">Interrupt address storage register 198</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD199" offset="0x0000071C" size="0x00000004">
                <gui_name language="ja">VAD199</gui_name>
                <description language="ja">Interrupt address storage register 199</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD200" offset="0x00000720" size="0x00000004">
                <gui_name language="ja">VAD200</gui_name>
                <description language="ja">Interrupt address storage register 200</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD201" offset="0x00000724" size="0x00000004">
                <gui_name language="ja">VAD201</gui_name>
                <description language="ja">Interrupt address storage register 201</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD202" offset="0x00000728" size="0x00000004">
                <gui_name language="ja">VAD202</gui_name>
                <description language="ja">Interrupt address storage register 202</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD203" offset="0x0000072C" size="0x00000004">
                <gui_name language="ja">VAD203</gui_name>
                <description language="ja">Interrupt address storage register 203</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD204" offset="0x00000730" size="0x00000004">
                <gui_name language="ja">VAD204</gui_name>
                <description language="ja">Interrupt address storage register 204</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD205" offset="0x00000734" size="0x00000004">
                <gui_name language="ja">VAD205</gui_name>
                <description language="ja">Interrupt address storage register 205</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD206" offset="0x00000738" size="0x00000004">
                <gui_name language="ja">VAD206</gui_name>
                <description language="ja">Interrupt address storage register 206</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD207" offset="0x0000073C" size="0x00000004">
                <gui_name language="ja">VAD207</gui_name>
                <description language="ja">Interrupt address storage register 207</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD208" offset="0x00000740" size="0x00000004">
                <gui_name language="ja">VAD208</gui_name>
                <description language="ja">Interrupt address storage register 208</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD209" offset="0x00000744" size="0x00000004">
                <gui_name language="ja">VAD209</gui_name>
                <description language="ja">Interrupt address storage register 209</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD210" offset="0x00000748" size="0x00000004">
                <gui_name language="ja">VAD210</gui_name>
                <description language="ja">Interrupt address storage register 210</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD211" offset="0x0000074C" size="0x00000004">
                <gui_name language="ja">VAD211</gui_name>
                <description language="ja">Interrupt address storage register 211</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD212" offset="0x00000750" size="0x00000004">
                <gui_name language="ja">VAD212</gui_name>
                <description language="ja">Interrupt address storage register 212</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD213" offset="0x00000754" size="0x00000004">
                <gui_name language="ja">VAD213</gui_name>
                <description language="ja">Interrupt address storage register 213</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD214" offset="0x00000758" size="0x00000004">
                <gui_name language="ja">VAD214</gui_name>
                <description language="ja">Interrupt address storage register 214</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD215" offset="0x0000075C" size="0x00000004">
                <gui_name language="ja">VAD215</gui_name>
                <description language="ja">Interrupt address storage register 215</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD216" offset="0x00000760" size="0x00000004">
                <gui_name language="ja">VAD216</gui_name>
                <description language="ja">Interrupt address storage register 216</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD217" offset="0x00000764" size="0x00000004">
                <gui_name language="ja">VAD217</gui_name>
                <description language="ja">Interrupt address storage register 217</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD218" offset="0x00000768" size="0x00000004">
                <gui_name language="ja">VAD218</gui_name>
                <description language="ja">Interrupt address storage register 218</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD219" offset="0x0000076C" size="0x00000004">
                <gui_name language="ja">VAD219</gui_name>
                <description language="ja">Interrupt address storage register 219</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD220" offset="0x00000770" size="0x00000004">
                <gui_name language="ja">VAD220</gui_name>
                <description language="ja">Interrupt address storage register 220</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD221" offset="0x00000774" size="0x00000004">
                <gui_name language="ja">VAD221</gui_name>
                <description language="ja">Interrupt address storage register 221</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD222" offset="0x00000778" size="0x00000004">
                <gui_name language="ja">VAD222</gui_name>
                <description language="ja">Interrupt address storage register 222</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD223" offset="0x0000077C" size="0x00000004">
                <gui_name language="ja">VAD223</gui_name>
                <description language="ja">Interrupt address storage register 223</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD224" offset="0x00000780" size="0x00000004">
                <gui_name language="ja">VAD224</gui_name>
                <description language="ja">Interrupt address storage register 224</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD225" offset="0x00000784" size="0x00000004">
                <gui_name language="ja">VAD225</gui_name>
                <description language="ja">Interrupt address storage register 225</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD226" offset="0x00000788" size="0x00000004">
                <gui_name language="ja">VAD226</gui_name>
                <description language="ja">Interrupt address storage register 226</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD227" offset="0x0000078C" size="0x00000004">
                <gui_name language="ja">VAD227</gui_name>
                <description language="ja">Interrupt address storage register 227</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD228" offset="0x00000790" size="0x00000004">
                <gui_name language="ja">VAD228</gui_name>
                <description language="ja">Interrupt address storage register 228</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD229" offset="0x00000794" size="0x00000004">
                <gui_name language="ja">VAD229</gui_name>
                <description language="ja">Interrupt address storage register 229</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD230" offset="0x00000798" size="0x00000004">
                <gui_name language="ja">VAD230</gui_name>
                <description language="ja">Interrupt address storage register 230</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD231" offset="0x0000079C" size="0x00000004">
                <gui_name language="ja">VAD231</gui_name>
                <description language="ja">Interrupt address storage register 231</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD232" offset="0x000007A0" size="0x00000004">
                <gui_name language="ja">VAD232</gui_name>
                <description language="ja">Interrupt address storage register 232</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD233" offset="0x000007A4" size="0x00000004">
                <gui_name language="ja">VAD233</gui_name>
                <description language="ja">Interrupt address storage register 233</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD234" offset="0x000007A8" size="0x00000004">
                <gui_name language="ja">VAD234</gui_name>
                <description language="ja">Interrupt address storage register 234</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD235" offset="0x000007AC" size="0x00000004">
                <gui_name language="ja">VAD235</gui_name>
                <description language="ja">Interrupt address storage register 235</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD236" offset="0x000007B0" size="0x00000004">
                <gui_name language="ja">VAD236</gui_name>
                <description language="ja">Interrupt address storage register 236</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD237" offset="0x000007B4" size="0x00000004">
                <gui_name language="ja">VAD237</gui_name>
                <description language="ja">Interrupt address storage register 237</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD238" offset="0x000007B8" size="0x00000004">
                <gui_name language="ja">VAD238</gui_name>
                <description language="ja">Interrupt address storage register 238</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD239" offset="0x000007BC" size="0x00000004">
                <gui_name language="ja">VAD239</gui_name>
                <description language="ja">Interrupt address storage register 239</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD240" offset="0x000007C0" size="0x00000004">
                <gui_name language="ja">VAD240</gui_name>
                <description language="ja">Interrupt address storage register 240</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD241" offset="0x000007C4" size="0x00000004">
                <gui_name language="ja">VAD241</gui_name>
                <description language="ja">Interrupt address storage register 241</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD242" offset="0x000007C8" size="0x00000004">
                <gui_name language="ja">VAD242</gui_name>
                <description language="ja">Interrupt address storage register 242</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD243" offset="0x000007CC" size="0x00000004">
                <gui_name language="ja">VAD243</gui_name>
                <description language="ja">Interrupt address storage register 243</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD244" offset="0x000007D0" size="0x00000004">
                <gui_name language="ja">VAD244</gui_name>
                <description language="ja">Interrupt address storage register 244</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD245" offset="0x000007D4" size="0x00000004">
                <gui_name language="ja">VAD245</gui_name>
                <description language="ja">Interrupt address storage register 245</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD246" offset="0x000007D8" size="0x00000004">
                <gui_name language="ja">VAD246</gui_name>
                <description language="ja">Interrupt address storage register 246</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD247" offset="0x000007DC" size="0x00000004">
                <gui_name language="ja">VAD247</gui_name>
                <description language="ja">Interrupt address storage register 247</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD248" offset="0x000007E0" size="0x00000004">
                <gui_name language="ja">VAD248</gui_name>
                <description language="ja">Interrupt address storage register 248</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD249" offset="0x000007E4" size="0x00000004">
                <gui_name language="ja">VAD249</gui_name>
                <description language="ja">Interrupt address storage register 249</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD250" offset="0x000007E8" size="0x00000004">
                <gui_name language="ja">VAD250</gui_name>
                <description language="ja">Interrupt address storage register 250</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD251" offset="0x000007EC" size="0x00000004">
                <gui_name language="ja">VAD251</gui_name>
                <description language="ja">Interrupt address storage register 251</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD252" offset="0x000007F0" size="0x00000004">
                <gui_name language="ja">VAD252</gui_name>
                <description language="ja">Interrupt address storage register 252</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD253" offset="0x000007F4" size="0x00000004">
                <gui_name language="ja">VAD253</gui_name>
                <description language="ja">Interrupt address storage register 253</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD254" offset="0x000007F8" size="0x00000004">
                <gui_name language="ja">VAD254</gui_name>
                <description language="ja">Interrupt address storage register 254</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD255" offset="0x000007FC" size="0x00000004">
                <gui_name language="ja">VAD255</gui_name>
                <description language="ja">Interrupt address storage register 255</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL1" offset="0x00000804" size="0x00000004">
                <gui_name language="ja">PRL1</gui_name>
                <description language="ja">Interrupt priority level storage register 1</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL2" offset="0x00000808" size="0x00000004">
                <gui_name language="ja">PRL2</gui_name>
                <description language="ja">Interrupt priority level storage register 2</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL3" offset="0x0000080C" size="0x00000004">
                <gui_name language="ja">PRL3</gui_name>
                <description language="ja">Interrupt priority level storage register 3</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL4" offset="0x00000810" size="0x00000004">
                <gui_name language="ja">PRL4</gui_name>
                <description language="ja">Interrupt priority level storage register 4</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL5" offset="0x00000814" size="0x00000004">
                <gui_name language="ja">PRL5</gui_name>
                <description language="ja">Interrupt priority level storage register 5</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL6" offset="0x00000818" size="0x00000004">
                <gui_name language="ja">PRL6</gui_name>
                <description language="ja">Interrupt priority level storage register 6</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL7" offset="0x0000081C" size="0x00000004">
                <gui_name language="ja">PRL7</gui_name>
                <description language="ja">Interrupt priority level storage register 7</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL8" offset="0x00000820" size="0x00000004">
                <gui_name language="ja">PRL8</gui_name>
                <description language="ja">Interrupt priority level storage register 8</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL9" offset="0x00000824" size="0x00000004">
                <gui_name language="ja">PRL9</gui_name>
                <description language="ja">Interrupt priority level storage register 9</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL10" offset="0x00000828" size="0x00000004">
                <gui_name language="ja">PRL10</gui_name>
                <description language="ja">Interrupt priority level storage register 10</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL11" offset="0x0000082C" size="0x00000004">
                <gui_name language="ja">PRL11</gui_name>
                <description language="ja">Interrupt priority level storage register 11</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL12" offset="0x00000830" size="0x00000004">
                <gui_name language="ja">PRL12</gui_name>
                <description language="ja">Interrupt priority level storage register 12</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL13" offset="0x00000834" size="0x00000004">
                <gui_name language="ja">PRL13</gui_name>
                <description language="ja">Interrupt priority level storage register 13</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL14" offset="0x00000838" size="0x00000004">
                <gui_name language="ja">PRL14</gui_name>
                <description language="ja">Interrupt priority level storage register 14</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL15" offset="0x0000083C" size="0x00000004">
                <gui_name language="ja">PRL15</gui_name>
                <description language="ja">Interrupt priority level storage register 15</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL16" offset="0x00000840" size="0x00000004">
                <gui_name language="ja">PRL16</gui_name>
                <description language="ja">Interrupt priority level storage register 16</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL17" offset="0x00000844" size="0x00000004">
                <gui_name language="ja">PRL17</gui_name>
                <description language="ja">Interrupt priority level storage register 17</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL18" offset="0x00000848" size="0x00000004">
                <gui_name language="ja">PRL18</gui_name>
                <description language="ja">Interrupt priority level storage register 18</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL19" offset="0x0000084C" size="0x00000004">
                <gui_name language="ja">PRL19</gui_name>
                <description language="ja">Interrupt priority level storage register 19</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL20" offset="0x00000850" size="0x00000004">
                <gui_name language="ja">PRL20</gui_name>
                <description language="ja">Interrupt priority level storage register 20</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL21" offset="0x00000854" size="0x00000004">
                <gui_name language="ja">PRL21</gui_name>
                <description language="ja">Interrupt priority level storage register 21</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL22" offset="0x00000858" size="0x00000004">
                <gui_name language="ja">PRL22</gui_name>
                <description language="ja">Interrupt priority level storage register 22</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL23" offset="0x0000085C" size="0x00000004">
                <gui_name language="ja">PRL23</gui_name>
                <description language="ja">Interrupt priority level storage register 23</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL24" offset="0x00000860" size="0x00000004">
                <gui_name language="ja">PRL24</gui_name>
                <description language="ja">Interrupt priority level storage register 24</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL25" offset="0x00000864" size="0x00000004">
                <gui_name language="ja">PRL25</gui_name>
                <description language="ja">Interrupt priority level storage register 25</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL26" offset="0x00000868" size="0x00000004">
                <gui_name language="ja">PRL26</gui_name>
                <description language="ja">Interrupt priority level storage register 26</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL27" offset="0x0000086C" size="0x00000004">
                <gui_name language="ja">PRL27</gui_name>
                <description language="ja">Interrupt priority level storage register 27</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL28" offset="0x00000870" size="0x00000004">
                <gui_name language="ja">PRL28</gui_name>
                <description language="ja">Interrupt priority level storage register 28</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL29" offset="0x00000874" size="0x00000004">
                <gui_name language="ja">PRL29</gui_name>
                <description language="ja">Interrupt priority level storage register 29</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL30" offset="0x00000878" size="0x00000004">
                <gui_name language="ja">PRL30</gui_name>
                <description language="ja">Interrupt priority level storage register 30</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL31" offset="0x0000087C" size="0x00000004">
                <gui_name language="ja">PRL31</gui_name>
                <description language="ja">Interrupt priority level storage register 31</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL32" offset="0x00000880" size="0x00000004">
                <gui_name language="ja">PRL32</gui_name>
                <description language="ja">Interrupt priority level storage register 32</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL33" offset="0x00000884" size="0x00000004">
                <gui_name language="ja">PRL33</gui_name>
                <description language="ja">Interrupt priority level storage register 33</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL34" offset="0x00000888" size="0x00000004">
                <gui_name language="ja">PRL34</gui_name>
                <description language="ja">Interrupt priority level storage register 34</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL35" offset="0x0000088C" size="0x00000004">
                <gui_name language="ja">PRL35</gui_name>
                <description language="ja">Interrupt priority level storage register 35</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL36" offset="0x00000890" size="0x00000004">
                <gui_name language="ja">PRL36</gui_name>
                <description language="ja">Interrupt priority level storage register 36</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL37" offset="0x00000894" size="0x00000004">
                <gui_name language="ja">PRL37</gui_name>
                <description language="ja">Interrupt priority level storage register 37</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL38" offset="0x00000898" size="0x00000004">
                <gui_name language="ja">PRL38</gui_name>
                <description language="ja">Interrupt priority level storage register 38</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL39" offset="0x0000089C" size="0x00000004">
                <gui_name language="ja">PRL39</gui_name>
                <description language="ja">Interrupt priority level storage register 39</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL40" offset="0x000008A0" size="0x00000004">
                <gui_name language="ja">PRL40</gui_name>
                <description language="ja">Interrupt priority level storage register 40</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL41" offset="0x000008A4" size="0x00000004">
                <gui_name language="ja">PRL41</gui_name>
                <description language="ja">Interrupt priority level storage register 41</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL42" offset="0x000008A8" size="0x00000004">
                <gui_name language="ja">PRL42</gui_name>
                <description language="ja">Interrupt priority level storage register 42</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL43" offset="0x000008AC" size="0x00000004">
                <gui_name language="ja">PRL43</gui_name>
                <description language="ja">Interrupt priority level storage register 43</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL44" offset="0x000008B0" size="0x00000004">
                <gui_name language="ja">PRL44</gui_name>
                <description language="ja">Interrupt priority level storage register 44</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL45" offset="0x000008B4" size="0x00000004">
                <gui_name language="ja">PRL45</gui_name>
                <description language="ja">Interrupt priority level storage register 45</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL46" offset="0x000008B8" size="0x00000004">
                <gui_name language="ja">PRL46</gui_name>
                <description language="ja">Interrupt priority level storage register 46</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL47" offset="0x000008BC" size="0x00000004">
                <gui_name language="ja">PRL47</gui_name>
                <description language="ja">Interrupt priority level storage register 47</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL48" offset="0x000008C0" size="0x00000004">
                <gui_name language="ja">PRL48</gui_name>
                <description language="ja">Interrupt priority level storage register 48</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL49" offset="0x000008C4" size="0x00000004">
                <gui_name language="ja">PRL49</gui_name>
                <description language="ja">Interrupt priority level storage register 49</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL50" offset="0x000008C8" size="0x00000004">
                <gui_name language="ja">PRL50</gui_name>
                <description language="ja">Interrupt priority level storage register 50</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL51" offset="0x000008CC" size="0x00000004">
                <gui_name language="ja">PRL51</gui_name>
                <description language="ja">Interrupt priority level storage register 51</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL52" offset="0x000008D0" size="0x00000004">
                <gui_name language="ja">PRL52</gui_name>
                <description language="ja">Interrupt priority level storage register 52</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL53" offset="0x000008D4" size="0x00000004">
                <gui_name language="ja">PRL53</gui_name>
                <description language="ja">Interrupt priority level storage register 53</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL54" offset="0x000008D8" size="0x00000004">
                <gui_name language="ja">PRL54</gui_name>
                <description language="ja">Interrupt priority level storage register 54</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL55" offset="0x000008DC" size="0x00000004">
                <gui_name language="ja">PRL55</gui_name>
                <description language="ja">Interrupt priority level storage register 55</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL56" offset="0x000008E0" size="0x00000004">
                <gui_name language="ja">PRL56</gui_name>
                <description language="ja">Interrupt priority level storage register 56</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL57" offset="0x000008E4" size="0x00000004">
                <gui_name language="ja">PRL57</gui_name>
                <description language="ja">Interrupt priority level storage register 57</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL58" offset="0x000008E8" size="0x00000004">
                <gui_name language="ja">PRL58</gui_name>
                <description language="ja">Interrupt priority level storage register 58</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL59" offset="0x000008EC" size="0x00000004">
                <gui_name language="ja">PRL59</gui_name>
                <description language="ja">Interrupt priority level storage register 59</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL60" offset="0x000008F0" size="0x00000004">
                <gui_name language="ja">PRL60</gui_name>
                <description language="ja">Interrupt priority level storage register 60</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL61" offset="0x000008F4" size="0x00000004">
                <gui_name language="ja">PRL61</gui_name>
                <description language="ja">Interrupt priority level storage register 61</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL62" offset="0x000008F8" size="0x00000004">
                <gui_name language="ja">PRL62</gui_name>
                <description language="ja">Interrupt priority level storage register 62</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL63" offset="0x000008FC" size="0x00000004">
                <gui_name language="ja">PRL63</gui_name>
                <description language="ja">Interrupt priority level storage register 63</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL64" offset="0x00000900" size="0x00000004">
                <gui_name language="ja">PRL64</gui_name>
                <description language="ja">Interrupt priority level storage register 64</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL65" offset="0x00000904" size="0x00000004">
                <gui_name language="ja">PRL65</gui_name>
                <description language="ja">Interrupt priority level storage register 65</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL66" offset="0x00000908" size="0x00000004">
                <gui_name language="ja">PRL66</gui_name>
                <description language="ja">Interrupt priority level storage register 66</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL67" offset="0x0000090C" size="0x00000004">
                <gui_name language="ja">PRL67</gui_name>
                <description language="ja">Interrupt priority level storage register 67</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL68" offset="0x00000910" size="0x00000004">
                <gui_name language="ja">PRL68</gui_name>
                <description language="ja">Interrupt priority level storage register 68</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL69" offset="0x00000914" size="0x00000004">
                <gui_name language="ja">PRL69</gui_name>
                <description language="ja">Interrupt priority level storage register 69</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL70" offset="0x00000918" size="0x00000004">
                <gui_name language="ja">PRL70</gui_name>
                <description language="ja">Interrupt priority level storage register 70</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL71" offset="0x0000091C" size="0x00000004">
                <gui_name language="ja">PRL71</gui_name>
                <description language="ja">Interrupt priority level storage register 71</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL72" offset="0x00000920" size="0x00000004">
                <gui_name language="ja">PRL72</gui_name>
                <description language="ja">Interrupt priority level storage register 72</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL73" offset="0x00000924" size="0x00000004">
                <gui_name language="ja">PRL73</gui_name>
                <description language="ja">Interrupt priority level storage register 73</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL74" offset="0x00000928" size="0x00000004">
                <gui_name language="ja">PRL74</gui_name>
                <description language="ja">Interrupt priority level storage register 74</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL75" offset="0x0000092C" size="0x00000004">
                <gui_name language="ja">PRL75</gui_name>
                <description language="ja">Interrupt priority level storage register 75</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL76" offset="0x00000930" size="0x00000004">
                <gui_name language="ja">PRL76</gui_name>
                <description language="ja">Interrupt priority level storage register 76</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL77" offset="0x00000934" size="0x00000004">
                <gui_name language="ja">PRL77</gui_name>
                <description language="ja">Interrupt priority level storage register 77</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL78" offset="0x00000938" size="0x00000004">
                <gui_name language="ja">PRL78</gui_name>
                <description language="ja">Interrupt priority level storage register 78</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL79" offset="0x0000093C" size="0x00000004">
                <gui_name language="ja">PRL79</gui_name>
                <description language="ja">Interrupt priority level storage register 79</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL80" offset="0x00000940" size="0x00000004">
                <gui_name language="ja">PRL80</gui_name>
                <description language="ja">Interrupt priority level storage register 80</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL81" offset="0x00000944" size="0x00000004">
                <gui_name language="ja">PRL81</gui_name>
                <description language="ja">Interrupt priority level storage register 81</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL82" offset="0x00000948" size="0x00000004">
                <gui_name language="ja">PRL82</gui_name>
                <description language="ja">Interrupt priority level storage register 82</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL83" offset="0x0000094C" size="0x00000004">
                <gui_name language="ja">PRL83</gui_name>
                <description language="ja">Interrupt priority level storage register 83</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL84" offset="0x00000950" size="0x00000004">
                <gui_name language="ja">PRL84</gui_name>
                <description language="ja">Interrupt priority level storage register 84</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL85" offset="0x00000954" size="0x00000004">
                <gui_name language="ja">PRL85</gui_name>
                <description language="ja">Interrupt priority level storage register 85</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL86" offset="0x00000958" size="0x00000004">
                <gui_name language="ja">PRL86</gui_name>
                <description language="ja">Interrupt priority level storage register 86</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL87" offset="0x0000095C" size="0x00000004">
                <gui_name language="ja">PRL87</gui_name>
                <description language="ja">Interrupt priority level storage register 87</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL88" offset="0x00000960" size="0x00000004">
                <gui_name language="ja">PRL88</gui_name>
                <description language="ja">Interrupt priority level storage register 88</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL89" offset="0x00000964" size="0x00000004">
                <gui_name language="ja">PRL89</gui_name>
                <description language="ja">Interrupt priority level storage register 89</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL90" offset="0x00000968" size="0x00000004">
                <gui_name language="ja">PRL90</gui_name>
                <description language="ja">Interrupt priority level storage register 90</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL91" offset="0x0000096C" size="0x00000004">
                <gui_name language="ja">PRL91</gui_name>
                <description language="ja">Interrupt priority level storage register 91</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL92" offset="0x00000970" size="0x00000004">
                <gui_name language="ja">PRL92</gui_name>
                <description language="ja">Interrupt priority level storage register 92</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL93" offset="0x00000974" size="0x00000004">
                <gui_name language="ja">PRL93</gui_name>
                <description language="ja">Interrupt priority level storage register 93</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL94" offset="0x00000978" size="0x00000004">
                <gui_name language="ja">PRL94</gui_name>
                <description language="ja">Interrupt priority level storage register 94</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL95" offset="0x0000097C" size="0x00000004">
                <gui_name language="ja">PRL95</gui_name>
                <description language="ja">Interrupt priority level storage register 95</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL96" offset="0x00000980" size="0x00000004">
                <gui_name language="ja">PRL96</gui_name>
                <description language="ja">Interrupt priority level storage register 96</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL97" offset="0x00000984" size="0x00000004">
                <gui_name language="ja">PRL97</gui_name>
                <description language="ja">Interrupt priority level storage register 97</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL98" offset="0x00000988" size="0x00000004">
                <gui_name language="ja">PRL98</gui_name>
                <description language="ja">Interrupt priority level storage register 98</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL99" offset="0x0000098C" size="0x00000004">
                <gui_name language="ja">PRL99</gui_name>
                <description language="ja">Interrupt priority level storage register 99</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL100" offset="0x00000990" size="0x00000004">
                <gui_name language="ja">PRL100</gui_name>
                <description language="ja">Interrupt priority level storage register 100</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL101" offset="0x00000994" size="0x00000004">
                <gui_name language="ja">PRL101</gui_name>
                <description language="ja">Interrupt priority level storage register 101</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL102" offset="0x00000998" size="0x00000004">
                <gui_name language="ja">PRL102</gui_name>
                <description language="ja">Interrupt priority level storage register 102</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL103" offset="0x0000099C" size="0x00000004">
                <gui_name language="ja">PRL103</gui_name>
                <description language="ja">Interrupt priority level storage register 103</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL104" offset="0x000009A0" size="0x00000004">
                <gui_name language="ja">PRL104</gui_name>
                <description language="ja">Interrupt priority level storage register 104</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL105" offset="0x000009A4" size="0x00000004">
                <gui_name language="ja">PRL105</gui_name>
                <description language="ja">Interrupt priority level storage register 105</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL106" offset="0x000009A8" size="0x00000004">
                <gui_name language="ja">PRL106</gui_name>
                <description language="ja">Interrupt priority level storage register 106</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL107" offset="0x000009AC" size="0x00000004">
                <gui_name language="ja">PRL107</gui_name>
                <description language="ja">Interrupt priority level storage register 107</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL108" offset="0x000009B0" size="0x00000004">
                <gui_name language="ja">PRL108</gui_name>
                <description language="ja">Interrupt priority level storage register 108</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL109" offset="0x000009B4" size="0x00000004">
                <gui_name language="ja">PRL109</gui_name>
                <description language="ja">Interrupt priority level storage register 109</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL110" offset="0x000009B8" size="0x00000004">
                <gui_name language="ja">PRL110</gui_name>
                <description language="ja">Interrupt priority level storage register 110</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL111" offset="0x000009BC" size="0x00000004">
                <gui_name language="ja">PRL111</gui_name>
                <description language="ja">Interrupt priority level storage register 111</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL112" offset="0x000009C0" size="0x00000004">
                <gui_name language="ja">PRL112</gui_name>
                <description language="ja">Interrupt priority level storage register 112</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL113" offset="0x000009C4" size="0x00000004">
                <gui_name language="ja">PRL113</gui_name>
                <description language="ja">Interrupt priority level storage register 113</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL114" offset="0x000009C8" size="0x00000004">
                <gui_name language="ja">PRL114</gui_name>
                <description language="ja">Interrupt priority level storage register 114</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL115" offset="0x000009CC" size="0x00000004">
                <gui_name language="ja">PRL115</gui_name>
                <description language="ja">Interrupt priority level storage register 115</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL116" offset="0x000009D0" size="0x00000004">
                <gui_name language="ja">PRL116</gui_name>
                <description language="ja">Interrupt priority level storage register 116</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL117" offset="0x000009D4" size="0x00000004">
                <gui_name language="ja">PRL117</gui_name>
                <description language="ja">Interrupt priority level storage register 117</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL118" offset="0x000009D8" size="0x00000004">
                <gui_name language="ja">PRL118</gui_name>
                <description language="ja">Interrupt priority level storage register 118</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL119" offset="0x000009DC" size="0x00000004">
                <gui_name language="ja">PRL119</gui_name>
                <description language="ja">Interrupt priority level storage register 119</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL120" offset="0x000009E0" size="0x00000004">
                <gui_name language="ja">PRL120</gui_name>
                <description language="ja">Interrupt priority level storage register 120</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL121" offset="0x000009E4" size="0x00000004">
                <gui_name language="ja">PRL121</gui_name>
                <description language="ja">Interrupt priority level storage register 121</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL122" offset="0x000009E8" size="0x00000004">
                <gui_name language="ja">PRL122</gui_name>
                <description language="ja">Interrupt priority level storage register 122</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL123" offset="0x000009EC" size="0x00000004">
                <gui_name language="ja">PRL123</gui_name>
                <description language="ja">Interrupt priority level storage register 123</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL124" offset="0x000009F0" size="0x00000004">
                <gui_name language="ja">PRL124</gui_name>
                <description language="ja">Interrupt priority level storage register 124</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL125" offset="0x000009F4" size="0x00000004">
                <gui_name language="ja">PRL125</gui_name>
                <description language="ja">Interrupt priority level storage register 125</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL126" offset="0x000009F8" size="0x00000004">
                <gui_name language="ja">PRL126</gui_name>
                <description language="ja">Interrupt priority level storage register 126</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL127" offset="0x000009FC" size="0x00000004">
                <gui_name language="ja">PRL127</gui_name>
                <description language="ja">Interrupt priority level storage register 127</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL128" offset="0x00000A00" size="0x00000004">
                <gui_name language="ja">PRL128</gui_name>
                <description language="ja">Interrupt priority level storage register 128</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL129" offset="0x00000A04" size="0x00000004">
                <gui_name language="ja">PRL129</gui_name>
                <description language="ja">Interrupt priority level storage register 129</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL130" offset="0x00000A08" size="0x00000004">
                <gui_name language="ja">PRL130</gui_name>
                <description language="ja">Interrupt priority level storage register 130</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL131" offset="0x00000A0C" size="0x00000004">
                <gui_name language="ja">PRL131</gui_name>
                <description language="ja">Interrupt priority level storage register 131</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL132" offset="0x00000A10" size="0x00000004">
                <gui_name language="ja">PRL132</gui_name>
                <description language="ja">Interrupt priority level storage register 132</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL133" offset="0x00000A14" size="0x00000004">
                <gui_name language="ja">PRL133</gui_name>
                <description language="ja">Interrupt priority level storage register 133</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL134" offset="0x00000A18" size="0x00000004">
                <gui_name language="ja">PRL134</gui_name>
                <description language="ja">Interrupt priority level storage register 134</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL135" offset="0x00000A1C" size="0x00000004">
                <gui_name language="ja">PRL135</gui_name>
                <description language="ja">Interrupt priority level storage register 135</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL136" offset="0x00000A20" size="0x00000004">
                <gui_name language="ja">PRL136</gui_name>
                <description language="ja">Interrupt priority level storage register 136</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL137" offset="0x00000A24" size="0x00000004">
                <gui_name language="ja">PRL137</gui_name>
                <description language="ja">Interrupt priority level storage register 137</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL138" offset="0x00000A28" size="0x00000004">
                <gui_name language="ja">PRL138</gui_name>
                <description language="ja">Interrupt priority level storage register 138</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL139" offset="0x00000A2C" size="0x00000004">
                <gui_name language="ja">PRL139</gui_name>
                <description language="ja">Interrupt priority level storage register 139</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL140" offset="0x00000A30" size="0x00000004">
                <gui_name language="ja">PRL140</gui_name>
                <description language="ja">Interrupt priority level storage register 140</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL141" offset="0x00000A34" size="0x00000004">
                <gui_name language="ja">PRL141</gui_name>
                <description language="ja">Interrupt priority level storage register 141</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL142" offset="0x00000A38" size="0x00000004">
                <gui_name language="ja">PRL142</gui_name>
                <description language="ja">Interrupt priority level storage register 142</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL143" offset="0x00000A3C" size="0x00000004">
                <gui_name language="ja">PRL143</gui_name>
                <description language="ja">Interrupt priority level storage register 143</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL144" offset="0x00000A40" size="0x00000004">
                <gui_name language="ja">PRL144</gui_name>
                <description language="ja">Interrupt priority level storage register 144</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL145" offset="0x00000A44" size="0x00000004">
                <gui_name language="ja">PRL145</gui_name>
                <description language="ja">Interrupt priority level storage register 145</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL146" offset="0x00000A48" size="0x00000004">
                <gui_name language="ja">PRL146</gui_name>
                <description language="ja">Interrupt priority level storage register 146</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL147" offset="0x00000A4C" size="0x00000004">
                <gui_name language="ja">PRL147</gui_name>
                <description language="ja">Interrupt priority level storage register 147</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL148" offset="0x00000A50" size="0x00000004">
                <gui_name language="ja">PRL148</gui_name>
                <description language="ja">Interrupt priority level storage register 148</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL149" offset="0x00000A54" size="0x00000004">
                <gui_name language="ja">PRL149</gui_name>
                <description language="ja">Interrupt priority level storage register 149</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL150" offset="0x00000A58" size="0x00000004">
                <gui_name language="ja">PRL150</gui_name>
                <description language="ja">Interrupt priority level storage register 150</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL151" offset="0x00000A5C" size="0x00000004">
                <gui_name language="ja">PRL151</gui_name>
                <description language="ja">Interrupt priority level storage register 151</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL152" offset="0x00000A60" size="0x00000004">
                <gui_name language="ja">PRL152</gui_name>
                <description language="ja">Interrupt priority level storage register 152</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL153" offset="0x00000A64" size="0x00000004">
                <gui_name language="ja">PRL153</gui_name>
                <description language="ja">Interrupt priority level storage register 153</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL154" offset="0x00000A68" size="0x00000004">
                <gui_name language="ja">PRL154</gui_name>
                <description language="ja">Interrupt priority level storage register 154</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL155" offset="0x00000A6C" size="0x00000004">
                <gui_name language="ja">PRL155</gui_name>
                <description language="ja">Interrupt priority level storage register 155</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL156" offset="0x00000A70" size="0x00000004">
                <gui_name language="ja">PRL156</gui_name>
                <description language="ja">Interrupt priority level storage register 156</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL157" offset="0x00000A74" size="0x00000004">
                <gui_name language="ja">PRL157</gui_name>
                <description language="ja">Interrupt priority level storage register 157</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL158" offset="0x00000A78" size="0x00000004">
                <gui_name language="ja">PRL158</gui_name>
                <description language="ja">Interrupt priority level storage register 158</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL159" offset="0x00000A7C" size="0x00000004">
                <gui_name language="ja">PRL159</gui_name>
                <description language="ja">Interrupt priority level storage register 159</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL160" offset="0x00000A80" size="0x00000004">
                <gui_name language="ja">PRL160</gui_name>
                <description language="ja">Interrupt priority level storage register 160</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL161" offset="0x00000A84" size="0x00000004">
                <gui_name language="ja">PRL161</gui_name>
                <description language="ja">Interrupt priority level storage register 161</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL162" offset="0x00000A88" size="0x00000004">
                <gui_name language="ja">PRL162</gui_name>
                <description language="ja">Interrupt priority level storage register 162</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL163" offset="0x00000A8C" size="0x00000004">
                <gui_name language="ja">PRL163</gui_name>
                <description language="ja">Interrupt priority level storage register 163</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL164" offset="0x00000A90" size="0x00000004">
                <gui_name language="ja">PRL164</gui_name>
                <description language="ja">Interrupt priority level storage register 164</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL165" offset="0x00000A94" size="0x00000004">
                <gui_name language="ja">PRL165</gui_name>
                <description language="ja">Interrupt priority level storage register 165</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL166" offset="0x00000A98" size="0x00000004">
                <gui_name language="ja">PRL166</gui_name>
                <description language="ja">Interrupt priority level storage register 166</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL167" offset="0x00000A9C" size="0x00000004">
                <gui_name language="ja">PRL167</gui_name>
                <description language="ja">Interrupt priority level storage register 167</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL168" offset="0x00000AA0" size="0x00000004">
                <gui_name language="ja">PRL168</gui_name>
                <description language="ja">Interrupt priority level storage register 168</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL169" offset="0x00000AA4" size="0x00000004">
                <gui_name language="ja">PRL169</gui_name>
                <description language="ja">Interrupt priority level storage register 169</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL170" offset="0x00000AA8" size="0x00000004">
                <gui_name language="ja">PRL170</gui_name>
                <description language="ja">Interrupt priority level storage register 170</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL171" offset="0x00000AAC" size="0x00000004">
                <gui_name language="ja">PRL171</gui_name>
                <description language="ja">Interrupt priority level storage register 171</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL172" offset="0x00000AB0" size="0x00000004">
                <gui_name language="ja">PRL172</gui_name>
                <description language="ja">Interrupt priority level storage register 172</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL173" offset="0x00000AB4" size="0x00000004">
                <gui_name language="ja">PRL173</gui_name>
                <description language="ja">Interrupt priority level storage register 173</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL174" offset="0x00000AB8" size="0x00000004">
                <gui_name language="ja">PRL174</gui_name>
                <description language="ja">Interrupt priority level storage register 174</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL175" offset="0x00000ABC" size="0x00000004">
                <gui_name language="ja">PRL175</gui_name>
                <description language="ja">Interrupt priority level storage register 175</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL176" offset="0x00000AC0" size="0x00000004">
                <gui_name language="ja">PRL176</gui_name>
                <description language="ja">Interrupt priority level storage register 176</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL177" offset="0x00000AC4" size="0x00000004">
                <gui_name language="ja">PRL177</gui_name>
                <description language="ja">Interrupt priority level storage register 177</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL178" offset="0x00000AC8" size="0x00000004">
                <gui_name language="ja">PRL178</gui_name>
                <description language="ja">Interrupt priority level storage register 178</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL179" offset="0x00000ACC" size="0x00000004">
                <gui_name language="ja">PRL179</gui_name>
                <description language="ja">Interrupt priority level storage register 179</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL180" offset="0x00000AD0" size="0x00000004">
                <gui_name language="ja">PRL180</gui_name>
                <description language="ja">Interrupt priority level storage register 180</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL181" offset="0x00000AD4" size="0x00000004">
                <gui_name language="ja">PRL181</gui_name>
                <description language="ja">Interrupt priority level storage register 181</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL182" offset="0x00000AD8" size="0x00000004">
                <gui_name language="ja">PRL182</gui_name>
                <description language="ja">Interrupt priority level storage register 182</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL183" offset="0x00000ADC" size="0x00000004">
                <gui_name language="ja">PRL183</gui_name>
                <description language="ja">Interrupt priority level storage register 183</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL184" offset="0x00000AE0" size="0x00000004">
                <gui_name language="ja">PRL184</gui_name>
                <description language="ja">Interrupt priority level storage register 184</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL185" offset="0x00000AE4" size="0x00000004">
                <gui_name language="ja">PRL185</gui_name>
                <description language="ja">Interrupt priority level storage register 185</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL186" offset="0x00000AE8" size="0x00000004">
                <gui_name language="ja">PRL186</gui_name>
                <description language="ja">Interrupt priority level storage register 186</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL187" offset="0x00000AEC" size="0x00000004">
                <gui_name language="ja">PRL187</gui_name>
                <description language="ja">Interrupt priority level storage register 187</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL188" offset="0x00000AF0" size="0x00000004">
                <gui_name language="ja">PRL188</gui_name>
                <description language="ja">Interrupt priority level storage register 188</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL189" offset="0x00000AF4" size="0x00000004">
                <gui_name language="ja">PRL189</gui_name>
                <description language="ja">Interrupt priority level storage register 189</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL190" offset="0x00000AF8" size="0x00000004">
                <gui_name language="ja">PRL190</gui_name>
                <description language="ja">Interrupt priority level storage register 190</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL191" offset="0x00000AFC" size="0x00000004">
                <gui_name language="ja">PRL191</gui_name>
                <description language="ja">Interrupt priority level storage register 191</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL192" offset="0x00000B00" size="0x00000004">
                <gui_name language="ja">PRL192</gui_name>
                <description language="ja">Interrupt priority level storage register 192</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL193" offset="0x00000B04" size="0x00000004">
                <gui_name language="ja">PRL193</gui_name>
                <description language="ja">Interrupt priority level storage register 193</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL194" offset="0x00000B08" size="0x00000004">
                <gui_name language="ja">PRL194</gui_name>
                <description language="ja">Interrupt priority level storage register 194</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL195" offset="0x00000B0C" size="0x00000004">
                <gui_name language="ja">PRL195</gui_name>
                <description language="ja">Interrupt priority level storage register 195</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL196" offset="0x00000B10" size="0x00000004">
                <gui_name language="ja">PRL196</gui_name>
                <description language="ja">Interrupt priority level storage register 196</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL197" offset="0x00000B14" size="0x00000004">
                <gui_name language="ja">PRL197</gui_name>
                <description language="ja">Interrupt priority level storage register 197</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL198" offset="0x00000B18" size="0x00000004">
                <gui_name language="ja">PRL198</gui_name>
                <description language="ja">Interrupt priority level storage register 198</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL199" offset="0x00000B1C" size="0x00000004">
                <gui_name language="ja">PRL199</gui_name>
                <description language="ja">Interrupt priority level storage register 199</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL200" offset="0x00000B20" size="0x00000004">
                <gui_name language="ja">PRL200</gui_name>
                <description language="ja">Interrupt priority level storage register 200</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL201" offset="0x00000B24" size="0x00000004">
                <gui_name language="ja">PRL201</gui_name>
                <description language="ja">Interrupt priority level storage register 201</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL202" offset="0x00000B28" size="0x00000004">
                <gui_name language="ja">PRL202</gui_name>
                <description language="ja">Interrupt priority level storage register 202</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL203" offset="0x00000B2C" size="0x00000004">
                <gui_name language="ja">PRL203</gui_name>
                <description language="ja">Interrupt priority level storage register 203</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL204" offset="0x00000B30" size="0x00000004">
                <gui_name language="ja">PRL204</gui_name>
                <description language="ja">Interrupt priority level storage register 204</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL205" offset="0x00000B34" size="0x00000004">
                <gui_name language="ja">PRL205</gui_name>
                <description language="ja">Interrupt priority level storage register 205</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL206" offset="0x00000B38" size="0x00000004">
                <gui_name language="ja">PRL206</gui_name>
                <description language="ja">Interrupt priority level storage register 206</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL207" offset="0x00000B3C" size="0x00000004">
                <gui_name language="ja">PRL207</gui_name>
                <description language="ja">Interrupt priority level storage register 207</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL208" offset="0x00000B40" size="0x00000004">
                <gui_name language="ja">PRL208</gui_name>
                <description language="ja">Interrupt priority level storage register 208</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL209" offset="0x00000B44" size="0x00000004">
                <gui_name language="ja">PRL209</gui_name>
                <description language="ja">Interrupt priority level storage register 209</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL210" offset="0x00000B48" size="0x00000004">
                <gui_name language="ja">PRL210</gui_name>
                <description language="ja">Interrupt priority level storage register 210</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL211" offset="0x00000B4C" size="0x00000004">
                <gui_name language="ja">PRL211</gui_name>
                <description language="ja">Interrupt priority level storage register 211</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL212" offset="0x00000B50" size="0x00000004">
                <gui_name language="ja">PRL212</gui_name>
                <description language="ja">Interrupt priority level storage register 212</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL213" offset="0x00000B54" size="0x00000004">
                <gui_name language="ja">PRL213</gui_name>
                <description language="ja">Interrupt priority level storage register 213</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL214" offset="0x00000B58" size="0x00000004">
                <gui_name language="ja">PRL214</gui_name>
                <description language="ja">Interrupt priority level storage register 214</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL215" offset="0x00000B5C" size="0x00000004">
                <gui_name language="ja">PRL215</gui_name>
                <description language="ja">Interrupt priority level storage register 215</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL216" offset="0x00000B60" size="0x00000004">
                <gui_name language="ja">PRL216</gui_name>
                <description language="ja">Interrupt priority level storage register 216</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL217" offset="0x00000B64" size="0x00000004">
                <gui_name language="ja">PRL217</gui_name>
                <description language="ja">Interrupt priority level storage register 217</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL218" offset="0x00000B68" size="0x00000004">
                <gui_name language="ja">PRL218</gui_name>
                <description language="ja">Interrupt priority level storage register 218</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL219" offset="0x00000B6C" size="0x00000004">
                <gui_name language="ja">PRL219</gui_name>
                <description language="ja">Interrupt priority level storage register 219</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL220" offset="0x00000B70" size="0x00000004">
                <gui_name language="ja">PRL220</gui_name>
                <description language="ja">Interrupt priority level storage register 220</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL221" offset="0x00000B74" size="0x00000004">
                <gui_name language="ja">PRL221</gui_name>
                <description language="ja">Interrupt priority level storage register 221</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL222" offset="0x00000B78" size="0x00000004">
                <gui_name language="ja">PRL222</gui_name>
                <description language="ja">Interrupt priority level storage register 222</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL223" offset="0x00000B7C" size="0x00000004">
                <gui_name language="ja">PRL223</gui_name>
                <description language="ja">Interrupt priority level storage register 223</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL224" offset="0x00000B80" size="0x00000004">
                <gui_name language="ja">PRL224</gui_name>
                <description language="ja">Interrupt priority level storage register 224</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL225" offset="0x00000B84" size="0x00000004">
                <gui_name language="ja">PRL225</gui_name>
                <description language="ja">Interrupt priority level storage register 225</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL226" offset="0x00000B88" size="0x00000004">
                <gui_name language="ja">PRL226</gui_name>
                <description language="ja">Interrupt priority level storage register 226</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL227" offset="0x00000B8C" size="0x00000004">
                <gui_name language="ja">PRL227</gui_name>
                <description language="ja">Interrupt priority level storage register 227</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL228" offset="0x00000B90" size="0x00000004">
                <gui_name language="ja">PRL228</gui_name>
                <description language="ja">Interrupt priority level storage register 228</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL229" offset="0x00000B94" size="0x00000004">
                <gui_name language="ja">PRL229</gui_name>
                <description language="ja">Interrupt priority level storage register 229</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL230" offset="0x00000B98" size="0x00000004">
                <gui_name language="ja">PRL230</gui_name>
                <description language="ja">Interrupt priority level storage register 230</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL231" offset="0x00000B9C" size="0x00000004">
                <gui_name language="ja">PRL231</gui_name>
                <description language="ja">Interrupt priority level storage register 231</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL232" offset="0x00000BA0" size="0x00000004">
                <gui_name language="ja">PRL232</gui_name>
                <description language="ja">Interrupt priority level storage register 232</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL233" offset="0x00000BA4" size="0x00000004">
                <gui_name language="ja">PRL233</gui_name>
                <description language="ja">Interrupt priority level storage register 233</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL234" offset="0x00000BA8" size="0x00000004">
                <gui_name language="ja">PRL234</gui_name>
                <description language="ja">Interrupt priority level storage register 234</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL235" offset="0x00000BAC" size="0x00000004">
                <gui_name language="ja">PRL235</gui_name>
                <description language="ja">Interrupt priority level storage register 235</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL236" offset="0x00000BB0" size="0x00000004">
                <gui_name language="ja">PRL236</gui_name>
                <description language="ja">Interrupt priority level storage register 236</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL237" offset="0x00000BB4" size="0x00000004">
                <gui_name language="ja">PRL237</gui_name>
                <description language="ja">Interrupt priority level storage register 237</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL238" offset="0x00000BB8" size="0x00000004">
                <gui_name language="ja">PRL238</gui_name>
                <description language="ja">Interrupt priority level storage register 238</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL239" offset="0x00000BBC" size="0x00000004">
                <gui_name language="ja">PRL239</gui_name>
                <description language="ja">Interrupt priority level storage register 239</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL240" offset="0x00000BC0" size="0x00000004">
                <gui_name language="ja">PRL240</gui_name>
                <description language="ja">Interrupt priority level storage register 240</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL241" offset="0x00000BC4" size="0x00000004">
                <gui_name language="ja">PRL241</gui_name>
                <description language="ja">Interrupt priority level storage register 241</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL242" offset="0x00000BC8" size="0x00000004">
                <gui_name language="ja">PRL242</gui_name>
                <description language="ja">Interrupt priority level storage register 242</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL243" offset="0x00000BCC" size="0x00000004">
                <gui_name language="ja">PRL243</gui_name>
                <description language="ja">Interrupt priority level storage register 243</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL244" offset="0x00000BD0" size="0x00000004">
                <gui_name language="ja">PRL244</gui_name>
                <description language="ja">Interrupt priority level storage register 244</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL245" offset="0x00000BD4" size="0x00000004">
                <gui_name language="ja">PRL245</gui_name>
                <description language="ja">Interrupt priority level storage register 245</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL246" offset="0x00000BD8" size="0x00000004">
                <gui_name language="ja">PRL246</gui_name>
                <description language="ja">Interrupt priority level storage register 246</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL247" offset="0x00000BDC" size="0x00000004">
                <gui_name language="ja">PRL247</gui_name>
                <description language="ja">Interrupt priority level storage register 247</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL248" offset="0x00000BE0" size="0x00000004">
                <gui_name language="ja">PRL248</gui_name>
                <description language="ja">Interrupt priority level storage register 248</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL249" offset="0x00000BE4" size="0x00000004">
                <gui_name language="ja">PRL249</gui_name>
                <description language="ja">Interrupt priority level storage register 249</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL250" offset="0x00000BE8" size="0x00000004">
                <gui_name language="ja">PRL250</gui_name>
                <description language="ja">Interrupt priority level storage register 250</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL251" offset="0x00000BEC" size="0x00000004">
                <gui_name language="ja">PRL251</gui_name>
                <description language="ja">Interrupt priority level storage register 251</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL252" offset="0x00000BF0" size="0x00000004">
                <gui_name language="ja">PRL252</gui_name>
                <description language="ja">Interrupt priority level storage register 252</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL253" offset="0x00000BF4" size="0x00000004">
                <gui_name language="ja">PRL253</gui_name>
                <description language="ja">Interrupt priority level storage register 253</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL254" offset="0x00000BF8" size="0x00000004">
                <gui_name language="ja">PRL254</gui_name>
                <description language="ja">Interrupt priority level storage register 254</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL255" offset="0x00000BFC" size="0x00000004">
                <gui_name language="ja">PRL255</gui_name>
                <description language="ja">Interrupt priority level storage register 255</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS8" offset="0x00001000" size="0x00000004">
                <gui_name language="ja">IRQS8</gui_name>
                <description language="ja">IRQ status register 8</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_IRQS9" offset="0x00001004" size="0x00000004">
                <gui_name language="ja">IRQS9</gui_name>
                <description language="ja">IRQ status register 9</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS8" offset="0x00001040" size="0x00000004">
                <gui_name language="ja">RAIS8</gui_name>
                <description language="ja">Interrupt input status register 8</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_RAIS9" offset="0x00001044" size="0x00000004">
                <gui_name language="ja">RAIS9</gui_name>
                <description language="ja">Interrupt input status register 9</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN8" offset="0x00001080" size="0x00000004">
                <gui_name language="ja">IEN8</gui_name>
                <description language="ja">Interrupt enable register 8</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_IEN9" offset="0x00001084" size="0x00000004">
                <gui_name language="ja">IEN9</gui_name>
                <description language="ja">Interrupt enable register 9</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC8" offset="0x000010A0" size="0x00000004">
                <gui_name language="ja">IEC8</gui_name>
                <description language="ja">Interrupt enable clear register 8</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_IEC9" offset="0x000010A4" size="0x00000004">
                <gui_name language="ja">IEC9</gui_name>
                <description language="ja">Interrupt enable clear register 9</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS8" offset="0x00001100" size="0x00000004">
                <gui_name language="ja">PLS8</gui_name>
                <description language="ja">Interrupt detection type select register 8</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PLS9" offset="0x00001104" size="0x00000004">
                <gui_name language="ja">PLS9</gui_name>
                <description language="ja">Interrupt detection type select register 9</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC8" offset="0x00001120" size="0x00000004">
                <gui_name language="ja">PIC8</gui_name>
                <description language="ja">Edge detection bit clear register 8</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PIC9" offset="0x00001124" size="0x00000004">
                <gui_name language="ja">PIC9</gui_name>
                <description language="ja">Edge detection bit clear register 9</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRLM1" offset="0x000011C0" size="0x00000004">
                <gui_name language="ja">PRLM1</gui_name>
                <description language="ja">Interrupt priority level mask register 1</description>
            </register>
            <register access="Write Only" base_addr="VIC" name="VIC_PRLC1" offset="0x000011C4" size="0x00000004">
                <gui_name language="ja">PRLC1</gui_name>
                <description language="ja">Interrupt priority level mask clear register 1</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_UEN1" offset="0x000011C8" size="0x00000004">
                <gui_name language="ja">UEN1</gui_name>
                <description language="ja">User mode enable register 1</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS8" offset="0x00001210" size="0x00000004">
                <gui_name language="ja">ISS8</gui_name>
                <description language="ja">Interrupt service status register 8</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISS9" offset="0x00001214" size="0x00000004">
                <gui_name language="ja">ISS9</gui_name>
                <description language="ja">Interrupt service status register 9</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC8" offset="0x00001230" size="0x00000004">
                <gui_name language="ja">ISC8</gui_name>
                <description language="ja">Interrupt service current register 8</description>
            </register>
            <register access="Read Only" base_addr="VIC" name="VIC_ISC9" offset="0x00001234" size="0x00000004">
                <gui_name language="ja">ISC9</gui_name>
                <description language="ja">Interrupt service current register 9</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD256" offset="0x00001400" size="0x00000004">
                <gui_name language="ja">VAD256</gui_name>
                <description language="ja">Interrupt address storage register 256</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD257" offset="0x00001404" size="0x00000004">
                <gui_name language="ja">VAD257</gui_name>
                <description language="ja">Interrupt address storage register 257</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD258" offset="0x00001408" size="0x00000004">
                <gui_name language="ja">VAD258</gui_name>
                <description language="ja">Interrupt address storage register 258</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD259" offset="0x0000140C" size="0x00000004">
                <gui_name language="ja">VAD259</gui_name>
                <description language="ja">Interrupt address storage register 259</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD260" offset="0x00001410" size="0x00000004">
                <gui_name language="ja">VAD260</gui_name>
                <description language="ja">Interrupt address storage register 260</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD261" offset="0x00001414" size="0x00000004">
                <gui_name language="ja">VAD261</gui_name>
                <description language="ja">Interrupt address storage register 261</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD262" offset="0x00001418" size="0x00000004">
                <gui_name language="ja">VAD262</gui_name>
                <description language="ja">Interrupt address storage register 262</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD263" offset="0x0000141C" size="0x00000004">
                <gui_name language="ja">VAD263</gui_name>
                <description language="ja">Interrupt address storage register 263</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD264" offset="0x00001420" size="0x00000004">
                <gui_name language="ja">VAD264</gui_name>
                <description language="ja">Interrupt address storage register 264</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD265" offset="0x00001424" size="0x00000004">
                <gui_name language="ja">VAD265</gui_name>
                <description language="ja">Interrupt address storage register 265</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD266" offset="0x00001428" size="0x00000004">
                <gui_name language="ja">VAD266</gui_name>
                <description language="ja">Interrupt address storage register 266</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD267" offset="0x0000142C" size="0x00000004">
                <gui_name language="ja">VAD267</gui_name>
                <description language="ja">Interrupt address storage register 267</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD268" offset="0x00001430" size="0x00000004">
                <gui_name language="ja">VAD268</gui_name>
                <description language="ja">Interrupt address storage register 268</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD269" offset="0x00001434" size="0x00000004">
                <gui_name language="ja">VAD269</gui_name>
                <description language="ja">Interrupt address storage register 269</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD270" offset="0x00001438" size="0x00000004">
                <gui_name language="ja">VAD270</gui_name>
                <description language="ja">Interrupt address storage register 270</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD271" offset="0x0000143C" size="0x00000004">
                <gui_name language="ja">VAD271</gui_name>
                <description language="ja">Interrupt address storage register 271</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD272" offset="0x00001440" size="0x00000004">
                <gui_name language="ja">VAD272</gui_name>
                <description language="ja">Interrupt address storage register 272</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD273" offset="0x00001444" size="0x00000004">
                <gui_name language="ja">VAD273</gui_name>
                <description language="ja">Interrupt address storage register 273</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD274" offset="0x00001448" size="0x00000004">
                <gui_name language="ja">VAD274</gui_name>
                <description language="ja">Interrupt address storage register 274</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD275" offset="0x0000144C" size="0x00000004">
                <gui_name language="ja">VAD275</gui_name>
                <description language="ja">Interrupt address storage register 275</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD276" offset="0x00001450" size="0x00000004">
                <gui_name language="ja">VAD276</gui_name>
                <description language="ja">Interrupt address storage register 276</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD277" offset="0x00001454" size="0x00000004">
                <gui_name language="ja">VAD277</gui_name>
                <description language="ja">Interrupt address storage register 277</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD278" offset="0x00001458" size="0x00000004">
                <gui_name language="ja">VAD278</gui_name>
                <description language="ja">Interrupt address storage register 278</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD279" offset="0x0000145C" size="0x00000004">
                <gui_name language="ja">VAD279</gui_name>
                <description language="ja">Interrupt address storage register 279</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD280" offset="0x00001460" size="0x00000004">
                <gui_name language="ja">VAD280</gui_name>
                <description language="ja">Interrupt address storage register 280</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD281" offset="0x00001464" size="0x00000004">
                <gui_name language="ja">VAD281</gui_name>
                <description language="ja">Interrupt address storage register 281</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD282" offset="0x00001468" size="0x00000004">
                <gui_name language="ja">VAD282</gui_name>
                <description language="ja">Interrupt address storage register 282</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD283" offset="0x0000146C" size="0x00000004">
                <gui_name language="ja">VAD283</gui_name>
                <description language="ja">Interrupt address storage register 283</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD284" offset="0x00001470" size="0x00000004">
                <gui_name language="ja">VAD284</gui_name>
                <description language="ja">Interrupt address storage register 284</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD285" offset="0x00001474" size="0x00000004">
                <gui_name language="ja">VAD285</gui_name>
                <description language="ja">Interrupt address storage register 285</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD286" offset="0x00001478" size="0x00000004">
                <gui_name language="ja">VAD286</gui_name>
                <description language="ja">Interrupt address storage register 286</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD287" offset="0x0000147C" size="0x00000004">
                <gui_name language="ja">VAD287</gui_name>
                <description language="ja">Interrupt address storage register 287</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD288" offset="0x00001480" size="0x00000004">
                <gui_name language="ja">VAD288</gui_name>
                <description language="ja">Interrupt address storage register 288</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD289" offset="0x00001484" size="0x00000004">
                <gui_name language="ja">VAD289</gui_name>
                <description language="ja">Interrupt address storage register 289</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD290" offset="0x00001488" size="0x00000004">
                <gui_name language="ja">VAD290</gui_name>
                <description language="ja">Interrupt address storage register 290</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD291" offset="0x0000148C" size="0x00000004">
                <gui_name language="ja">VAD291</gui_name>
                <description language="ja">Interrupt address storage register 291</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD292" offset="0x00001490" size="0x00000004">
                <gui_name language="ja">VAD292</gui_name>
                <description language="ja">Interrupt address storage register 292</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD293" offset="0x00001494" size="0x00000004">
                <gui_name language="ja">VAD293</gui_name>
                <description language="ja">Interrupt address storage register 293</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD294" offset="0x00001498" size="0x00000004">
                <gui_name language="ja">VAD294</gui_name>
                <description language="ja">Interrupt address storage register 294</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD295" offset="0x0000149C" size="0x00000004">
                <gui_name language="ja">VAD295</gui_name>
                <description language="ja">Interrupt address storage register 295</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD296" offset="0x000014A0" size="0x00000004">
                <gui_name language="ja">VAD296</gui_name>
                <description language="ja">Interrupt address storage register 296</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD297" offset="0x000014A4" size="0x00000004">
                <gui_name language="ja">VAD297</gui_name>
                <description language="ja">Interrupt address storage register 297</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD298" offset="0x000014A8" size="0x00000004">
                <gui_name language="ja">VAD298</gui_name>
                <description language="ja">Interrupt address storage register 298</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD299" offset="0x000014AC" size="0x00000004">
                <gui_name language="ja">VAD299</gui_name>
                <description language="ja">Interrupt address storage register 299</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_VAD300" offset="0x000014B0" size="0x00000004">
                <gui_name language="ja">VAD300</gui_name>
                <description language="ja">Interrupt address storage register 300</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL256" offset="0x00001800" size="0x00000004">
                <gui_name language="ja">PRL256</gui_name>
                <description language="ja">Interrupt priority level storage register 256</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL257" offset="0x00001804" size="0x00000004">
                <gui_name language="ja">PRL257</gui_name>
                <description language="ja">Interrupt priority level storage register 257</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL258" offset="0x00001808" size="0x00000004">
                <gui_name language="ja">PRL258</gui_name>
                <description language="ja">Interrupt priority level storage register 258</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL259" offset="0x0000180C" size="0x00000004">
                <gui_name language="ja">PRL259</gui_name>
                <description language="ja">Interrupt priority level storage register 259</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL260" offset="0x00001810" size="0x00000004">
                <gui_name language="ja">PRL260</gui_name>
                <description language="ja">Interrupt priority level storage register 260</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL261" offset="0x00001814" size="0x00000004">
                <gui_name language="ja">PRL261</gui_name>
                <description language="ja">Interrupt priority level storage register 261</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL262" offset="0x00001818" size="0x00000004">
                <gui_name language="ja">PRL262</gui_name>
                <description language="ja">Interrupt priority level storage register 262</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL263" offset="0x0000181C" size="0x00000004">
                <gui_name language="ja">PRL263</gui_name>
                <description language="ja">Interrupt priority level storage register 263</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL264" offset="0x00001820" size="0x00000004">
                <gui_name language="ja">PRL264</gui_name>
                <description language="ja">Interrupt priority level storage register 264</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL265" offset="0x00001824" size="0x00000004">
                <gui_name language="ja">PRL265</gui_name>
                <description language="ja">Interrupt priority level storage register 265</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL266" offset="0x00001828" size="0x00000004">
                <gui_name language="ja">PRL266</gui_name>
                <description language="ja">Interrupt priority level storage register 266</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL267" offset="0x0000182C" size="0x00000004">
                <gui_name language="ja">PRL267</gui_name>
                <description language="ja">Interrupt priority level storage register 267</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL268" offset="0x00001830" size="0x00000004">
                <gui_name language="ja">PRL268</gui_name>
                <description language="ja">Interrupt priority level storage register 268</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL269" offset="0x00001834" size="0x00000004">
                <gui_name language="ja">PRL269</gui_name>
                <description language="ja">Interrupt priority level storage register 269</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL270" offset="0x00001838" size="0x00000004">
                <gui_name language="ja">PRL270</gui_name>
                <description language="ja">Interrupt priority level storage register 270</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL271" offset="0x0000183C" size="0x00000004">
                <gui_name language="ja">PRL271</gui_name>
                <description language="ja">Interrupt priority level storage register 271</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL272" offset="0x00001840" size="0x00000004">
                <gui_name language="ja">PRL272</gui_name>
                <description language="ja">Interrupt priority level storage register 272</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL273" offset="0x00001844" size="0x00000004">
                <gui_name language="ja">PRL273</gui_name>
                <description language="ja">Interrupt priority level storage register 273</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL274" offset="0x00001848" size="0x00000004">
                <gui_name language="ja">PRL274</gui_name>
                <description language="ja">Interrupt priority level storage register 274</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL275" offset="0x0000184C" size="0x00000004">
                <gui_name language="ja">PRL275</gui_name>
                <description language="ja">Interrupt priority level storage register 275</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL276" offset="0x00001850" size="0x00000004">
                <gui_name language="ja">PRL276</gui_name>
                <description language="ja">Interrupt priority level storage register 276</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL277" offset="0x00001854" size="0x00000004">
                <gui_name language="ja">PRL277</gui_name>
                <description language="ja">Interrupt priority level storage register 277</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL278" offset="0x00001858" size="0x00000004">
                <gui_name language="ja">PRL278</gui_name>
                <description language="ja">Interrupt priority level storage register 278</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL279" offset="0x0000185C" size="0x00000004">
                <gui_name language="ja">PRL279</gui_name>
                <description language="ja">Interrupt priority level storage register 279</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL280" offset="0x00001860" size="0x00000004">
                <gui_name language="ja">PRL280</gui_name>
                <description language="ja">Interrupt priority level storage register 280</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL281" offset="0x00001864" size="0x00000004">
                <gui_name language="ja">PRL281</gui_name>
                <description language="ja">Interrupt priority level storage register 281</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL282" offset="0x00001868" size="0x00000004">
                <gui_name language="ja">PRL282</gui_name>
                <description language="ja">Interrupt priority level storage register 282</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL283" offset="0x0000186C" size="0x00000004">
                <gui_name language="ja">PRL283</gui_name>
                <description language="ja">Interrupt priority level storage register 283</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL284" offset="0x00001870" size="0x00000004">
                <gui_name language="ja">PRL284</gui_name>
                <description language="ja">Interrupt priority level storage register 284</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL285" offset="0x00001874" size="0x00000004">
                <gui_name language="ja">PRL285</gui_name>
                <description language="ja">Interrupt priority level storage register 285</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL286" offset="0x00001878" size="0x00000004">
                <gui_name language="ja">PRL286</gui_name>
                <description language="ja">Interrupt priority level storage register 286</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL287" offset="0x0000187C" size="0x00000004">
                <gui_name language="ja">PRL287</gui_name>
                <description language="ja">Interrupt priority level storage register 287</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL288" offset="0x00001880" size="0x00000004">
                <gui_name language="ja">PRL288</gui_name>
                <description language="ja">Interrupt priority level storage register 288</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL289" offset="0x00001884" size="0x00000004">
                <gui_name language="ja">PRL289</gui_name>
                <description language="ja">Interrupt priority level storage register 289</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL290" offset="0x00001888" size="0x00000004">
                <gui_name language="ja">PRL290</gui_name>
                <description language="ja">Interrupt priority level storage register 290</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL291" offset="0x0000188C" size="0x00000004">
                <gui_name language="ja">PRL291</gui_name>
                <description language="ja">Interrupt priority level storage register 291</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL292" offset="0x00001890" size="0x00000004">
                <gui_name language="ja">PRL292</gui_name>
                <description language="ja">Interrupt priority level storage register 292</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL293" offset="0x00001894" size="0x00000004">
                <gui_name language="ja">PRL293</gui_name>
                <description language="ja">Interrupt priority level storage register 293</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL294" offset="0x00001898" size="0x00000004">
                <gui_name language="ja">PRL294</gui_name>
                <description language="ja">Interrupt priority level storage register 294</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL295" offset="0x0000189C" size="0x00000004">
                <gui_name language="ja">PRL295</gui_name>
                <description language="ja">Interrupt priority level storage register 295</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL296" offset="0x000018A0" size="0x00000004">
                <gui_name language="ja">PRL296</gui_name>
                <description language="ja">Interrupt priority level storage register 296</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL297" offset="0x000018A4" size="0x00000004">
                <gui_name language="ja">PRL297</gui_name>
                <description language="ja">Interrupt priority level storage register 297</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL298" offset="0x000018A8" size="0x00000004">
                <gui_name language="ja">PRL298</gui_name>
                <description language="ja">Interrupt priority level storage register 298</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL299" offset="0x000018AC" size="0x00000004">
                <gui_name language="ja">PRL299</gui_name>
                <description language="ja">Interrupt priority level storage register 299</description>
            </register>
            <register access="Read Write" base_addr="VIC" name="VIC_PRL300" offset="0x000018B0" size="0x00000004">
                <gui_name language="ja">PRL300</gui_name>
                <description language="ja">Interrupt priority level storage register 300</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="USBh" offset="0xA0040000">
            <gui_name language="ja">USBh</gui_name>
            <description language="ja">USB2.0 Host module</description>
            <register access="Read Only" base_addr="USBh" name="USBh_HcRevision" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">HcRevision</gui_name>
                <description language="ja">HcRevision register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcControl" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">HcControl</gui_name>
                <description language="ja">HcControl register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcCommandStatus" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">HcCommandStatus</gui_name>
                <description language="ja">HcCommandStatus register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcIntStatus" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">HcIntStatus</gui_name>
                <description language="ja">HcInterruptStatus register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcIntEnable" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">HcIntEnable</gui_name>
                <description language="ja">HcInterruptEnable register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcIntDisable" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">HcIntDisable</gui_name>
                <description language="ja">HcInterruptDisable register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcHCCA" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">HcHCCA</gui_name>
                <description language="ja">HcHCCA register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_HcPeriodCurED" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">HcPeriodCurED</gui_name>
                <description language="ja">HcPeriodCurrentED register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcContHeadED" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">HcContHeadED</gui_name>
                <description language="ja">HcControlHeadED register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcContCurrentED" offset="0x00000024" size="0x00000004">
                <gui_name language="ja">HcContCurrentED</gui_name>
                <description language="ja">HcControlCurrentED register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcBulkHeadED" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">HcBulkHeadED</gui_name>
                <description language="ja">HcBulkHeadED register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcBulkCurrentED" offset="0x0000002C" size="0x00000004">
                <gui_name language="ja">HcBulkCurrentED</gui_name>
                <description language="ja">HcBulkCurrentED register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_HcDoneHead" offset="0x00000030" size="0x00000004">
                <gui_name language="ja">HcDoneHead</gui_name>
                <description language="ja">HcDoneHead register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcFmInterval" offset="0x00000034" size="0x00000004">
                <gui_name language="ja">HcFmInterval</gui_name>
                <description language="ja">HcFmInterval register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_HcFmRemaining" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">HcFmRemaining</gui_name>
                <description language="ja">HcFmRemaining register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_HcFmNumber" offset="0x0000003C" size="0x00000004">
                <gui_name language="ja">HcFmNumber</gui_name>
                <description language="ja">HcFmNumber register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcPeriodicStart" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">HcPeriodicStart</gui_name>
                <description language="ja">HcPeriodicStart register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcLSThreshold" offset="0x00000044" size="0x00000004">
                <gui_name language="ja">HcLSThreshold</gui_name>
                <description language="ja">HcLSThreshold register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcRhDescriptorA" offset="0x00000048" size="0x00000004">
                <gui_name language="ja">HcRhDescriptorA</gui_name>
                <description language="ja">HcRhDescriptorA Register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcRhDescriptorB" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">HcRhDescriptorB</gui_name>
                <description language="ja">HcRhDescriptorB Register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcRhStatus_A" offset="0x00000050" size="0x00000004">
                <gui_name language="ja">HcRhStatus_A</gui_name>
                <description language="ja">HcRhStatus register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcRhStatus_B" offset="0x00000050" size="0x00000004">
                <gui_name language="ja">HcRhStatus_B</gui_name>
                <description language="ja">HcRhStatus register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcRhPortStatus1_A" offset="0x00000054" size="0x00000004">
                <gui_name language="ja">HcRhPortStatus1_A</gui_name>
                <description language="ja">HcRhPortStatus1 register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_HcRhPortStatus1_B" offset="0x00000054" size="0x00000004">
                <gui_name language="ja">HcRhPortStatus1_B</gui_name>
                <description language="ja">HcRhPortStatus1 register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_CAPL_VERSION" offset="0x00001000" size="0x00000004">
                <gui_name language="ja">CAPL_VERSION</gui_name>
                <description language="ja">HCIVERSION / CAPLENGTH register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_HCSPARAMS" offset="0x00001004" size="0x00000004">
                <gui_name language="ja">HCSPARAMS</gui_name>
                <description language="ja">HCSPARAMS register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_HCCPARAMS" offset="0x00001008" size="0x00000004">
                <gui_name language="ja">HCCPARAMS</gui_name>
                <description language="ja">HCCPARAMS register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_HCSP_PORTROUTE" offset="0x0000100C" size="0x00000004">
                <gui_name language="ja">HCSP_PORTROUTE</gui_name>
                <description language="ja">HCSP_PORTROUTE register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_USBCMD" offset="0x00001020" size="0x00000004">
                <gui_name language="ja">USBCMD</gui_name>
                <description language="ja">USBCMD register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_USBSTS" offset="0x00001024" size="0x00000004">
                <gui_name language="ja">USBSTS</gui_name>
                <description language="ja">USBSTS register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_USBINTR" offset="0x00001028" size="0x00000004">
                <gui_name language="ja">USBINTR</gui_name>
                <description language="ja">USBINTR register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_FRINDEX" offset="0x0000102C" size="0x00000004">
                <gui_name language="ja">FRINDEX</gui_name>
                <description language="ja">FRINDEX register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_CTRLDSSEGMENT" offset="0x00001030" size="0x00000004">
                <gui_name language="ja">CTRLDSSEGMENT</gui_name>
                <description language="ja">CTRLDSSEGMENT register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_PERIODICLIST" offset="0x00001034" size="0x00000004">
                <gui_name language="ja">PERIODICLIST</gui_name>
                <description language="ja">PERIODICLISTBASE register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_ASYNCLISTADDR" offset="0x00001038" size="0x00000004">
                <gui_name language="ja">ASYNCLISTADDR</gui_name>
                <description language="ja">ASYNCLISTADDR register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_CONFIGFLAG" offset="0x00001060" size="0x00000004">
                <gui_name language="ja">CONFIGFLAG</gui_name>
                <description language="ja">CONFIGFLAG register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_PORTSC1" offset="0x00001064" size="0x00000004">
                <gui_name language="ja">PORTSC1</gui_name>
                <description language="ja">PORTSC1 register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_VID_DID_O" offset="0x00010000" size="0x00000004">
                <gui_name language="ja">VID_DID_O</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_VID_DID_A" offset="0x00010000" size="0x00000004">
                <gui_name language="ja">VID_DID_A</gui_name>
                <description language="ja">PCI configuration register for AHB-PCI bridge</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_CMND_STS_O" offset="0x00010004" size="0x00000004">
                <gui_name language="ja">CMND_STS_O</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_CMND_STS_A" offset="0x00010004" size="0x00000004">
                <gui_name language="ja">CMND_STS_A</gui_name>
                <description language="ja">PCI configuration register for AHB-PCI bridge</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_REVID_CC_O" offset="0x00010008" size="0x00000004">
                <gui_name language="ja">REVID_CC_O</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_REVID_CC_A" offset="0x00010008" size="0x00000004">
                <gui_name language="ja">REVID_CC_A</gui_name>
                <description language="ja">PCI configuration register for AHB-PCI bridge</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_CLS_LT_HT_BIST_O" offset="0x0001000C" size="0x00000004">
                <gui_name language="ja">CLS_LT_HT_BIST_O</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_CLS_LT_HT_BIST_A" offset="0x0001000C" size="0x00000004">
                <gui_name language="ja">CLS_LT_HT_BIST_A</gui_name>
                <description language="ja">PCI configuration register for AHB-PCI bridge</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_BASEAD_O" offset="0x00010010" size="0x00000004">
                <gui_name language="ja">BASEAD_O</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_BASEAD_A" offset="0x00010010" size="0x00000004">
                <gui_name language="ja">BASEAD_A</gui_name>
                <description language="ja">PCI configuration register for AHB-PCI bridge</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_WIN1_BASEAD" offset="0x00010014" size="0x00000004">
                <gui_name language="ja">WIN1_BASEAD</gui_name>
                <description language="ja">PCI configuration register for AHB-PCI bridge</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_SSVID_SSID_O" offset="0x0001002C" size="0x00000004">
                <gui_name language="ja">SSVID_SSID_O</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_SSVID_SSID_A" offset="0x0001002C" size="0x00000004">
                <gui_name language="ja">SSVID_SSID_A</gui_name>
                <description language="ja">PCI configuration register for AHB-PCI bridge</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_EROM_BASEAD" offset="0x00010030" size="0x00000004">
                <gui_name language="ja">EROM_BASEAD</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_CAPPTR" offset="0x00010034" size="0x00000004">
                <gui_name language="ja">CAPPTR</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_INTR_LINE_PIN_O" offset="0x0001003C" size="0x00000004">
                <gui_name language="ja">INTR_LINE_PIN_O</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_INTR_LINE_PIN_A" offset="0x0001003C" size="0x00000004">
                <gui_name language="ja">INTR_LINE_PIN_A</gui_name>
                <description language="ja">PCI configuration register for AHB-PCI bridge</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_CAPID_NIP_PMCAP" offset="0x00010040" size="0x00000004">
                <gui_name language="ja">CAPID_NIP_PMCAP</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_PMC_STS_PMCSR" offset="0x00010044" size="0x00000004">
                <gui_name language="ja">PMC_STS_PMCSR</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_EXT1" offset="0x000100E0" size="0x00000004">
                <gui_name language="ja">EXT1</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_EXT2" offset="0x000100E4" size="0x00000004">
                <gui_name language="ja">EXT2</gui_name>
                <description language="ja">PCI configuration register for OHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_VID_DID_E" offset="0x00010100" size="0x00000004">
                <gui_name language="ja">VID_DID_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_CMND_STS_E" offset="0x00010104" size="0x00000004">
                <gui_name language="ja">CMND_STS_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_REVID_CC_E" offset="0x00010108" size="0x00000004">
                <gui_name language="ja">REVID_CC_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_CLS_LT_HT_BIST_E" offset="0x0001010C" size="0x00000004">
                <gui_name language="ja">CLS_LT_HT_BIST_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_BASEAD_E" offset="0x00010110" size="0x00000004">
                <gui_name language="ja">BASEAD_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_SSVID_SSID_E" offset="0x0001012C" size="0x00000004">
                <gui_name language="ja">SSVID_SSID_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_EROM_BASEAD_E" offset="0x00010130" size="0x00000004">
                <gui_name language="ja">EROM_BASEAD_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_CAPPTR_E" offset="0x00010134" size="0x00000004">
                <gui_name language="ja">CAPPTR_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_INTR_LINE_PIN_E" offset="0x0001013C" size="0x00000004">
                <gui_name language="ja">INTR_LINE_PIN_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_CAPID_NIP_PMCAP_E" offset="0x00010140" size="0x00000004">
                <gui_name language="ja">CAPID_NIP_PMCAP_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_PMC_STS_PMCSR_E" offset="0x00010144" size="0x00000004">
                <gui_name language="ja">PMC_STS_PMCSR_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_SBRN_FLADJ_PW" offset="0x00010160" size="0x00000004">
                <gui_name language="ja">SBRN_FLADJ_PW</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_EXT1_E" offset="0x000101E0" size="0x00000004">
                <gui_name language="ja">EXT1_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_EXT2_E" offset="0x000101E4" size="0x00000004">
                <gui_name language="ja">EXT2_E</gui_name>
                <description language="ja">PCI configuration register for EHCI</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_PCIAHB_WIN1_CTR" offset="0x00010800" size="0x00000004">
                <gui_name language="ja">PCIAHB_WIN1_CTR</gui_name>
                <description language="ja">PCIAHB_WIN1_CTR register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_AHBPCI_WIN1_CTR" offset="0x00010810" size="0x00000004">
                <gui_name language="ja">AHBPCI_WIN1_CTR</gui_name>
                <description language="ja">AHBPCI_WIN1_CTR register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_AHBPCI_WIN2_CTR" offset="0x00010814" size="0x00000004">
                <gui_name language="ja">AHBPCI_WIN2_CTR</gui_name>
                <description language="ja">AHBPCI_WIN2_CTR register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_PCI_INT_ENABLE" offset="0x00010820" size="0x00000004">
                <gui_name language="ja">PCI_INT_ENABLE</gui_name>
                <description language="ja">PCI_INT_ENABLE register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_PCI_INT_STATUS" offset="0x00010824" size="0x00000004">
                <gui_name language="ja">PCI_INT_STATUS</gui_name>
                <description language="ja">PCI_INT_STATUS register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_AHB_BUS_CTR" offset="0x00010830" size="0x00000004">
                <gui_name language="ja">AHB_BUS_CTR</gui_name>
                <description language="ja">AHB_BUS_CTR register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_USBCTR" offset="0x00010834" size="0x00000004">
                <gui_name language="ja">USBCTR</gui_name>
                <description language="ja">USBCTR register</description>
            </register>
            <register access="Read Write" base_addr="USBh" name="USBh_PCI_ARBITER_CTR" offset="0x00010840" size="0x00000004">
                <gui_name language="ja">PCI_ARBITER_CTR</gui_name>
                <description language="ja">PCI_ARBITER_CTR register</description>
            </register>
            <register access="Read Only" base_addr="USBh" name="USBh_PCI_UNIT_REV" offset="0x00010848" size="0x00000004">
                <gui_name language="ja">PCI_UNIT_REV</gui_name>
                <description language="ja">PCI_UNIT_REV register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="USBf" offset="0xA0060000">
            <gui_name language="ja">USBf</gui_name>
            <description language="ja">USB2.0 Function module</description>
            <register access="Read Write" base_addr="USBf" name="USBf_SYSCFG0" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">SYSCFG0</gui_name>
                <description language="ja">System configuration control register 0</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_SYSCFG1" offset="0x00000002" size="0x00000002">
                <gui_name language="ja">SYSCFG1</gui_name>
                <description language="ja">System configuration control register 1</description>
            </register>
            <register access="Read Only" base_addr="USBf" name="USBf_SYSSTS0" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">SYSSTS0</gui_name>
                <description language="ja">System configuration status register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_DVSTCTR0" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">DVSTCTR0</gui_name>
                <description language="ja">Device control register 0</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_TESTMODE" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">TESTMODE</gui_name>
                <description language="ja">Test mode register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FBCFG" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">D0FBCFG</gui_name>
                <description language="ja">DMA0-FIFO bus configuration register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FBCFG" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">D1FBCFG</gui_name>
                <description language="ja">DMA1-FIFO bus configuration register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_CFIFO" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">CFIFO</gui_name>
                <description language="ja">CFIFO port register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFO" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">D0FIFO</gui_name>
                <description language="ja">D0FIFO port register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFO" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">D1FIFO</gui_name>
                <description language="ja">D1FIFO port register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_CFIFOSEL" offset="0x00000020" size="0x00000002">
                <gui_name language="ja">CFIFOSEL</gui_name>
                <description language="ja">CFIFO port select register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_CFIFOCTR" offset="0x00000022" size="0x00000002">
                <gui_name language="ja">CFIFOCTR</gui_name>
                <description language="ja">CFIFO port control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOSEL" offset="0x00000028" size="0x00000002">
                <gui_name language="ja">D0FIFOSEL</gui_name>
                <description language="ja">D0FIFO port select register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOCTR" offset="0x0000002A" size="0x00000002">
                <gui_name language="ja">D0FIFOCTR</gui_name>
                <description language="ja">D0FIFO port control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOSEL" offset="0x0000002C" size="0x00000002">
                <gui_name language="ja">D1FIFOSEL</gui_name>
                <description language="ja">D1FIFO port select register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOCTR" offset="0x0000002E" size="0x00000002">
                <gui_name language="ja">D1FIFOCTR</gui_name>
                <description language="ja">D1FIFO port control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_INTENB0" offset="0x00000030" size="0x00000002">
                <gui_name language="ja">INTENB0</gui_name>
                <description language="ja">Interrupt enable register 0</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_BRDYENB" offset="0x00000036" size="0x00000002">
                <gui_name language="ja">BRDYENB</gui_name>
                <description language="ja">BRDY interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_NRDYENB" offset="0x00000038" size="0x00000002">
                <gui_name language="ja">NRDYENB</gui_name>
                <description language="ja">NRDY interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_BEMPENB" offset="0x0000003A" size="0x00000002">
                <gui_name language="ja">BEMPENB</gui_name>
                <description language="ja">BEMP interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_SOFCFG" offset="0x0000003C" size="0x00000002">
                <gui_name language="ja">SOFCFG</gui_name>
                <description language="ja">SOF output configuration register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_INTSTS0" offset="0x00000040" size="0x00000002">
                <gui_name language="ja">INTSTS0</gui_name>
                <description language="ja">Interrupt status register 0</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_BRDYSTS" offset="0x00000046" size="0x00000002">
                <gui_name language="ja">BRDYSTS</gui_name>
                <description language="ja">BRDY interrupt status register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_NRDYSTS" offset="0x00000048" size="0x00000002">
                <gui_name language="ja">NRDYSTS</gui_name>
                <description language="ja">NRDY interrupt status register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_BEMPSTS" offset="0x0000004A" size="0x00000002">
                <gui_name language="ja">BEMPSTS</gui_name>
                <description language="ja">BEMP interrupt status register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_FRMNUM" offset="0x0000004C" size="0x00000002">
                <gui_name language="ja">FRMNUM</gui_name>
                <description language="ja">Frame number register</description>
            </register>
            <register access="Read Only" base_addr="USBf" name="USBf_UFRMNUM" offset="0x0000004E" size="0x00000002">
                <gui_name language="ja">UFRMNUM</gui_name>
                <description language="ja">Micro frame number register</description>
            </register>
            <register access="Read Only" base_addr="USBf" name="USBf_USBADDR" offset="0x00000050" size="0x00000002">
                <gui_name language="ja">USBADDR</gui_name>
                <description language="ja">USB address register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_USBREQ" offset="0x00000054" size="0x00000002">
                <gui_name language="ja">USBREQ</gui_name>
                <description language="ja">USB request type register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_USBVAL" offset="0x00000056" size="0x00000002">
                <gui_name language="ja">USBVAL</gui_name>
                <description language="ja">USB request value register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_USBINDX" offset="0x00000058" size="0x00000002">
                <gui_name language="ja">USBINDX</gui_name>
                <description language="ja">USB request index register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_USBLENG" offset="0x0000005A" size="0x00000002">
                <gui_name language="ja">USBLENG</gui_name>
                <description language="ja">USB request length register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_DCPCFG" offset="0x0000005C" size="0x00000002">
                <gui_name language="ja">DCPCFG</gui_name>
                <description language="ja">DCP configuration register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_DCPMAXP" offset="0x0000005E" size="0x00000002">
                <gui_name language="ja">DCPMAXP</gui_name>
                <description language="ja">DCP max packet size register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_DCPCTR" offset="0x00000060" size="0x00000002">
                <gui_name language="ja">DCPCTR</gui_name>
                <description language="ja">DCP control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPESEL" offset="0x00000064" size="0x00000002">
                <gui_name language="ja">PIPESEL</gui_name>
                <description language="ja">Pipe window select register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPECFG" offset="0x00000068" size="0x00000002">
                <gui_name language="ja">PIPECFG</gui_name>
                <description language="ja">Pipe configuration register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPEBUF" offset="0x0000006A" size="0x00000002">
                <gui_name language="ja">PIPEBUF</gui_name>
                <description language="ja">Pipe buffer specification register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPEMAXP" offset="0x0000006C" size="0x00000002">
                <gui_name language="ja">PIPEMAXP</gui_name>
                <description language="ja">Pipe max packet size register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPEPERI" offset="0x0000006E" size="0x00000002">
                <gui_name language="ja">PIPEPERI</gui_name>
                <description language="ja">Pipe cycle control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE1CTR" offset="0x00000070" size="0x00000002">
                <gui_name language="ja">PIPE1CTR</gui_name>
                <description language="ja">PIPE1 control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE2CTR" offset="0x00000072" size="0x00000002">
                <gui_name language="ja">PIPE2CTR</gui_name>
                <description language="ja">PIPE2 control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE3CTR" offset="0x00000074" size="0x00000002">
                <gui_name language="ja">PIPE3CTR</gui_name>
                <description language="ja">PIPE3 control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE4CTR" offset="0x00000076" size="0x00000002">
                <gui_name language="ja">PIPE4CTR</gui_name>
                <description language="ja">PIPE4 control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE5CTR" offset="0x00000078" size="0x00000002">
                <gui_name language="ja">PIPE5CTR</gui_name>
                <description language="ja">PIPE5 control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE6CTR" offset="0x0000007A" size="0x00000002">
                <gui_name language="ja">PIPE6CTR</gui_name>
                <description language="ja">PIPE6 control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE7CTR" offset="0x0000007C" size="0x00000002">
                <gui_name language="ja">PIPE7CTR</gui_name>
                <description language="ja">PIPE7 control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE8CTR" offset="0x0000007E" size="0x00000002">
                <gui_name language="ja">PIPE8CTR</gui_name>
                <description language="ja">PIPE8 control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE9CTR" offset="0x00000080" size="0x00000002">
                <gui_name language="ja">PIPE9CTR</gui_name>
                <description language="ja">PIPE9 control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE1TRE" offset="0x00000090" size="0x00000002">
                <gui_name language="ja">PIPE1TRE</gui_name>
                <description language="ja">PIPE1 transaction counter enable register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE1TRN" offset="0x00000092" size="0x00000002">
                <gui_name language="ja">PIPE1TRN</gui_name>
                <description language="ja">PIPE1 transaction counter register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE2TRE" offset="0x00000094" size="0x00000002">
                <gui_name language="ja">PIPE2TRE</gui_name>
                <description language="ja">PIPE2 transaction counter enable register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE2TRN" offset="0x00000096" size="0x00000002">
                <gui_name language="ja">PIPE2TRN</gui_name>
                <description language="ja">PIPE2 transaction counter register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE3TRE" offset="0x00000098" size="0x00000002">
                <gui_name language="ja">PIPE3TRE</gui_name>
                <description language="ja">PIPE3 transaction counter enable register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE3TRN" offset="0x0000009A" size="0x00000002">
                <gui_name language="ja">PIPE3TRN</gui_name>
                <description language="ja">PIPE3 transaction counter register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE4TRE" offset="0x0000009C" size="0x00000002">
                <gui_name language="ja">PIPE4TRE</gui_name>
                <description language="ja">PIPE4 transaction counter enable register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE4TRN" offset="0x0000009E" size="0x00000002">
                <gui_name language="ja">PIPE4TRN</gui_name>
                <description language="ja">PIPE4 transaction counter register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE5TRE" offset="0x000000A0" size="0x00000002">
                <gui_name language="ja">PIPE5TRE</gui_name>
                <description language="ja">PIPE5 transaction counter enable register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PIPE5TRN" offset="0x000000A2" size="0x00000002">
                <gui_name language="ja">PIPE5TRN</gui_name>
                <description language="ja">PIPE5 transaction counter register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_LPCTRL" offset="0x00000100" size="0x00000002">
                <gui_name language="ja">LPCTRL</gui_name>
                <description language="ja">Low-power control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_LPSTS" offset="0x00000102" size="0x00000002">
                <gui_name language="ja">LPSTS</gui_name>
                <description language="ja">Low-power status register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PHYFUNCTR" offset="0x00000104" size="0x00000002">
                <gui_name language="ja">PHYFUNCTR</gui_name>
                <description language="ja">PHY function control register</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOB0" offset="0x00000160" size="0x00000004">
                <gui_name language="ja">D0FIFOB0</gui_name>
                <description language="ja">D0FIFO continuous transfer port register 0</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOB1" offset="0x00000164" size="0x00000004">
                <gui_name language="ja">D0FIFOB1</gui_name>
                <description language="ja">D0FIFO continuous transfer port register 1</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOB2" offset="0x00000168" size="0x00000004">
                <gui_name language="ja">D0FIFOB2</gui_name>
                <description language="ja">D0FIFO continuous transfer port register 2</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOB3" offset="0x0000016C" size="0x00000004">
                <gui_name language="ja">D0FIFOB3</gui_name>
                <description language="ja">D0FIFO continuous transfer port register 3</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOB4" offset="0x00000170" size="0x00000004">
                <gui_name language="ja">D0FIFOB4</gui_name>
                <description language="ja">D0FIFO continuous transfer port register 4</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOB5" offset="0x00000174" size="0x00000004">
                <gui_name language="ja">D0FIFOB5</gui_name>
                <description language="ja">D0FIFO continuous transfer port register 5</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOB6" offset="0x00000178" size="0x00000004">
                <gui_name language="ja">D0FIFOB6</gui_name>
                <description language="ja">D0FIFO continuous transfer port register 6</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D0FIFOB7" offset="0x0000017C" size="0x00000004">
                <gui_name language="ja">D0FIFOB7</gui_name>
                <description language="ja">D0FIFO continuous transfer port register 7</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOB0" offset="0x00000180" size="0x00000004">
                <gui_name language="ja">D1FIFOB0</gui_name>
                <description language="ja">D1FIFO continuous transfer port register 0</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOB1" offset="0x00000184" size="0x00000004">
                <gui_name language="ja">D1FIFOB1</gui_name>
                <description language="ja">D1FIFO continuous transfer port register 1</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOB2" offset="0x00000188" size="0x00000004">
                <gui_name language="ja">D1FIFOB2</gui_name>
                <description language="ja">D1FIFO continuous transfer port register 2</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOB3" offset="0x0000018C" size="0x00000004">
                <gui_name language="ja">D1FIFOB3</gui_name>
                <description language="ja">D1FIFO continuous transfer port register 3</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOB4" offset="0x00000190" size="0x00000004">
                <gui_name language="ja">D1FIFOB4</gui_name>
                <description language="ja">D1FIFO continuous transfer port register 4</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOB5" offset="0x00000194" size="0x00000004">
                <gui_name language="ja">D1FIFOB5</gui_name>
                <description language="ja">D1FIFO continuous transfer port register 5</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOB6" offset="0x00000198" size="0x00000004">
                <gui_name language="ja">D1FIFOB6</gui_name>
                <description language="ja">D1FIFO continuous transfer port register 6</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_D1FIFOB7" offset="0x0000019C" size="0x00000004">
                <gui_name language="ja">D1FIFOB7</gui_name>
                <description language="ja">D1FIFO continuous transfer port register 7</description>
            </register>
            <register access="Read Write" base_addr="USBf" name="USBf_PHYSET1" offset="0x000001A0" size="0x00000002">
                <gui_name language="ja">PHYSET1</gui_name>
                <description language="ja">PHY configuration register 1</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="DMA0" offset="0xA0062000">
            <gui_name language="ja">DMA</gui_name>
            <description language="ja">Direct memory access controller 0</description>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_0_N" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_0_N</gui_name>
                <description language="ja">Next 0 source address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_0_W" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_0_W</gui_name>
                <description language="ja">Next 0 source address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_0" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_0</gui_name>
                <description language="ja">Next 0 destination address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_0" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_0</gui_name>
                <description language="ja">Next 0 transaction byte register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_0_N" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_0_N</gui_name>
                <description language="ja">Next 1 source address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_0_W" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_0_W</gui_name>
                <description language="ja">Next 1 source address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_0" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_0</gui_name>
                <description language="ja">Next 1 destination address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_0" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_0</gui_name>
                <description language="ja">Next 1 transaction byte register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_0" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_0</gui_name>
                <description language="ja">Current source address register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_0" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_0</gui_name>
                <description language="ja">Current destination address register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_0" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_0</gui_name>
                <description language="ja">Current transaction byte register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_0" offset="0x00000024" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_0</gui_name>
                <description language="ja">Channel status register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_0" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_0</gui_name>
                <description language="ja">Channel control register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_0" offset="0x0000002C" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_0</gui_name>
                <description language="ja">Channel configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_0" offset="0x00000030" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_0</gui_name>
                <description language="ja">Channel interval register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_0" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_0</gui_name>
                <description language="ja">Next link address register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_0" offset="0x0000003C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_0</gui_name>
                <description language="ja">Current link address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_1_N" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_1_N</gui_name>
                <description language="ja">Next 0 source address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_1_W" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_1_W</gui_name>
                <description language="ja">Next 0 source address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_1" offset="0x00000044" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_1</gui_name>
                <description language="ja">Next 0 destination address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_1" offset="0x00000048" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_1</gui_name>
                <description language="ja">Next 0 transaction byte register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_1_N" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_1_N</gui_name>
                <description language="ja">Next 1 source address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_1_W" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_1_W</gui_name>
                <description language="ja">Next 1 source address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_1" offset="0x00000050" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_1</gui_name>
                <description language="ja">Next 1 destination address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_1" offset="0x00000054" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_1</gui_name>
                <description language="ja">Next 1 transaction byte register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_1" offset="0x00000058" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_1</gui_name>
                <description language="ja">Current source address register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_1" offset="0x0000005C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_1</gui_name>
                <description language="ja">Current destination address register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_1" offset="0x00000060" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_1</gui_name>
                <description language="ja">Current transaction byte register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_1" offset="0x00000064" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_1</gui_name>
                <description language="ja">Channel status register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_1" offset="0x00000068" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_1</gui_name>
                <description language="ja">Channel control register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_1" offset="0x0000006C" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_1</gui_name>
                <description language="ja">Channel configuration register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_1" offset="0x00000070" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_1</gui_name>
                <description language="ja">Channel interval register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_1" offset="0x00000078" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_1</gui_name>
                <description language="ja">Current link address register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_1" offset="0x0000007C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_1</gui_name>
                <description language="ja">Next link address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_2_N" offset="0x00000080" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_2_N</gui_name>
                <description language="ja">Next 0 source address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_2_W" offset="0x00000080" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_2_W</gui_name>
                <description language="ja">Next 0 source address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_2" offset="0x00000084" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_2</gui_name>
                <description language="ja">Next 0 destination address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_2" offset="0x00000088" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_2</gui_name>
                <description language="ja">Next 0 transaction byte register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_2_N" offset="0x0000008C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_2_N</gui_name>
                <description language="ja">Next 1 source address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_2_W" offset="0x0000008C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_2_W</gui_name>
                <description language="ja">Next 1 source address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_2" offset="0x00000090" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_2</gui_name>
                <description language="ja">Next 1 destination address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_2" offset="0x00000094" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_2</gui_name>
                <description language="ja">Next 1 transaction byte register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_2" offset="0x00000098" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_2</gui_name>
                <description language="ja">Current source address register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_2" offset="0x0000009C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_2</gui_name>
                <description language="ja">Current destination address register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_2" offset="0x000000A0" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_2</gui_name>
                <description language="ja">Current transaction byte register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_2" offset="0x000000A4" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_2</gui_name>
                <description language="ja">Channel status register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_2" offset="0x000000A8" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_2</gui_name>
                <description language="ja">Channel control register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_2" offset="0x000000AC" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_2</gui_name>
                <description language="ja">Channel configuration register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_2" offset="0x000000B0" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_2</gui_name>
                <description language="ja">Channel interval register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_2" offset="0x000000B8" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_2</gui_name>
                <description language="ja">Next link address register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_2" offset="0x000000BC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_2</gui_name>
                <description language="ja">Current link address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_3_N" offset="0x000000C0" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_3_N</gui_name>
                <description language="ja">Next 0 source address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_3_W" offset="0x000000C0" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_3_W</gui_name>
                <description language="ja">Next 0 source address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_3" offset="0x000000C4" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_3</gui_name>
                <description language="ja">Next 0 destination address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_3" offset="0x000000C8" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_3</gui_name>
                <description language="ja">Next 0 transaction byte register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_3_N" offset="0x000000CC" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_3_N</gui_name>
                <description language="ja">Next 1 source address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_3_W" offset="0x000000CC" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_3_W</gui_name>
                <description language="ja">Next 1 source address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_3" offset="0x000000D0" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_3</gui_name>
                <description language="ja">Next 1 destination address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_3" offset="0x000000D4" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_3</gui_name>
                <description language="ja">Next 1 transaction byte register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_3" offset="0x000000D8" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_3</gui_name>
                <description language="ja">Current source address register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_3" offset="0x000000DC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_3</gui_name>
                <description language="ja">Current destination address register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_3" offset="0x000000E0" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_3</gui_name>
                <description language="ja">Current transaction byte register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_3" offset="0x000000E4" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_3</gui_name>
                <description language="ja">Channel status register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_3" offset="0x000000E8" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_3</gui_name>
                <description language="ja">Channel control register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_3" offset="0x000000EC" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_3</gui_name>
                <description language="ja">Channel configuration register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_3" offset="0x000000F0" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_3</gui_name>
                <description language="ja">Channel interval register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_3" offset="0x000000F8" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_3</gui_name>
                <description language="ja">Next link address register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_3" offset="0x000000FC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_3</gui_name>
                <description language="ja">Current link address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_4_N" offset="0x00000100" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_4_N</gui_name>
                <description language="ja">Next 0 source address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_4_W" offset="0x00000100" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_4_W</gui_name>
                <description language="ja">Next 0 source address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_4" offset="0x00000104" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_4</gui_name>
                <description language="ja">Next 0 destination address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_4" offset="0x00000108" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_4</gui_name>
                <description language="ja">Next 0 transaction byte register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_4_N" offset="0x0000010C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_4_N</gui_name>
                <description language="ja">Next 1 source address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_4_W" offset="0x0000010C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_4_W</gui_name>
                <description language="ja">Next 1 source address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_4" offset="0x00000110" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_4</gui_name>
                <description language="ja">Next 1 destination address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_4" offset="0x00000114" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_4</gui_name>
                <description language="ja">Next 1 transaction byte register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_4" offset="0x00000118" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_4</gui_name>
                <description language="ja">Current source address register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_4" offset="0x0000011C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_4</gui_name>
                <description language="ja">Current destination address register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_4" offset="0x00000120" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_4</gui_name>
                <description language="ja">Current transaction byte register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_4" offset="0x00000124" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_4</gui_name>
                <description language="ja">Channel status register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_4" offset="0x00000128" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_4</gui_name>
                <description language="ja">Channel control register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_4" offset="0x0000012C" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_4</gui_name>
                <description language="ja">Channel configuration register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_4" offset="0x00000130" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_4</gui_name>
                <description language="ja">Channel interval register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_4" offset="0x00000138" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_4</gui_name>
                <description language="ja">Next link address register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_4" offset="0x0000013C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_4</gui_name>
                <description language="ja">Current link address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_5_N" offset="0x00000140" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_5_N</gui_name>
                <description language="ja">Next 0 source address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_5_W" offset="0x00000140" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_5_W</gui_name>
                <description language="ja">Next 0 source address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_5" offset="0x00000144" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_5</gui_name>
                <description language="ja">Next 0 destination address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_5" offset="0x00000148" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_5</gui_name>
                <description language="ja">Next 0 transaction byte register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_5_N" offset="0x0000014C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_5_N</gui_name>
                <description language="ja">Next 1 source address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_5_W" offset="0x0000014C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_5_W</gui_name>
                <description language="ja">Next 1 source address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_5" offset="0x00000150" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_5</gui_name>
                <description language="ja">Next 1 destination address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_5" offset="0x00000154" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_5</gui_name>
                <description language="ja">Next 1 transaction byte register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_5" offset="0x00000158" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_5</gui_name>
                <description language="ja">Current source address register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_5" offset="0x0000015C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_5</gui_name>
                <description language="ja">Current destination address register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_5" offset="0x00000160" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_5</gui_name>
                <description language="ja">Current transaction byte register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_5" offset="0x00000164" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_5</gui_name>
                <description language="ja">Channel status register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_5" offset="0x00000168" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_5</gui_name>
                <description language="ja">Channel control register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_5" offset="0x0000016C" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_5</gui_name>
                <description language="ja">Channel configuration register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_5" offset="0x00000170" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_5</gui_name>
                <description language="ja">Channel interval register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_5" offset="0x00000178" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_5</gui_name>
                <description language="ja">Next link address register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_5" offset="0x0000017C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_5</gui_name>
                <description language="ja">Current link address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_6_N" offset="0x00000180" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_6_N</gui_name>
                <description language="ja">Next 0 source address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_6_W" offset="0x00000180" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_6_W</gui_name>
                <description language="ja">Next 0 source address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_6" offset="0x00000184" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_6</gui_name>
                <description language="ja">Next 0 destination address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_6" offset="0x00000188" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_6</gui_name>
                <description language="ja">Next 0 transaction byte register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_6_N" offset="0x0000018C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_6_N</gui_name>
                <description language="ja">Next 1 source address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_6_W" offset="0x0000018C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_6_W</gui_name>
                <description language="ja">Next 1 source address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_6" offset="0x00000190" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_6</gui_name>
                <description language="ja">Next 1 destination address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_6" offset="0x00000194" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_6</gui_name>
                <description language="ja">Next 1 transaction byte register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_6" offset="0x00000198" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_6</gui_name>
                <description language="ja">Current source address register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_6" offset="0x0000019C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_6</gui_name>
                <description language="ja">Current destination address register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_6" offset="0x000001A0" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_6</gui_name>
                <description language="ja">Current transaction byte register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_6" offset="0x000001A4" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_6</gui_name>
                <description language="ja">Channel status register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_6" offset="0x000001A8" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_6</gui_name>
                <description language="ja">Channel control register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_6" offset="0x000001AC" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_6</gui_name>
                <description language="ja">Channel configuration register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_6" offset="0x000001B0" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_6</gui_name>
                <description language="ja">Channel interval register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_6" offset="0x000001B8" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_6</gui_name>
                <description language="ja">Next link address register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_6" offset="0x000001BC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_6</gui_name>
                <description language="ja">Current link address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_7_N" offset="0x000001C0" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_7_N</gui_name>
                <description language="ja">Next 0 source address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_7_W" offset="0x000001C0" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_7_W</gui_name>
                <description language="ja">Next 0 source address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_7" offset="0x000001C4" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_7</gui_name>
                <description language="ja">Next 0 destination address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_7" offset="0x000001C8" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_7</gui_name>
                <description language="ja">Next 0 transaction byte register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_7_N" offset="0x000001CC" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_7_N</gui_name>
                <description language="ja">Next 1 source address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_7_W" offset="0x000001CC" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_7_W</gui_name>
                <description language="ja">Next 1 source address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_7" offset="0x000001D0" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_7</gui_name>
                <description language="ja">Next 1 destination address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_7" offset="0x000001D4" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_7</gui_name>
                <description language="ja">Next 1 transaction byte register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_7" offset="0x000001D8" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_7</gui_name>
                <description language="ja">Current source address register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_7" offset="0x000001DC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_7</gui_name>
                <description language="ja">Current destination address register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_7" offset="0x000001E0" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_7</gui_name>
                <description language="ja">Current transaction byte register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_7" offset="0x000001E4" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_7</gui_name>
                <description language="ja">Channel status register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_7" offset="0x000001E8" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_7</gui_name>
                <description language="ja">Channel control register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_7" offset="0x000001EC" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_7</gui_name>
                <description language="ja">Channel configuration register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_7" offset="0x000001F0" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_7</gui_name>
                <description language="ja">Channel interval register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_7" offset="0x000001F8" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_7</gui_name>
                <description language="ja">Next link address register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_7" offset="0x000001FC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_7</gui_name>
                <description language="ja">Current link address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_0" offset="0x00000200" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_0</gui_name>
                <description language="ja">Source continuous register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_0" offset="0x00000204" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_0</gui_name>
                <description language="ja">Source skip register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_0" offset="0x00000208" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_0</gui_name>
                <description language="ja">Destination continuous register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_0" offset="0x0000020C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_0</gui_name>
                <description language="ja">Destination skip register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_1" offset="0x00000220" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_1</gui_name>
                <description language="ja">Source continuous register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_1" offset="0x00000224" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_1</gui_name>
                <description language="ja">Source skip register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_1" offset="0x00000228" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_1</gui_name>
                <description language="ja">Destination continuous register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_1" offset="0x0000022C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_1</gui_name>
                <description language="ja">Destination skip register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_2" offset="0x00000240" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_2</gui_name>
                <description language="ja">Source continuous register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_2" offset="0x00000244" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_2</gui_name>
                <description language="ja">Source skip register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_2" offset="0x00000248" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_2</gui_name>
                <description language="ja">Destination continuous register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_2" offset="0x0000024C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_2</gui_name>
                <description language="ja">Destination skip register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_3" offset="0x00000260" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_3</gui_name>
                <description language="ja">Source continuous register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_3" offset="0x00000264" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_3</gui_name>
                <description language="ja">Source skip register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_3" offset="0x00000268" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_3</gui_name>
                <description language="ja">Destination continuous register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_3" offset="0x0000026C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_3</gui_name>
                <description language="ja">Destination skip register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_4" offset="0x00000280" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_4</gui_name>
                <description language="ja">Source continuous register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_4" offset="0x00000284" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_4</gui_name>
                <description language="ja">Source skip register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_4" offset="0x00000288" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_4</gui_name>
                <description language="ja">Destination continuous register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_4" offset="0x0000028C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_4</gui_name>
                <description language="ja">Destination skip register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_5" offset="0x000002A0" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_5</gui_name>
                <description language="ja">Source continuous register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_5" offset="0x000002A4" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_5</gui_name>
                <description language="ja">Source skip register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_5" offset="0x000002A8" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_5</gui_name>
                <description language="ja">Destination continuous register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_5" offset="0x000002AC" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_5</gui_name>
                <description language="ja">Destination skip register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_6" offset="0x000002C0" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_6</gui_name>
                <description language="ja">Source continuous register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_6" offset="0x000002C4" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_6</gui_name>
                <description language="ja">Source skip register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_6" offset="0x000002C8" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_6</gui_name>
                <description language="ja">Destination continuous register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_6" offset="0x000002CC" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_6</gui_name>
                <description language="ja">Destination skip register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_7" offset="0x000002E0" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_7</gui_name>
                <description language="ja">Source continuous register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_7" offset="0x000002E4" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_7</gui_name>
                <description language="ja">Source skip register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_7" offset="0x000002E8" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_7</gui_name>
                <description language="ja">Destination continuous register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_7" offset="0x000002EC" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_7</gui_name>
                <description language="ja">Destination skip register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCTRL_A" offset="0x00000300" size="0x00000004">
                <gui_name language="ja">DMAC0_DCTRL_A</gui_name>
                <description language="ja">DMA control register A</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSCITVL_A" offset="0x00000304" size="0x00000004">
                <gui_name language="ja">DMAC0_DSCITVL_A</gui_name>
                <description language="ja">Descriptor interval register A</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_DST_EN_A" offset="0x00000310" size="0x00000004">
                <gui_name language="ja">DMAC0_DST_EN_A</gui_name>
                <description language="ja">DMA status EN register A</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_DST_ER_A" offset="0x00000314" size="0x00000004">
                <gui_name language="ja">DMAC0_DST_ER_A</gui_name>
                <description language="ja">DMA status ER register A</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_DST_END_A" offset="0x00000318" size="0x00000004">
                <gui_name language="ja">DMAC0_DST_END_A</gui_name>
                <description language="ja">DMA status END register A</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_DST_SUS_A" offset="0x00000320" size="0x00000004">
                <gui_name language="ja">DMAC0_DST_SUS_A</gui_name>
                <description language="ja">DMA status SUS register A</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_8_N" offset="0x00000400" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_8_N</gui_name>
                <description language="ja">Next 0 source address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_8_W" offset="0x00000400" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_8_W</gui_name>
                <description language="ja">Next 0 source address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_8" offset="0x00000404" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_8</gui_name>
                <description language="ja">Next 0 destination address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_8" offset="0x00000408" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_8</gui_name>
                <description language="ja">Next 0 transaction byte register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_8_N" offset="0x0000040C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_8_N</gui_name>
                <description language="ja">Next 1 source address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_8_W" offset="0x0000040C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_8_W</gui_name>
                <description language="ja">Next 1 source address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_8" offset="0x00000410" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_8</gui_name>
                <description language="ja">Next 1 destination address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_8" offset="0x00000414" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_8</gui_name>
                <description language="ja">Next 1 transaction byte register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_8" offset="0x00000418" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_8</gui_name>
                <description language="ja">Current source address register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_8" offset="0x0000041C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_8</gui_name>
                <description language="ja">Current destination address register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_8" offset="0x00000420" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_8</gui_name>
                <description language="ja">Current transaction byte register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_8" offset="0x00000424" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_8</gui_name>
                <description language="ja">Channel status register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_8" offset="0x00000428" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_8</gui_name>
                <description language="ja">Channel control register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_8" offset="0x0000042C" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_8</gui_name>
                <description language="ja">Channel configuration register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_8" offset="0x00000430" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_8</gui_name>
                <description language="ja">Channel interval register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_8" offset="0x00000438" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_8</gui_name>
                <description language="ja">Next link address register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_8" offset="0x0000043C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_8</gui_name>
                <description language="ja">Current link address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_9_N" offset="0x00000440" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_9_N</gui_name>
                <description language="ja">Next 0 source address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_9_W" offset="0x00000440" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_9_W</gui_name>
                <description language="ja">Next 0 source address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_9" offset="0x00000444" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_9</gui_name>
                <description language="ja">Next 0 destination address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_9" offset="0x00000448" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_9</gui_name>
                <description language="ja">Next 0 transaction byte register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_9_N" offset="0x0000044C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_9_N</gui_name>
                <description language="ja">Next 1 source address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_9_W" offset="0x0000044C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_9_W</gui_name>
                <description language="ja">Next 1 source address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_9" offset="0x00000450" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_9</gui_name>
                <description language="ja">Next 1 destination address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_9" offset="0x00000454" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_9</gui_name>
                <description language="ja">Next 1 transaction byte register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_9" offset="0x00000458" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_9</gui_name>
                <description language="ja">Current source address register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_9" offset="0x0000045C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_9</gui_name>
                <description language="ja">Current destination address register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_9" offset="0x00000460" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_9</gui_name>
                <description language="ja">Current transaction byte register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_9" offset="0x00000464" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_9</gui_name>
                <description language="ja">Channel status register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_9" offset="0x00000468" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_9</gui_name>
                <description language="ja">Channel control register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_9" offset="0x0000046C" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_9</gui_name>
                <description language="ja">Channel configuration register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_9" offset="0x00000470" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_9</gui_name>
                <description language="ja">Channel interval register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_9" offset="0x00000478" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_9</gui_name>
                <description language="ja">Next link address register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_9" offset="0x0000047C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_9</gui_name>
                <description language="ja">Current link address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_10_N" offset="0x00000480" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_10_N</gui_name>
                <description language="ja">Next 0 source address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_10_W" offset="0x00000480" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_10_W</gui_name>
                <description language="ja">Next 0 source address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_10" offset="0x00000484" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_10</gui_name>
                <description language="ja">Next 0 destination address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_10" offset="0x00000488" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_10</gui_name>
                <description language="ja">Next 0 transaction byte register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_10_N" offset="0x0000048C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_10_N</gui_name>
                <description language="ja">Next 1 source address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_10_W" offset="0x0000048C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_10_W</gui_name>
                <description language="ja">Next 1 source address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_10" offset="0x00000490" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_10</gui_name>
                <description language="ja">Next 1 destination address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_10" offset="0x00000494" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_10</gui_name>
                <description language="ja">Next 1 transaction byte register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_10" offset="0x00000498" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_10</gui_name>
                <description language="ja">Current source address register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_10" offset="0x0000049C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_10</gui_name>
                <description language="ja">Current destination address register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_10" offset="0x000004A0" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_10</gui_name>
                <description language="ja">Current transaction byte register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_10" offset="0x000004A4" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_10</gui_name>
                <description language="ja">Channel status register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_10" offset="0x000004A8" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_10</gui_name>
                <description language="ja">Channel control register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_10" offset="0x000004AC" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_10</gui_name>
                <description language="ja">Channel configuration register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_10" offset="0x000004B0" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_10</gui_name>
                <description language="ja">Channel interval register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_10" offset="0x000004B8" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_10</gui_name>
                <description language="ja">Next link address register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_10" offset="0x000004BC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_10</gui_name>
                <description language="ja">Current link address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_11_N" offset="0x000004C0" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_11_N</gui_name>
                <description language="ja">Next 0 source address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_11_W" offset="0x000004C0" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_11_W</gui_name>
                <description language="ja">Next 0 source address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_11" offset="0x000004C4" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_11</gui_name>
                <description language="ja">Next 0 destination address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_11" offset="0x000004C8" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_11</gui_name>
                <description language="ja">Next 0 transaction byte register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_11_N" offset="0x000004CC" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_11_N</gui_name>
                <description language="ja">Next 1 source address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_11_W" offset="0x000004CC" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_11_W</gui_name>
                <description language="ja">Next 1 source address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_11" offset="0x000004D0" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_11</gui_name>
                <description language="ja">Next 1 destination address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_11" offset="0x000004D4" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_11</gui_name>
                <description language="ja">Next 1 transaction byte register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_11" offset="0x000004D8" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_11</gui_name>
                <description language="ja">Current source address register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_11" offset="0x000004DC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_11</gui_name>
                <description language="ja">Current destination address register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_11" offset="0x000004E0" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_11</gui_name>
                <description language="ja">Current transaction byte register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_11" offset="0x000004E4" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_11</gui_name>
                <description language="ja">Channel status register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_11" offset="0x000004E8" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_11</gui_name>
                <description language="ja">Channel control register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_11" offset="0x000004EC" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_11</gui_name>
                <description language="ja">Channel configuration register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_11" offset="0x000004F0" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_11</gui_name>
                <description language="ja">Channel interval register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_11" offset="0x000004F8" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_11</gui_name>
                <description language="ja">Next link address register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_11" offset="0x000004FC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_11</gui_name>
                <description language="ja">Current link address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_12_N" offset="0x00000500" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_12_N</gui_name>
                <description language="ja">Next 0 source address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_12_W" offset="0x00000500" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_12_W</gui_name>
                <description language="ja">Next 0 source address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_12" offset="0x00000504" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_12</gui_name>
                <description language="ja">Next 0 destination address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_12" offset="0x00000508" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_12</gui_name>
                <description language="ja">Next 0 transaction byte register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_12_N" offset="0x0000050C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_12_N</gui_name>
                <description language="ja">Next 1 source address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_12_W" offset="0x0000050C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_12_W</gui_name>
                <description language="ja">Next 1 source address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_12" offset="0x00000510" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_12</gui_name>
                <description language="ja">Next 1 destination address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_12" offset="0x00000514" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_12</gui_name>
                <description language="ja">Next 1 transaction byte register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_12" offset="0x00000518" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_12</gui_name>
                <description language="ja">Current source address register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_12" offset="0x0000051C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_12</gui_name>
                <description language="ja">Current destination address register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_12" offset="0x00000520" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_12</gui_name>
                <description language="ja">Current transaction byte register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_12" offset="0x00000524" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_12</gui_name>
                <description language="ja">Channel status register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_12" offset="0x00000528" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_12</gui_name>
                <description language="ja">Channel control register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_12" offset="0x0000052C" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_12</gui_name>
                <description language="ja">Channel configuration register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_12" offset="0x00000530" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_12</gui_name>
                <description language="ja">Channel interval register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_12" offset="0x00000538" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_12</gui_name>
                <description language="ja">Next link address register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_12" offset="0x0000053C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_12</gui_name>
                <description language="ja">Current link address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_13_N" offset="0x00000540" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_13_N</gui_name>
                <description language="ja">Next 0 source address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_13_W" offset="0x00000540" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_13_W</gui_name>
                <description language="ja">Next 0 source address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_13" offset="0x00000544" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_13</gui_name>
                <description language="ja">Next 0 destination address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_13" offset="0x00000548" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_13</gui_name>
                <description language="ja">Next 0 transaction byte register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_13_N" offset="0x0000054C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_13_N</gui_name>
                <description language="ja">Next 1 source address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_13_W" offset="0x0000054C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_13_W</gui_name>
                <description language="ja">Next 1 source address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_13" offset="0x00000550" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_13</gui_name>
                <description language="ja">Next 1 destination address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_13" offset="0x00000554" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_13</gui_name>
                <description language="ja">Next 1 transaction byte register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_13" offset="0x00000558" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_13</gui_name>
                <description language="ja">Current source address register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_13" offset="0x0000055C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_13</gui_name>
                <description language="ja">Current destination address register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_13" offset="0x00000560" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_13</gui_name>
                <description language="ja">Current transaction byte register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_13" offset="0x00000564" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_13</gui_name>
                <description language="ja">Channel status register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_13" offset="0x00000568" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_13</gui_name>
                <description language="ja">Channel control register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_13" offset="0x0000056C" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_13</gui_name>
                <description language="ja">Channel configuration register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_13" offset="0x00000570" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_13</gui_name>
                <description language="ja">Channel interval register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_13" offset="0x00000578" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_13</gui_name>
                <description language="ja">Next link address register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_13" offset="0x0000057C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_13</gui_name>
                <description language="ja">Current link address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_14_N" offset="0x00000580" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_14_N</gui_name>
                <description language="ja">Next 0 source address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_14_W" offset="0x00000580" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_14_W</gui_name>
                <description language="ja">Next 0 source address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_14" offset="0x00000584" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_14</gui_name>
                <description language="ja">Next 0 destination address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_14" offset="0x00000588" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_14</gui_name>
                <description language="ja">Next 0 transaction byte register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_14_N" offset="0x0000058C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_14_N</gui_name>
                <description language="ja">Next 1 source address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_14_W" offset="0x0000058C" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_14_W</gui_name>
                <description language="ja">Next 1 source address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_14" offset="0x00000590" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_14</gui_name>
                <description language="ja">Next 1 destination address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_14" offset="0x00000594" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_14</gui_name>
                <description language="ja">Next 1 transaction byte register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_14" offset="0x00000598" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_14</gui_name>
                <description language="ja">Current source address register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_14" offset="0x0000059C" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_14</gui_name>
                <description language="ja">Current destination address register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_14" offset="0x000005A0" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_14</gui_name>
                <description language="ja">Current transaction byte register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_14" offset="0x000005A4" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_14</gui_name>
                <description language="ja">Channel status register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_14" offset="0x000005A8" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_14</gui_name>
                <description language="ja">Channel control register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_14" offset="0x000005AC" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_14</gui_name>
                <description language="ja">Channel configuration register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_14" offset="0x000005B0" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_14</gui_name>
                <description language="ja">Channel interval register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_14" offset="0x000005B8" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_14</gui_name>
                <description language="ja">Next link address register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_14" offset="0x000005BC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_14</gui_name>
                <description language="ja">Current link address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_15_N" offset="0x000005C0" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_15_N</gui_name>
                <description language="ja">Next 0 source address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0SA_15_W" offset="0x000005C0" size="0x00000004">
                <gui_name language="ja">DMAC0_N0SA_15_W</gui_name>
                <description language="ja">Next 0 source address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0DA_15" offset="0x000005C4" size="0x00000004">
                <gui_name language="ja">DMAC0_N0DA_15</gui_name>
                <description language="ja">Next 0 destination address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N0TB_15" offset="0x000005C8" size="0x00000004">
                <gui_name language="ja">DMAC0_N0TB_15</gui_name>
                <description language="ja">Next 0 transaction byte register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_15_N" offset="0x000005CC" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_15_N</gui_name>
                <description language="ja">Next 1 source address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1SA_15_W" offset="0x000005CC" size="0x00000004">
                <gui_name language="ja">DMAC0_N1SA_15_W</gui_name>
                <description language="ja">Next 1 source address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1DA_15" offset="0x000005D0" size="0x00000004">
                <gui_name language="ja">DMAC0_N1DA_15</gui_name>
                <description language="ja">Next 1 destination address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_N1TB_15" offset="0x000005D4" size="0x00000004">
                <gui_name language="ja">DMAC0_N1TB_15</gui_name>
                <description language="ja">Next 1 transaction byte register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRSA_15" offset="0x000005D8" size="0x00000004">
                <gui_name language="ja">DMAC0_CRSA_15</gui_name>
                <description language="ja">Current source address register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRDA_15" offset="0x000005DC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRDA_15</gui_name>
                <description language="ja">Current destination address register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRTB_15" offset="0x000005E0" size="0x00000004">
                <gui_name language="ja">DMAC0_CRTB_15</gui_name>
                <description language="ja">Current transaction byte register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CHSTAT_15" offset="0x000005E4" size="0x00000004">
                <gui_name language="ja">DMAC0_CHSTAT_15</gui_name>
                <description language="ja">Channel status register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCTRL_15" offset="0x000005E8" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCTRL_15</gui_name>
                <description language="ja">Channel control register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHCFG_15" offset="0x000005EC" size="0x00000004">
                <gui_name language="ja">DMAC0_CHCFG_15</gui_name>
                <description language="ja">Channel configuration register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_CHITVL_15" offset="0x000005F0" size="0x00000004">
                <gui_name language="ja">DMAC0_CHITVL_15</gui_name>
                <description language="ja">Channel interval register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_NXLA_15" offset="0x000005F8" size="0x00000004">
                <gui_name language="ja">DMAC0_NXLA_15</gui_name>
                <description language="ja">Next link address register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_CRLA_15" offset="0x000005FC" size="0x00000004">
                <gui_name language="ja">DMAC0_CRLA_15</gui_name>
                <description language="ja">Current link address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_8" offset="0x00000600" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_8</gui_name>
                <description language="ja">Source continuous register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_8" offset="0x00000604" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_8</gui_name>
                <description language="ja">Source skip register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_8" offset="0x00000608" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_8</gui_name>
                <description language="ja">Destination continuous register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_8" offset="0x0000060C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_8</gui_name>
                <description language="ja">Destination skip register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_9" offset="0x00000620" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_9</gui_name>
                <description language="ja">Source continuous register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_9" offset="0x00000624" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_9</gui_name>
                <description language="ja">Source skip register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_9" offset="0x00000628" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_9</gui_name>
                <description language="ja">Destination continuous register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_9" offset="0x0000062C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_9</gui_name>
                <description language="ja">Destination skip register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_10" offset="0x00000640" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_10</gui_name>
                <description language="ja">Source continuous register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_10" offset="0x00000644" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_10</gui_name>
                <description language="ja">Source skip register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_10" offset="0x00000648" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_10</gui_name>
                <description language="ja">Destination continuous register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_10" offset="0x0000064C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_10</gui_name>
                <description language="ja">Destination skip register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_11" offset="0x00000660" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_11</gui_name>
                <description language="ja">Source continuous register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_11" offset="0x00000664" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_11</gui_name>
                <description language="ja">Source skip register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_11" offset="0x00000668" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_11</gui_name>
                <description language="ja">Destination continuous register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_11" offset="0x0000066C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_11</gui_name>
                <description language="ja">Destination skip register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_12" offset="0x00000680" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_12</gui_name>
                <description language="ja">Source continuous register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_12" offset="0x00000684" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_12</gui_name>
                <description language="ja">Source skip register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_12" offset="0x00000688" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_12</gui_name>
                <description language="ja">Destination continuous register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_12" offset="0x0000068C" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_12</gui_name>
                <description language="ja">Destination skip register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_13" offset="0x000006A0" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_13</gui_name>
                <description language="ja">Source continuous register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_13" offset="0x000006A4" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_13</gui_name>
                <description language="ja">Source skip register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_13" offset="0x000006A8" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_13</gui_name>
                <description language="ja">Destination continuous register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_13" offset="0x000006AC" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_13</gui_name>
                <description language="ja">Destination skip register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_14" offset="0x000006C0" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_14</gui_name>
                <description language="ja">Source continuous register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_14" offset="0x000006C4" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_14</gui_name>
                <description language="ja">Source skip register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_14" offset="0x000006C8" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_14</gui_name>
                <description language="ja">Destination continuous register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_14" offset="0x000006CC" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_14</gui_name>
                <description language="ja">Destination skip register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SCNT_15" offset="0x000006E0" size="0x00000004">
                <gui_name language="ja">DMAC0_SCNT_15</gui_name>
                <description language="ja">Source continuous register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_SSKP_15" offset="0x000006E4" size="0x00000004">
                <gui_name language="ja">DMAC0_SSKP_15</gui_name>
                <description language="ja">Source skip register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCNT_15" offset="0x000006E8" size="0x00000004">
                <gui_name language="ja">DMAC0_DCNT_15</gui_name>
                <description language="ja">Destination continuous register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSKP_15" offset="0x000006EC" size="0x00000004">
                <gui_name language="ja">DMAC0_DSKP_15</gui_name>
                <description language="ja">Destination skip register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DCTRL_B" offset="0x00000700" size="0x00000004">
                <gui_name language="ja">DMAC0_DCTRL_B</gui_name>
                <description language="ja">DMA control register B</description>
            </register>
            <register access="Read Write" base_addr="DMA0" name="DMA0_DMAC0_DSCITVL_B" offset="0x00000704" size="0x00000004">
                <gui_name language="ja">DMAC0_DSCITVL_B</gui_name>
                <description language="ja">Descriptor interval register B</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_DST_EN_B" offset="0x00000710" size="0x00000004">
                <gui_name language="ja">DMAC0_DST_EN_B</gui_name>
                <description language="ja">DMA status EN register B</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_DST_ER_B" offset="0x00000714" size="0x00000004">
                <gui_name language="ja">DMAC0_DST_ER_B</gui_name>
                <description language="ja">DMA status ER register B</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_DST_END_B" offset="0x00000718" size="0x00000004">
                <gui_name language="ja">DMAC0_DST_END_B</gui_name>
                <description language="ja">DMA status END register B</description>
            </register>
            <register access="Read Only" base_addr="DMA0" name="DMA0_DMAC0_DST_SUS_B" offset="0x00000720" size="0x00000004">
                <gui_name language="ja">DMAC0_DST_SUS_B</gui_name>
                <description language="ja">DMA status SUS register B</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="DMA1" offset="0xA0063000">
            <gui_name language="ja">DMA</gui_name>
            <description language="ja">Direct memory access controller 1</description>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_0_N" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_0_N</gui_name>
                <description language="ja">Next 0 source address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_0_W" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_0_W</gui_name>
                <description language="ja">Next 0 source address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_0" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_0</gui_name>
                <description language="ja">Next 0 destination address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_0" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_0</gui_name>
                <description language="ja">Next 0 transaction byte register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_0_N" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_0_N</gui_name>
                <description language="ja">Next 1 source address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_0_W" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_0_W</gui_name>
                <description language="ja">Next 1 source address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_0" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_0</gui_name>
                <description language="ja">Next 1 destination address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_0" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_0</gui_name>
                <description language="ja">Next 1 transaction byte register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_0" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_0</gui_name>
                <description language="ja">Current source address register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_0" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_0</gui_name>
                <description language="ja">Current destination address register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_0" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_0</gui_name>
                <description language="ja">Current transaction byte register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_0" offset="0x00000024" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_0</gui_name>
                <description language="ja">Channel status register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_0" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_0</gui_name>
                <description language="ja">Channel control register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_0" offset="0x0000002C" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_0</gui_name>
                <description language="ja">Channel configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_0" offset="0x00000030" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_0</gui_name>
                <description language="ja">Channel interval register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_0" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_0</gui_name>
                <description language="ja">Next link address register 0</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_0" offset="0x0000003C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_0</gui_name>
                <description language="ja">Current link address register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_1_N" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_1_N</gui_name>
                <description language="ja">Next 0 source address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_1_W" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_1_W</gui_name>
                <description language="ja">Next 0 source address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_1" offset="0x00000044" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_1</gui_name>
                <description language="ja">Next 0 destination address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_1" offset="0x00000048" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_1</gui_name>
                <description language="ja">Next 0 transaction byte register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_1_N" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_1_N</gui_name>
                <description language="ja">Next 1 source address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_1_W" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_1_W</gui_name>
                <description language="ja">Next 1 source address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_1" offset="0x00000050" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_1</gui_name>
                <description language="ja">Next 1 destination address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_1" offset="0x00000054" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_1</gui_name>
                <description language="ja">Next 1 transaction byte register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_1" offset="0x00000058" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_1</gui_name>
                <description language="ja">Current source address register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_1" offset="0x0000005C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_1</gui_name>
                <description language="ja">Current destination address register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_1" offset="0x00000060" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_1</gui_name>
                <description language="ja">Current transaction byte register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_1" offset="0x00000064" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_1</gui_name>
                <description language="ja">Channel status register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_1" offset="0x00000068" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_1</gui_name>
                <description language="ja">Channel control register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_1" offset="0x0000006C" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_1</gui_name>
                <description language="ja">Channel configuration register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_1" offset="0x00000070" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_1</gui_name>
                <description language="ja">Channel interval register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_1" offset="0x00000078" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_1</gui_name>
                <description language="ja">Next link address register 1</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_1" offset="0x0000007C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_1</gui_name>
                <description language="ja">Current link address register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_2_N" offset="0x00000080" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_2_N</gui_name>
                <description language="ja">Next 0 source address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_2_W" offset="0x00000080" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_2_W</gui_name>
                <description language="ja">Next 0 source address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_2" offset="0x00000084" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_2</gui_name>
                <description language="ja">Next 0 destination address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_2" offset="0x00000088" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_2</gui_name>
                <description language="ja">Next 0 transaction byte register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_2_N" offset="0x0000008C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_2_N</gui_name>
                <description language="ja">Next 1 source address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_2_W" offset="0x0000008C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_2_W</gui_name>
                <description language="ja">Next 1 source address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_2" offset="0x00000090" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_2</gui_name>
                <description language="ja">Next 1 destination address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_2" offset="0x00000094" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_2</gui_name>
                <description language="ja">Next 1 transaction byte register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_2" offset="0x00000098" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_2</gui_name>
                <description language="ja">Current source address register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_2" offset="0x0000009C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_2</gui_name>
                <description language="ja">Current destination address register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_2" offset="0x000000A0" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_2</gui_name>
                <description language="ja">Current transaction byte register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_2" offset="0x000000A4" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_2</gui_name>
                <description language="ja">Channel status register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_2" offset="0x000000A8" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_2</gui_name>
                <description language="ja">Channel control register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_2" offset="0x000000AC" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_2</gui_name>
                <description language="ja">Channel configuration register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_2" offset="0x000000B0" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_2</gui_name>
                <description language="ja">Channel interval register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_2" offset="0x000000B8" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_2</gui_name>
                <description language="ja">Next link address register 2</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_2" offset="0x000000BC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_2</gui_name>
                <description language="ja">Current link address register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_3_N" offset="0x000000C0" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_3_N</gui_name>
                <description language="ja">Next 0 source address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_3_W" offset="0x000000C0" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_3_W</gui_name>
                <description language="ja">Next 0 source address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_3" offset="0x000000C4" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_3</gui_name>
                <description language="ja">Next 0 destination address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_3" offset="0x000000C8" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_3</gui_name>
                <description language="ja">Next 0 transaction byte register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_3_N" offset="0x000000CC" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_3_N</gui_name>
                <description language="ja">Next 1 source address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_3_W" offset="0x000000CC" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_3_W</gui_name>
                <description language="ja">Next 1 source address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_3" offset="0x000000D0" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_3</gui_name>
                <description language="ja">Next 1 destination address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_3" offset="0x000000D4" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_3</gui_name>
                <description language="ja">Next 1 transaction byte register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_3" offset="0x000000D8" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_3</gui_name>
                <description language="ja">Current source address register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_3" offset="0x000000DC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_3</gui_name>
                <description language="ja">Current destination address register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_3" offset="0x000000E0" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_3</gui_name>
                <description language="ja">Current transaction byte register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_3" offset="0x000000E4" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_3</gui_name>
                <description language="ja">Channel status register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_3" offset="0x000000E8" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_3</gui_name>
                <description language="ja">Channel control register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_3" offset="0x000000EC" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_3</gui_name>
                <description language="ja">Channel configuration register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_3" offset="0x000000F0" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_3</gui_name>
                <description language="ja">Channel interval register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_3" offset="0x000000F8" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_3</gui_name>
                <description language="ja">Next link address register 3</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_3" offset="0x000000FC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_3</gui_name>
                <description language="ja">Current link address register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_4_N" offset="0x00000100" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_4_N</gui_name>
                <description language="ja">Next 0 source address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_4_W" offset="0x00000100" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_4_W</gui_name>
                <description language="ja">Next 0 source address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_4" offset="0x00000104" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_4</gui_name>
                <description language="ja">Next 0 destination address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_4" offset="0x00000108" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_4</gui_name>
                <description language="ja">Next 0 transaction byte register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_4_N" offset="0x0000010C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_4_N</gui_name>
                <description language="ja">Next 1 source address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_4_W" offset="0x0000010C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_4_W</gui_name>
                <description language="ja">Next 1 source address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_4" offset="0x00000110" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_4</gui_name>
                <description language="ja">Next 1 destination address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_4" offset="0x00000114" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_4</gui_name>
                <description language="ja">Next 1 transaction byte register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_4" offset="0x00000118" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_4</gui_name>
                <description language="ja">Current source address register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_4" offset="0x0000011C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_4</gui_name>
                <description language="ja">Current destination address register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_4" offset="0x00000120" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_4</gui_name>
                <description language="ja">Current transaction byte register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_4" offset="0x00000124" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_4</gui_name>
                <description language="ja">Channel status register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_4" offset="0x00000128" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_4</gui_name>
                <description language="ja">Channel control register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_4" offset="0x0000012C" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_4</gui_name>
                <description language="ja">Channel configuration register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_4" offset="0x00000130" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_4</gui_name>
                <description language="ja">Channel interval register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_4" offset="0x00000138" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_4</gui_name>
                <description language="ja">Next link address register 4</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_4" offset="0x0000013C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_4</gui_name>
                <description language="ja">Current link address register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_5_N" offset="0x00000140" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_5_N</gui_name>
                <description language="ja">Next 0 source address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_5_W" offset="0x00000140" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_5_W</gui_name>
                <description language="ja">Next 0 source address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_5" offset="0x00000144" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_5</gui_name>
                <description language="ja">Next 0 destination address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_5" offset="0x00000148" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_5</gui_name>
                <description language="ja">Next 0 transaction byte register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_5_N" offset="0x0000014C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_5_N</gui_name>
                <description language="ja">Next 1 source address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_5_W" offset="0x0000014C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_5_W</gui_name>
                <description language="ja">Next 1 source address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_5" offset="0x00000150" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_5</gui_name>
                <description language="ja">Next 1 destination address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_5" offset="0x00000154" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_5</gui_name>
                <description language="ja">Next 1 transaction byte register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_5" offset="0x00000158" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_5</gui_name>
                <description language="ja">Current source address register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_5" offset="0x0000015C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_5</gui_name>
                <description language="ja">Current destination address register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_5" offset="0x00000160" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_5</gui_name>
                <description language="ja">Current transaction byte register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_5" offset="0x00000164" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_5</gui_name>
                <description language="ja">Channel status register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_5" offset="0x00000168" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_5</gui_name>
                <description language="ja">Channel control register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_5" offset="0x0000016C" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_5</gui_name>
                <description language="ja">Channel configuration register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_5" offset="0x00000170" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_5</gui_name>
                <description language="ja">Channel interval register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_5" offset="0x00000178" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_5</gui_name>
                <description language="ja">Next link address register 5</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_5" offset="0x0000017C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_5</gui_name>
                <description language="ja">Current link address register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_6_N" offset="0x00000180" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_6_N</gui_name>
                <description language="ja">Next 0 source address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_6_W" offset="0x00000180" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_6_W</gui_name>
                <description language="ja">Next 0 source address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_6" offset="0x00000184" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_6</gui_name>
                <description language="ja">Next 0 destination address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_6" offset="0x00000188" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_6</gui_name>
                <description language="ja">Next 0 transaction byte register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_6_N" offset="0x0000018C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_6_N</gui_name>
                <description language="ja">Next 1 source address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_6_W" offset="0x0000018C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_6_W</gui_name>
                <description language="ja">Next 1 source address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_6" offset="0x00000190" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_6</gui_name>
                <description language="ja">Next 1 destination address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_6" offset="0x00000194" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_6</gui_name>
                <description language="ja">Next 1 transaction byte register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_6" offset="0x00000198" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_6</gui_name>
                <description language="ja">Current source address register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_6" offset="0x0000019C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_6</gui_name>
                <description language="ja">Current destination address register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_6" offset="0x000001A0" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_6</gui_name>
                <description language="ja">Current transaction byte register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_6" offset="0x000001A4" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_6</gui_name>
                <description language="ja">Channel status register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_6" offset="0x000001A8" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_6</gui_name>
                <description language="ja">Channel control register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_6" offset="0x000001AC" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_6</gui_name>
                <description language="ja">Channel configuration register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_6" offset="0x000001B0" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_6</gui_name>
                <description language="ja">Channel interval register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_6" offset="0x000001B8" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_6</gui_name>
                <description language="ja">Next link address register 6</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_6" offset="0x000001BC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_6</gui_name>
                <description language="ja">Current link address register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_7_N" offset="0x000001C0" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_7_N</gui_name>
                <description language="ja">Next 0 source address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_7_W" offset="0x000001C0" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_7_W</gui_name>
                <description language="ja">Next 0 source address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_7" offset="0x000001C4" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_7</gui_name>
                <description language="ja">Next 0 destination address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_7" offset="0x000001C8" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_7</gui_name>
                <description language="ja">Next 0 transaction byte register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_7_N" offset="0x000001CC" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_7_N</gui_name>
                <description language="ja">Next 1 source address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_7_W" offset="0x000001CC" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_7_W</gui_name>
                <description language="ja">Next 1 source address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_7" offset="0x000001D0" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_7</gui_name>
                <description language="ja">Next 1 destination address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_7" offset="0x000001D4" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_7</gui_name>
                <description language="ja">Next 1 transaction byte register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_7" offset="0x000001D8" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_7</gui_name>
                <description language="ja">Current source address register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_7" offset="0x000001DC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_7</gui_name>
                <description language="ja">Current destination address register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_7" offset="0x000001E0" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_7</gui_name>
                <description language="ja">Current transaction byte register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_7" offset="0x000001E4" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_7</gui_name>
                <description language="ja">Channel status register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_7" offset="0x000001E8" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_7</gui_name>
                <description language="ja">Channel control register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_7" offset="0x000001EC" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_7</gui_name>
                <description language="ja">Channel configuration register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_7" offset="0x000001F0" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_7</gui_name>
                <description language="ja">Channel interval register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_7" offset="0x000001F8" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_7</gui_name>
                <description language="ja">Next link address register 7</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_7" offset="0x000001FC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_7</gui_name>
                <description language="ja">Current link address register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_0" offset="0x00000200" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_0</gui_name>
                <description language="ja">Source continuous register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_0" offset="0x00000204" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_0</gui_name>
                <description language="ja">Source skip register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_0" offset="0x00000208" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_0</gui_name>
                <description language="ja">Destination continuous register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_0" offset="0x0000020C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_0</gui_name>
                <description language="ja">Destination skip register 0</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_1" offset="0x00000220" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_1</gui_name>
                <description language="ja">Source continuous register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_1" offset="0x00000224" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_1</gui_name>
                <description language="ja">Source skip register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_1" offset="0x00000228" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_1</gui_name>
                <description language="ja">Destination continuous register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_1" offset="0x0000022C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_1</gui_name>
                <description language="ja">Destination skip register 1</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_2" offset="0x00000240" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_2</gui_name>
                <description language="ja">Source continuous register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_2" offset="0x00000244" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_2</gui_name>
                <description language="ja">Source skip register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_2" offset="0x00000248" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_2</gui_name>
                <description language="ja">Destination continuous register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_2" offset="0x0000024C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_2</gui_name>
                <description language="ja">Destination skip register 2</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_3" offset="0x00000260" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_3</gui_name>
                <description language="ja">Source continuous register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_3" offset="0x00000264" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_3</gui_name>
                <description language="ja">Source skip register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_3" offset="0x00000268" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_3</gui_name>
                <description language="ja">Destination continuous register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_3" offset="0x0000026C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_3</gui_name>
                <description language="ja">Destination skip register 3</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_4" offset="0x00000280" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_4</gui_name>
                <description language="ja">Source continuous register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_4" offset="0x00000284" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_4</gui_name>
                <description language="ja">Source skip register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_4" offset="0x00000288" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_4</gui_name>
                <description language="ja">Destination continuous register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_4" offset="0x0000028C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_4</gui_name>
                <description language="ja">Destination skip register 4</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_5" offset="0x000002A0" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_5</gui_name>
                <description language="ja">Source continuous register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_5" offset="0x000002A4" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_5</gui_name>
                <description language="ja">Source skip register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_5" offset="0x000002A8" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_5</gui_name>
                <description language="ja">Destination continuous register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_5" offset="0x000002AC" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_5</gui_name>
                <description language="ja">Destination skip register 5</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_6" offset="0x000002C0" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_6</gui_name>
                <description language="ja">Source continuous register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_6" offset="0x000002C4" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_6</gui_name>
                <description language="ja">Source skip register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_6" offset="0x000002C8" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_6</gui_name>
                <description language="ja">Destination continuous register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_6" offset="0x000002CC" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_6</gui_name>
                <description language="ja">Destination skip register 6</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_7" offset="0x000002E0" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_7</gui_name>
                <description language="ja">Source continuous register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_7" offset="0x000002E4" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_7</gui_name>
                <description language="ja">Source skip register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_7" offset="0x000002E8" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_7</gui_name>
                <description language="ja">Destination continuous register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_7" offset="0x000002EC" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_7</gui_name>
                <description language="ja">Destination skip register 7</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCTRL_A" offset="0x00000300" size="0x00000004">
                <gui_name language="ja">DMAC1_DCTRL_A</gui_name>
                <description language="ja">DMA control register A</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSCITVL_A" offset="0x00000304" size="0x00000004">
                <gui_name language="ja">DMAC1_DSCITVL_A</gui_name>
                <description language="ja">Descriptor interval register A</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_DST_EN_A" offset="0x00000310" size="0x00000004">
                <gui_name language="ja">DMAC1_DST_EN_A</gui_name>
                <description language="ja">DMA status EN register A</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_DST_ER_A" offset="0x00000314" size="0x00000004">
                <gui_name language="ja">DMAC1_DST_ER_A</gui_name>
                <description language="ja">DMA status ER register A</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_DST_END_A" offset="0x00000318" size="0x00000004">
                <gui_name language="ja">DMAC1_DST_END_A</gui_name>
                <description language="ja">DMA status END register A</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_DST_SUS_A" offset="0x00000320" size="0x00000004">
                <gui_name language="ja">DMAC1_DST_SUS_A</gui_name>
                <description language="ja">DMA status SUS register A</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_8_N" offset="0x00000400" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_8_N</gui_name>
                <description language="ja">Next 0 source address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_8_W" offset="0x00000400" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_8_W</gui_name>
                <description language="ja">Next 0 source address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_8" offset="0x00000404" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_8</gui_name>
                <description language="ja">Next 0 destination address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_8" offset="0x00000408" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_8</gui_name>
                <description language="ja">Next 0 transaction byte register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_8_N" offset="0x0000040C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_8_N</gui_name>
                <description language="ja">Next 1 source address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_8_W" offset="0x0000040C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_8_W</gui_name>
                <description language="ja">Next 1 source address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_8" offset="0x00000410" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_8</gui_name>
                <description language="ja">Next 1 destination address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_8" offset="0x00000414" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_8</gui_name>
                <description language="ja">Next 1 transaction byte register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_8" offset="0x00000418" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_8</gui_name>
                <description language="ja">Current source address register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_8" offset="0x0000041C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_8</gui_name>
                <description language="ja">Current destination address register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_8" offset="0x00000420" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_8</gui_name>
                <description language="ja">Current transaction byte register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_8" offset="0x00000424" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_8</gui_name>
                <description language="ja">Channel status register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_8" offset="0x00000428" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_8</gui_name>
                <description language="ja">Channel control register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_8" offset="0x0000042C" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_8</gui_name>
                <description language="ja">Channel configuration register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_8" offset="0x00000430" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_8</gui_name>
                <description language="ja">Channel interval register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_8" offset="0x00000438" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_8</gui_name>
                <description language="ja">Next link address register 8</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_8" offset="0x0000043C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_8</gui_name>
                <description language="ja">Current link address register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_9_N" offset="0x00000440" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_9_N</gui_name>
                <description language="ja">Next 0 source address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_9_W" offset="0x00000440" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_9_W</gui_name>
                <description language="ja">Next 0 source address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_9" offset="0x00000444" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_9</gui_name>
                <description language="ja">Next 0 destination address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_9" offset="0x00000448" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_9</gui_name>
                <description language="ja">Next 0 transaction byte register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_9_N" offset="0x0000044C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_9_N</gui_name>
                <description language="ja">Next 1 source address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_9_W" offset="0x0000044C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_9_W</gui_name>
                <description language="ja">Next 1 source address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_9" offset="0x00000450" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_9</gui_name>
                <description language="ja">Next 1 destination address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_9" offset="0x00000454" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_9</gui_name>
                <description language="ja">Next 1 transaction byte register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_9" offset="0x00000458" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_9</gui_name>
                <description language="ja">Current source address register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_9" offset="0x0000045C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_9</gui_name>
                <description language="ja">Current destination address register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_9" offset="0x00000460" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_9</gui_name>
                <description language="ja">Current transaction byte register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_9" offset="0x00000464" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_9</gui_name>
                <description language="ja">Channel status register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_9" offset="0x00000468" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_9</gui_name>
                <description language="ja">Channel control register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_9" offset="0x0000046C" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_9</gui_name>
                <description language="ja">Channel configuration register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_9" offset="0x00000470" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_9</gui_name>
                <description language="ja">Channel interval register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_9" offset="0x00000478" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_9</gui_name>
                <description language="ja">Next link address register 9</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_9" offset="0x0000047C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_9</gui_name>
                <description language="ja">Current link address register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_10_N" offset="0x00000480" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_10_N</gui_name>
                <description language="ja">Next 0 source address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_10_W" offset="0x00000480" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_10_W</gui_name>
                <description language="ja">Next 0 source address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_10" offset="0x00000484" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_10</gui_name>
                <description language="ja">Next 0 destination address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_10" offset="0x00000488" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_10</gui_name>
                <description language="ja">Next 0 transaction byte register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_10_N" offset="0x0000048C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_10_N</gui_name>
                <description language="ja">Next 1 source address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_10_W" offset="0x0000048C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_10_W</gui_name>
                <description language="ja">Next 1 source address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_10" offset="0x00000490" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_10</gui_name>
                <description language="ja">Next 1 destination address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_10" offset="0x00000494" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_10</gui_name>
                <description language="ja">Next 1 transaction byte register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_10" offset="0x00000498" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_10</gui_name>
                <description language="ja">Current source address register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_10" offset="0x0000049C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_10</gui_name>
                <description language="ja">Current destination address register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_10" offset="0x000004A0" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_10</gui_name>
                <description language="ja">Current transaction byte register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_10" offset="0x000004A4" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_10</gui_name>
                <description language="ja">Channel status register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_10" offset="0x000004A8" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_10</gui_name>
                <description language="ja">Channel control register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_10" offset="0x000004AC" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_10</gui_name>
                <description language="ja">Channel configuration register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_10" offset="0x000004B0" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_10</gui_name>
                <description language="ja">Channel interval register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_10" offset="0x000004B8" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_10</gui_name>
                <description language="ja">Next link address register 10</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_10" offset="0x000004BC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_10</gui_name>
                <description language="ja">Current link address register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_11_N" offset="0x000004C0" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_11_N</gui_name>
                <description language="ja">Next 0 source address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_11_W" offset="0x000004C0" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_11_W</gui_name>
                <description language="ja">Next 0 source address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_11" offset="0x000004C4" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_11</gui_name>
                <description language="ja">Next 0 destination address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_11" offset="0x000004C8" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_11</gui_name>
                <description language="ja">Next 0 transaction byte register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_11_N" offset="0x000004CC" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_11_N</gui_name>
                <description language="ja">Next 1 source address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_11_W" offset="0x000004CC" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_11_W</gui_name>
                <description language="ja">Next 1 source address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_11" offset="0x000004D0" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_11</gui_name>
                <description language="ja">Next 1 destination address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_11" offset="0x000004D4" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_11</gui_name>
                <description language="ja">Next 1 transaction byte register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_11" offset="0x000004D8" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_11</gui_name>
                <description language="ja">Current source address register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_11" offset="0x000004DC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_11</gui_name>
                <description language="ja">Current destination address register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_11" offset="0x000004E0" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_11</gui_name>
                <description language="ja">Current transaction byte register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_11" offset="0x000004E4" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_11</gui_name>
                <description language="ja">Channel status register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_11" offset="0x000004E8" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_11</gui_name>
                <description language="ja">Channel control register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_11" offset="0x000004EC" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_11</gui_name>
                <description language="ja">Channel configuration register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_11" offset="0x000004F0" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_11</gui_name>
                <description language="ja">Channel interval register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_11" offset="0x000004F8" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_11</gui_name>
                <description language="ja">Next link address register 11</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_11" offset="0x000004FC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_11</gui_name>
                <description language="ja">Current link address register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_12_N" offset="0x00000500" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_12_N</gui_name>
                <description language="ja">Next 0 source address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_12_W" offset="0x00000500" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_12_W</gui_name>
                <description language="ja">Next 0 source address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_12" offset="0x00000504" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_12</gui_name>
                <description language="ja">Next 0 destination address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_12" offset="0x00000508" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_12</gui_name>
                <description language="ja">Next 0 transaction byte register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_12_N" offset="0x0000050C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_12_N</gui_name>
                <description language="ja">Next 1 source address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_12_W" offset="0x0000050C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_12_W</gui_name>
                <description language="ja">Next 1 source address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_12" offset="0x00000510" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_12</gui_name>
                <description language="ja">Next 1 destination address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_12" offset="0x00000514" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_12</gui_name>
                <description language="ja">Next 1 transaction byte register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_12" offset="0x00000518" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_12</gui_name>
                <description language="ja">Current source address register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_12" offset="0x0000051C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_12</gui_name>
                <description language="ja">Current destination address register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_12" offset="0x00000520" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_12</gui_name>
                <description language="ja">Current transaction byte register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_12" offset="0x00000524" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_12</gui_name>
                <description language="ja">Channel status register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_12" offset="0x00000528" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_12</gui_name>
                <description language="ja">Channel control register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_12" offset="0x0000052C" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_12</gui_name>
                <description language="ja">Channel configuration register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_12" offset="0x00000530" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_12</gui_name>
                <description language="ja">Channel interval register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_12" offset="0x00000538" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_12</gui_name>
                <description language="ja">Next link address register 12</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_12" offset="0x0000053C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_12</gui_name>
                <description language="ja">Current link address register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_13_N" offset="0x00000540" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_13_N</gui_name>
                <description language="ja">Next 0 source address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_13_W" offset="0x00000540" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_13_W</gui_name>
                <description language="ja">Next 0 source address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_13" offset="0x00000544" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_13</gui_name>
                <description language="ja">Next 0 destination address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_13" offset="0x00000548" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_13</gui_name>
                <description language="ja">Next 0 transaction byte register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_13_N" offset="0x0000054C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_13_N</gui_name>
                <description language="ja">Next 1 source address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_13_W" offset="0x0000054C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_13_W</gui_name>
                <description language="ja">Next 1 source address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_13" offset="0x00000550" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_13</gui_name>
                <description language="ja">Next 1 destination address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_13" offset="0x00000554" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_13</gui_name>
                <description language="ja">Next 1 transaction byte register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_13" offset="0x00000558" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_13</gui_name>
                <description language="ja">Current source address register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_13" offset="0x0000055C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_13</gui_name>
                <description language="ja">Current destination address register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_13" offset="0x00000560" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_13</gui_name>
                <description language="ja">Current transaction byte register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_13" offset="0x00000564" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_13</gui_name>
                <description language="ja">Channel status register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_13" offset="0x00000568" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_13</gui_name>
                <description language="ja">Channel control register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_13" offset="0x0000056C" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_13</gui_name>
                <description language="ja">Channel configuration register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_13" offset="0x00000570" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_13</gui_name>
                <description language="ja">Channel interval register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_13" offset="0x00000578" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_13</gui_name>
                <description language="ja">Next link address register 13</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_13" offset="0x0000057C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_13</gui_name>
                <description language="ja">Current link address register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_14_N" offset="0x00000580" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_14_N</gui_name>
                <description language="ja">Next 0 source address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_14_W" offset="0x00000580" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_14_W</gui_name>
                <description language="ja">Next 0 source address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_14" offset="0x00000584" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_14</gui_name>
                <description language="ja">Next 0 destination address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_14" offset="0x00000588" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_14</gui_name>
                <description language="ja">Next 0 transaction byte register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_14_N" offset="0x0000058C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_14_N</gui_name>
                <description language="ja">Next 1 source address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_14_W" offset="0x0000058C" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_14_W</gui_name>
                <description language="ja">Next 1 source address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_14" offset="0x00000590" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_14</gui_name>
                <description language="ja">Next 1 destination address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_14" offset="0x00000594" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_14</gui_name>
                <description language="ja">Next 1 transaction byte register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_14" offset="0x00000598" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_14</gui_name>
                <description language="ja">Current source address register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_14" offset="0x0000059C" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_14</gui_name>
                <description language="ja">Current destination address register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_14" offset="0x000005A0" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_14</gui_name>
                <description language="ja">Current transaction byte register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_14" offset="0x000005A4" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_14</gui_name>
                <description language="ja">Channel status register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_14" offset="0x000005A8" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_14</gui_name>
                <description language="ja">Channel control register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_14" offset="0x000005AC" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_14</gui_name>
                <description language="ja">Channel configuration register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_14" offset="0x000005B0" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_14</gui_name>
                <description language="ja">Channel interval register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_14" offset="0x000005B8" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_14</gui_name>
                <description language="ja">Next link address register 14</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_14" offset="0x000005BC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_14</gui_name>
                <description language="ja">Current link address register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_15_N" offset="0x000005C0" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_15_N</gui_name>
                <description language="ja">Next 0 source address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0SA_15_W" offset="0x000005C0" size="0x00000004">
                <gui_name language="ja">DMAC1_N0SA_15_W</gui_name>
                <description language="ja">Next 0 source address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0DA_15" offset="0x000005C4" size="0x00000004">
                <gui_name language="ja">DMAC1_N0DA_15</gui_name>
                <description language="ja">Next 0 destination address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N0TB_15" offset="0x000005C8" size="0x00000004">
                <gui_name language="ja">DMAC1_N0TB_15</gui_name>
                <description language="ja">Next 0 transaction byte register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_15_N" offset="0x000005CC" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_15_N</gui_name>
                <description language="ja">Next 1 source address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1SA_15_W" offset="0x000005CC" size="0x00000004">
                <gui_name language="ja">DMAC1_N1SA_15_W</gui_name>
                <description language="ja">Next 1 source address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1DA_15" offset="0x000005D0" size="0x00000004">
                <gui_name language="ja">DMAC1_N1DA_15</gui_name>
                <description language="ja">Next 1 destination address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_N1TB_15" offset="0x000005D4" size="0x00000004">
                <gui_name language="ja">DMAC1_N1TB_15</gui_name>
                <description language="ja">Next 1 transaction byte register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRSA_15" offset="0x000005D8" size="0x00000004">
                <gui_name language="ja">DMAC1_CRSA_15</gui_name>
                <description language="ja">Current source address register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRDA_15" offset="0x000005DC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRDA_15</gui_name>
                <description language="ja">Current destination address register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRTB_15" offset="0x000005E0" size="0x00000004">
                <gui_name language="ja">DMAC1_CRTB_15</gui_name>
                <description language="ja">Current transaction byte register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CHSTAT_15" offset="0x000005E4" size="0x00000004">
                <gui_name language="ja">DMAC1_CHSTAT_15</gui_name>
                <description language="ja">Channel status register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCTRL_15" offset="0x000005E8" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCTRL_15</gui_name>
                <description language="ja">Channel control register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHCFG_15" offset="0x000005EC" size="0x00000004">
                <gui_name language="ja">DMAC1_CHCFG_15</gui_name>
                <description language="ja">Channel configuration register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_CHITVL_15" offset="0x000005F0" size="0x00000004">
                <gui_name language="ja">DMAC1_CHITVL_15</gui_name>
                <description language="ja">Channel interval register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_NXLA_15" offset="0x000005F8" size="0x00000004">
                <gui_name language="ja">DMAC1_NXLA_15</gui_name>
                <description language="ja">Next link address register 15</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_CRLA_15" offset="0x000005FC" size="0x00000004">
                <gui_name language="ja">DMAC1_CRLA_15</gui_name>
                <description language="ja">Current link address register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_8" offset="0x00000600" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_8</gui_name>
                <description language="ja">Source continuous register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_8" offset="0x00000604" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_8</gui_name>
                <description language="ja">Source skip register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_8" offset="0x00000608" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_8</gui_name>
                <description language="ja">Destination continuous register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_8" offset="0x0000060C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_8</gui_name>
                <description language="ja">Destination skip register 8</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_9" offset="0x00000620" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_9</gui_name>
                <description language="ja">Source continuous register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_9" offset="0x00000624" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_9</gui_name>
                <description language="ja">Source skip register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_9" offset="0x00000628" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_9</gui_name>
                <description language="ja">Destination continuous register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_9" offset="0x0000062C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_9</gui_name>
                <description language="ja">Destination skip register 9</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_10" offset="0x00000640" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_10</gui_name>
                <description language="ja">Source continuous register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_10" offset="0x00000644" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_10</gui_name>
                <description language="ja">Source skip register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_10" offset="0x00000648" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_10</gui_name>
                <description language="ja">Destination continuous register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_10" offset="0x0000064C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_10</gui_name>
                <description language="ja">Destination skip register 10</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_11" offset="0x00000660" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_11</gui_name>
                <description language="ja">Source continuous register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_11" offset="0x00000664" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_11</gui_name>
                <description language="ja">Source skip register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_11" offset="0x00000668" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_11</gui_name>
                <description language="ja">Destination continuous register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_11" offset="0x0000066C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_11</gui_name>
                <description language="ja">Destination skip register 11</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_12" offset="0x00000680" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_12</gui_name>
                <description language="ja">Source continuous register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_12" offset="0x00000684" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_12</gui_name>
                <description language="ja">Source skip register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_12" offset="0x00000688" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_12</gui_name>
                <description language="ja">Destination continuous register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_12" offset="0x0000068C" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_12</gui_name>
                <description language="ja">Destination skip register 12</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_13" offset="0x000006A0" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_13</gui_name>
                <description language="ja">Source continuous register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_13" offset="0x000006A4" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_13</gui_name>
                <description language="ja">Source skip register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_13" offset="0x000006A8" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_13</gui_name>
                <description language="ja">Destination continuous register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_13" offset="0x000006AC" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_13</gui_name>
                <description language="ja">Destination skip register 13</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_14" offset="0x000006C0" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_14</gui_name>
                <description language="ja">Source continuous register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_14" offset="0x000006C4" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_14</gui_name>
                <description language="ja">Source skip register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_14" offset="0x000006C8" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_14</gui_name>
                <description language="ja">Destination continuous register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_14" offset="0x000006CC" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_14</gui_name>
                <description language="ja">Destination skip register 14</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SCNT_15" offset="0x000006E0" size="0x00000004">
                <gui_name language="ja">DMAC1_SCNT_15</gui_name>
                <description language="ja">Source continuous register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_SSKP_15" offset="0x000006E4" size="0x00000004">
                <gui_name language="ja">DMAC1_SSKP_15</gui_name>
                <description language="ja">Source skip register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCNT_15" offset="0x000006E8" size="0x00000004">
                <gui_name language="ja">DMAC1_DCNT_15</gui_name>
                <description language="ja">Destination continuous register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSKP_15" offset="0x000006EC" size="0x00000004">
                <gui_name language="ja">DMAC1_DSKP_15</gui_name>
                <description language="ja">Destination skip register 15</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DCTRL_B" offset="0x00000700" size="0x00000004">
                <gui_name language="ja">DMAC1_DCTRL_B</gui_name>
                <description language="ja">DMA control register B</description>
            </register>
            <register access="Read Write" base_addr="DMA1" name="DMA1_DMAC1_DSCITVL_B" offset="0x00000704" size="0x00000004">
                <gui_name language="ja">DMAC1_DSCITVL_B</gui_name>
                <description language="ja">Descriptor interval register B</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_DST_EN_B" offset="0x00000710" size="0x00000004">
                <gui_name language="ja">DMAC1_DST_EN_B</gui_name>
                <description language="ja">DMA status EN register B</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_DST_ER_B" offset="0x00000714" size="0x00000004">
                <gui_name language="ja">DMAC1_DST_ER_B</gui_name>
                <description language="ja">DMA status ER register B</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_DST_END_B" offset="0x00000718" size="0x00000004">
                <gui_name language="ja">DMAC1_DST_END_B</gui_name>
                <description language="ja">DMA status END register B</description>
            </register>
            <register access="Read Only" base_addr="DMA1" name="DMA1_DMAC1_DST_SUS_B" offset="0x00000720" size="0x00000004">
                <gui_name language="ja">DMAC1_DST_SUS_B</gui_name>
                <description language="ja">DMA status SUS register B</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="SCIFA0" offset="0xA0065000">
            <gui_name language="ja">SCIF</gui_name>
            <description language="ja">FIFO embedded serial communications interface 0</description>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_SMR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">SMR</gui_name>
                <description language="ja">Serial mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_BRR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">BRR</gui_name>
                <description language="ja">Bit rate register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_MDDR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">MDDR</gui_name>
                <description language="ja">Modulation duty register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_SCR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">SCR</gui_name>
                <description language="ja">Serial control register</description>
            </register>
            <register access="Write Only" base_addr="SCIFA0" name="SCIFA0_FTDR" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">FTDR</gui_name>
                <description language="ja">Transmit FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_FSR" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">FSR</gui_name>
                <description language="ja">Serial status register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA0" name="SCIFA0_FRDR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">FRDR</gui_name>
                <description language="ja">Receive FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_FCR" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">FCR</gui_name>
                <description language="ja">FIFO control register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA0" name="SCIFA0_FDR" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">FDR</gui_name>
                <description language="ja">FIFO data count register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_SPTR" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">SPTR</gui_name>
                <description language="ja">Serial port register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_LSR" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">LSR</gui_name>
                <description language="ja">Line status register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_SEMR" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">SEMR</gui_name>
                <description language="ja">Serial extended mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA0" name="SCIFA0_FTCR" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">FTCR</gui_name>
                <description language="ja">FIFO trigger control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="SCIFA1" offset="0xA0065400">
            <gui_name language="ja">SCIF</gui_name>
            <description language="ja">FIFO embedded serial communications interface 1</description>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_SMR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">SMR</gui_name>
                <description language="ja">Serial mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_BRR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">BRR</gui_name>
                <description language="ja">Bit rate register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_MDDR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">MDDR</gui_name>
                <description language="ja">Modulation duty register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_SCR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">SCR</gui_name>
                <description language="ja">Serial control register</description>
            </register>
            <register access="Write Only" base_addr="SCIFA1" name="SCIFA1_FTDR" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">FTDR</gui_name>
                <description language="ja">Transmit FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_FSR" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">FSR</gui_name>
                <description language="ja">Serial status register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA1" name="SCIFA1_FRDR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">FRDR</gui_name>
                <description language="ja">Receive FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_FCR" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">FCR</gui_name>
                <description language="ja">FIFO control register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA1" name="SCIFA1_FDR" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">FDR</gui_name>
                <description language="ja">FIFO data count register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_SPTR" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">SPTR</gui_name>
                <description language="ja">Serial port register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_LSR" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">LSR</gui_name>
                <description language="ja">Line status register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_SEMR" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">SEMR</gui_name>
                <description language="ja">Serial extended mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA1" name="SCIFA1_FTCR" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">FTCR</gui_name>
                <description language="ja">FIFO trigger control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="SCIFA2" offset="0xA0065800">
            <gui_name language="ja">SCIF</gui_name>
            <description language="ja">FIFO embedded serial communications interface 2</description>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_SMR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">SMR</gui_name>
                <description language="ja">Serial mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_BRR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">BRR</gui_name>
                <description language="ja">Bit rate register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_MDDR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">MDDR</gui_name>
                <description language="ja">Modulation duty register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_SCR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">SCR</gui_name>
                <description language="ja">Serial control register</description>
            </register>
            <register access="Write Only" base_addr="SCIFA2" name="SCIFA2_FTDR" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">FTDR</gui_name>
                <description language="ja">Transmit FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_FSR" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">FSR</gui_name>
                <description language="ja">Serial status register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA2" name="SCIFA2_FRDR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">FRDR</gui_name>
                <description language="ja">Receive FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_FCR" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">FCR</gui_name>
                <description language="ja">FIFO control register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA2" name="SCIFA2_FDR" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">FDR</gui_name>
                <description language="ja">FIFO data count register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_SPTR" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">SPTR</gui_name>
                <description language="ja">Serial port register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_LSR" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">LSR</gui_name>
                <description language="ja">Line status register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_SEMR" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">SEMR</gui_name>
                <description language="ja">Serial extended mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA2" name="SCIFA2_FTCR" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">FTCR</gui_name>
                <description language="ja">FIFO trigger control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="SCIFA3" offset="0xA0065C00">
            <gui_name language="ja">SCIF</gui_name>
            <description language="ja">FIFO embedded serial communications interface 3</description>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_SMR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">SMR</gui_name>
                <description language="ja">Serial mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_BRR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">BRR</gui_name>
                <description language="ja">Bit rate register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_MDDR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">MDDR</gui_name>
                <description language="ja">Modulation duty register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_SCR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">SCR</gui_name>
                <description language="ja">Serial control register</description>
            </register>
            <register access="Write Only" base_addr="SCIFA3" name="SCIFA3_FTDR" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">FTDR</gui_name>
                <description language="ja">Transmit FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_FSR" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">FSR</gui_name>
                <description language="ja">Serial status register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA3" name="SCIFA3_FRDR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">FRDR</gui_name>
                <description language="ja">Receive FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_FCR" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">FCR</gui_name>
                <description language="ja">FIFO control register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA3" name="SCIFA3_FDR" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">FDR</gui_name>
                <description language="ja">FIFO data count register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_SPTR" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">SPTR</gui_name>
                <description language="ja">Serial port register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_LSR" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">LSR</gui_name>
                <description language="ja">Line status register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_SEMR" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">SEMR</gui_name>
                <description language="ja">Serial extended mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA3" name="SCIFA3_FTCR" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">FTCR</gui_name>
                <description language="ja">FIFO trigger control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="SCIFA4" offset="0xA0066000">
            <gui_name language="ja">SCIF</gui_name>
            <description language="ja">FIFO embedded serial communications interface 4</description>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_SMR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">SMR</gui_name>
                <description language="ja">Serial mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_BRR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">BRR</gui_name>
                <description language="ja">Bit rate register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_MDDR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">MDDR</gui_name>
                <description language="ja">Modulation duty register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_SCR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">SCR</gui_name>
                <description language="ja">Serial control register</description>
            </register>
            <register access="Write Only" base_addr="SCIFA4" name="SCIFA4_FTDR" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">FTDR</gui_name>
                <description language="ja">Transmit FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_FSR" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">FSR</gui_name>
                <description language="ja">Serial status register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA4" name="SCIFA4_FRDR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">FRDR</gui_name>
                <description language="ja">Receive FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_FCR" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">FCR</gui_name>
                <description language="ja">FIFO control register</description>
            </register>
            <register access="Read Only" base_addr="SCIFA4" name="SCIFA4_FDR" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">FDR</gui_name>
                <description language="ja">FIFO data count register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_SPTR" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">SPTR</gui_name>
                <description language="ja">Serial port register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_LSR" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">LSR</gui_name>
                <description language="ja">Line status register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_SEMR" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">SEMR</gui_name>
                <description language="ja">Serial extended mode register</description>
            </register>
            <register access="Read Write" base_addr="SCIFA4" name="SCIFA4_FTCR" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">FTCR</gui_name>
                <description language="ja">FIFO trigger control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="RSPI0" offset="0xA0068000">
            <gui_name language="ja">RSPI</gui_name>
            <description language="ja">Serial peripheral interface 0</description>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">SPCR</gui_name>
                <description language="ja">RSPI control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SSLP" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">SSLP</gui_name>
                <description language="ja">RSPI slave select polarity register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPPCR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">SPPCR</gui_name>
                <description language="ja">RSPI pin control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPSR" offset="0x00000003" size="0x00000001">
                <gui_name language="ja">SPSR</gui_name>
                <description language="ja">RSPI status register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPDR" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">SPDR</gui_name>
                <description language="ja">RSPI data register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPSCR" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">SPSCR</gui_name>
                <description language="ja">RSPI sequence control register</description>
            </register>
            <register access="Read Only" base_addr="RSPI0" name="RSPI0_SPSSR" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">SPSSR</gui_name>
                <description language="ja">RSPI sequence status register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPBR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">SPBR</gui_name>
                <description language="ja">RSPI bit rate register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPDCR" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">SPDCR</gui_name>
                <description language="ja">RSPI data control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCKD" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">SPCKD</gui_name>
                <description language="ja">RSPI clock delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SSLND" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">SSLND</gui_name>
                <description language="ja">RSPI slave select negation delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPND" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">SPND</gui_name>
                <description language="ja">RSPI next-access delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCR2" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">SPCR2</gui_name>
                <description language="ja">RSPI control register 2</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCMD0" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">SPCMD0</gui_name>
                <description language="ja">RSPI command register 0</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCMD1" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">SPCMD1</gui_name>
                <description language="ja">RSPI command register 1</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCMD2" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">SPCMD2</gui_name>
                <description language="ja">RSPI command register 2</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCMD3" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">SPCMD3</gui_name>
                <description language="ja">RSPI command register 3</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCMD4" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">SPCMD4</gui_name>
                <description language="ja">RSPI command register 4</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCMD5" offset="0x0000001A" size="0x00000002">
                <gui_name language="ja">SPCMD5</gui_name>
                <description language="ja">RSPI command register 5</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCMD6" offset="0x0000001C" size="0x00000002">
                <gui_name language="ja">SPCMD6</gui_name>
                <description language="ja">RSPI command register 6</description>
            </register>
            <register access="Read Write" base_addr="RSPI0" name="RSPI0_SPCMD7" offset="0x0000001E" size="0x00000002">
                <gui_name language="ja">SPCMD7</gui_name>
                <description language="ja">RSPI command register 7</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="RSPI1" offset="0xA0068400">
            <gui_name language="ja">RSPI</gui_name>
            <description language="ja">Serial peripheral interface 1</description>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">SPCR</gui_name>
                <description language="ja">RSPI control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SSLP" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">SSLP</gui_name>
                <description language="ja">RSPI slave select polarity register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPPCR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">SPPCR</gui_name>
                <description language="ja">RSPI pin control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPSR" offset="0x00000003" size="0x00000001">
                <gui_name language="ja">SPSR</gui_name>
                <description language="ja">RSPI status register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPDR" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">SPDR</gui_name>
                <description language="ja">RSPI data register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPSCR" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">SPSCR</gui_name>
                <description language="ja">RSPI sequence control register</description>
            </register>
            <register access="Read Only" base_addr="RSPI1" name="RSPI1_SPSSR" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">SPSSR</gui_name>
                <description language="ja">RSPI sequence status register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPBR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">SPBR</gui_name>
                <description language="ja">RSPI bit rate register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPDCR" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">SPDCR</gui_name>
                <description language="ja">RSPI data control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCKD" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">SPCKD</gui_name>
                <description language="ja">RSPI clock delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SSLND" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">SSLND</gui_name>
                <description language="ja">RSPI slave select negation delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPND" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">SPND</gui_name>
                <description language="ja">RSPI next-access delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCR2" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">SPCR2</gui_name>
                <description language="ja">RSPI control register 2</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCMD0" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">SPCMD0</gui_name>
                <description language="ja">RSPI command register 0</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCMD1" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">SPCMD1</gui_name>
                <description language="ja">RSPI command register 1</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCMD2" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">SPCMD2</gui_name>
                <description language="ja">RSPI command register 2</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCMD3" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">SPCMD3</gui_name>
                <description language="ja">RSPI command register 3</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCMD4" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">SPCMD4</gui_name>
                <description language="ja">RSPI command register 4</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCMD5" offset="0x0000001A" size="0x00000002">
                <gui_name language="ja">SPCMD5</gui_name>
                <description language="ja">RSPI command register 5</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCMD6" offset="0x0000001C" size="0x00000002">
                <gui_name language="ja">SPCMD6</gui_name>
                <description language="ja">RSPI command register 6</description>
            </register>
            <register access="Read Write" base_addr="RSPI1" name="RSPI1_SPCMD7" offset="0x0000001E" size="0x00000002">
                <gui_name language="ja">SPCMD7</gui_name>
                <description language="ja">RSPI command register 7</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="RSPI2" offset="0xA0068800">
            <gui_name language="ja">RSPI</gui_name>
            <description language="ja">Serial peripheral interface 2</description>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">SPCR</gui_name>
                <description language="ja">RSPI control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SSLP" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">SSLP</gui_name>
                <description language="ja">RSPI slave select polarity register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPPCR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">SPPCR</gui_name>
                <description language="ja">RSPI pin control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPSR" offset="0x00000003" size="0x00000001">
                <gui_name language="ja">SPSR</gui_name>
                <description language="ja">RSPI status register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPDR" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">SPDR</gui_name>
                <description language="ja">RSPI data register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPSCR" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">SPSCR</gui_name>
                <description language="ja">RSPI sequence control register</description>
            </register>
            <register access="Read Only" base_addr="RSPI2" name="RSPI2_SPSSR" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">SPSSR</gui_name>
                <description language="ja">RSPI sequence status register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPBR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">SPBR</gui_name>
                <description language="ja">RSPI bit rate register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPDCR" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">SPDCR</gui_name>
                <description language="ja">RSPI data control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCKD" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">SPCKD</gui_name>
                <description language="ja">RSPI clock delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SSLND" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">SSLND</gui_name>
                <description language="ja">RSPI slave select negation delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPND" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">SPND</gui_name>
                <description language="ja">RSPI next-access delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCR2" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">SPCR2</gui_name>
                <description language="ja">RSPI control register 2</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCMD0" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">SPCMD0</gui_name>
                <description language="ja">RSPI command register 0</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCMD1" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">SPCMD1</gui_name>
                <description language="ja">RSPI command register 1</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCMD2" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">SPCMD2</gui_name>
                <description language="ja">RSPI command register 2</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCMD3" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">SPCMD3</gui_name>
                <description language="ja">RSPI command register 3</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCMD4" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">SPCMD4</gui_name>
                <description language="ja">RSPI command register 4</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCMD5" offset="0x0000001A" size="0x00000002">
                <gui_name language="ja">SPCMD5</gui_name>
                <description language="ja">RSPI command register 5</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCMD6" offset="0x0000001C" size="0x00000002">
                <gui_name language="ja">SPCMD6</gui_name>
                <description language="ja">RSPI command register 6</description>
            </register>
            <register access="Read Write" base_addr="RSPI2" name="RSPI2_SPCMD7" offset="0x0000001E" size="0x00000002">
                <gui_name language="ja">SPCMD7</gui_name>
                <description language="ja">RSPI command register 7</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="RSPI3" offset="0xA0068C00">
            <gui_name language="ja">RSPI</gui_name>
            <description language="ja">Serial peripheral interface 3</description>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">SPCR</gui_name>
                <description language="ja">RSPI control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SSLP" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">SSLP</gui_name>
                <description language="ja">RSPI slave select polarity register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPPCR" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">SPPCR</gui_name>
                <description language="ja">RSPI pin control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPSR" offset="0x00000003" size="0x00000001">
                <gui_name language="ja">SPSR</gui_name>
                <description language="ja">RSPI status register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPDR" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">SPDR</gui_name>
                <description language="ja">RSPI data register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPSCR" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">SPSCR</gui_name>
                <description language="ja">RSPI sequence control register</description>
            </register>
            <register access="Read Only" base_addr="RSPI3" name="RSPI3_SPSSR" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">SPSSR</gui_name>
                <description language="ja">RSPI sequence status register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPBR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">SPBR</gui_name>
                <description language="ja">RSPI bit rate register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPDCR" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">SPDCR</gui_name>
                <description language="ja">RSPI data control register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCKD" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">SPCKD</gui_name>
                <description language="ja">RSPI clock delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SSLND" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">SSLND</gui_name>
                <description language="ja">RSPI slave select negation delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPND" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">SPND</gui_name>
                <description language="ja">RSPI next-access delay register</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCR2" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">SPCR2</gui_name>
                <description language="ja">RSPI control register 2</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCMD0" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">SPCMD0</gui_name>
                <description language="ja">RSPI command register 0</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCMD1" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">SPCMD1</gui_name>
                <description language="ja">RSPI command register 1</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCMD2" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">SPCMD2</gui_name>
                <description language="ja">RSPI command register 2</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCMD3" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">SPCMD3</gui_name>
                <description language="ja">RSPI command register 3</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCMD4" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">SPCMD4</gui_name>
                <description language="ja">RSPI command register 4</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCMD5" offset="0x0000001A" size="0x00000002">
                <gui_name language="ja">SPCMD5</gui_name>
                <description language="ja">RSPI command register 5</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCMD6" offset="0x0000001C" size="0x00000002">
                <gui_name language="ja">SPCMD6</gui_name>
                <description language="ja">RSPI command register 6</description>
            </register>
            <register access="Read Write" base_addr="RSPI3" name="RSPI3_SPCMD7" offset="0x0000001E" size="0x00000002">
                <gui_name language="ja">SPCMD7</gui_name>
                <description language="ja">RSPI command register 7</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="MTU" offset="0xA006A000">
            <gui_name language="ja">MTU</gui_name>
            <description language="ja">Multi-function timer pulse unit</description>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TCR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">MTU3_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TCR" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">MTU4_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TMDR1" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">MTU3_TMDR1</gui_name>
                <description language="ja">Timer mode register 1</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TMDR1" offset="0x00000003" size="0x00000001">
                <gui_name language="ja">MTU4_TMDR1</gui_name>
                <description language="ja">Timer mode register 1</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TIORH" offset="0x00000004" size="0x00000001">
                <gui_name language="ja">MTU3_TIORH</gui_name>
                <description language="ja">Timer I/O control register H</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TIORL" offset="0x00000005" size="0x00000001">
                <gui_name language="ja">MTU3_TIORL</gui_name>
                <description language="ja">Timer I/O control register L</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TIORH" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">MTU4_TIORH</gui_name>
                <description language="ja">Timer I/O control register H</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TIORL" offset="0x00000007" size="0x00000001">
                <gui_name language="ja">MTU4_TIORL</gui_name>
                <description language="ja">Timer I/O control register L</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TIER" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">MTU3_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TIER" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">MTU4_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TOERA" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">MTU_TOERA</gui_name>
                <description language="ja">Timer output master enable register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TGCRA" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">MTU_TGCRA</gui_name>
                <description language="ja">Timer gate control register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TOCR1A" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">MTU_TOCR1A</gui_name>
                <description language="ja">Timer output control register 1A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TOCR2A" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">MTU_TOCR2A</gui_name>
                <description language="ja">Timer output control register 2A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TCNT" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">MTU3_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TCNT" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">MTU4_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TCDRA" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">MTU_TCDRA</gui_name>
                <description language="ja">Timer cycle data register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TDDRA" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">MTU_TDDRA</gui_name>
                <description language="ja">Timer dead time data register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TGRA" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">MTU3_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TGRB" offset="0x0000001A" size="0x00000002">
                <gui_name language="ja">MTU3_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TGRA" offset="0x0000001C" size="0x00000002">
                <gui_name language="ja">MTU4_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TGRB" offset="0x0000001E" size="0x00000002">
                <gui_name language="ja">MTU4_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU_TCNTSA" offset="0x00000020" size="0x00000002">
                <gui_name language="ja">MTU_TCNTSA</gui_name>
                <description language="ja">Timer subcounter A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TCBRA" offset="0x00000022" size="0x00000002">
                <gui_name language="ja">MTU_TCBRA</gui_name>
                <description language="ja">Timer cycle buffer register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TGRC" offset="0x00000024" size="0x00000002">
                <gui_name language="ja">MTU3_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TGRD" offset="0x00000026" size="0x00000002">
                <gui_name language="ja">MTU3_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TGRC" offset="0x00000028" size="0x00000002">
                <gui_name language="ja">MTU4_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TGRD" offset="0x0000002A" size="0x00000002">
                <gui_name language="ja">MTU4_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU3_TSR" offset="0x0000002C" size="0x00000001">
                <gui_name language="ja">MTU3_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU4_TSR" offset="0x0000002D" size="0x00000001">
                <gui_name language="ja">MTU4_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TITCR1A" offset="0x00000030" size="0x00000001">
                <gui_name language="ja">MTU_TITCR1A</gui_name>
                <description language="ja">Timer interrupt skipping set register 1A</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU_TITCNT1A" offset="0x00000031" size="0x00000001">
                <gui_name language="ja">MTU_TITCNT1A</gui_name>
                <description language="ja">Timer interrupt skipping counter 1A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TBTERA" offset="0x00000032" size="0x00000001">
                <gui_name language="ja">MTU_TBTERA</gui_name>
                <description language="ja">Timer buffer transfer set register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TDERA" offset="0x00000034" size="0x00000001">
                <gui_name language="ja">MTU_TDERA</gui_name>
                <description language="ja">Timer dead time enable register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TOLBRA" offset="0x00000036" size="0x00000001">
                <gui_name language="ja">MTU_TOLBRA</gui_name>
                <description language="ja">Timer output level buffer register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TBTM" offset="0x00000038" size="0x00000001">
                <gui_name language="ja">MTU3_TBTM</gui_name>
                <description language="ja">Timer buffer operation transfer mode register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TBTM" offset="0x00000039" size="0x00000001">
                <gui_name language="ja">MTU4_TBTM</gui_name>
                <description language="ja">Timer buffer operation transfer mode register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TITMRA" offset="0x0000003A" size="0x00000001">
                <gui_name language="ja">MTU_TITMRA</gui_name>
                <description language="ja">Timer interrupt skipping mode register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TITCR2A" offset="0x0000003B" size="0x00000001">
                <gui_name language="ja">MTU_TITCR2A</gui_name>
                <description language="ja">Timer interrupt skipping set register 2A</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU_TITCNT2A" offset="0x0000003C" size="0x00000001">
                <gui_name language="ja">MTU_TITCNT2A</gui_name>
                <description language="ja">Timer interrupt skipping counter 2A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TADCR" offset="0x00000040" size="0x00000002">
                <gui_name language="ja">MTU4_TADCR</gui_name>
                <description language="ja">Timer A/D converter start request control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TADCORA" offset="0x00000044" size="0x00000002">
                <gui_name language="ja">MTU4_TADCORA</gui_name>
                <description language="ja">Timer A/D converter start request cycle set register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TADCORB" offset="0x00000046" size="0x00000002">
                <gui_name language="ja">MTU4_TADCORB</gui_name>
                <description language="ja">Timer A/D converter start request cycle set register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TADCOBRA" offset="0x00000048" size="0x00000002">
                <gui_name language="ja">MTU4_TADCOBRA</gui_name>
                <description language="ja">Timer A/D converter start request cycle set buffer register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TADCOBRB" offset="0x0000004A" size="0x00000002">
                <gui_name language="ja">MTU4_TADCOBRB</gui_name>
                <description language="ja">Timer A/D converter start request cycle set buffer register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TCR2" offset="0x0000004C" size="0x00000001">
                <gui_name language="ja">MTU3_TCR2</gui_name>
                <description language="ja">Timer control register 2</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TCR2" offset="0x0000004D" size="0x00000001">
                <gui_name language="ja">MTU4_TCR2</gui_name>
                <description language="ja">Timer control register 2</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TWCRA" offset="0x00000060" size="0x00000001">
                <gui_name language="ja">MTU_TWCRA</gui_name>
                <description language="ja">Timer waveform control register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TMDR2A" offset="0x00000070" size="0x00000001">
                <gui_name language="ja">MTU_TMDR2A</gui_name>
                <description language="ja">Timer mode register 2A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_TGRE" offset="0x00000072" size="0x00000002">
                <gui_name language="ja">MTU3_TGRE</gui_name>
                <description language="ja">Timer general register E</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TGRE" offset="0x00000074" size="0x00000002">
                <gui_name language="ja">MTU4_TGRE</gui_name>
                <description language="ja">Timer general register E</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_TGRF" offset="0x00000076" size="0x00000002">
                <gui_name language="ja">MTU4_TGRF</gui_name>
                <description language="ja">Timer general register F</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TSTRA" offset="0x00000080" size="0x00000001">
                <gui_name language="ja">MTU_TSTRA</gui_name>
                <description language="ja">Timer start register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TSYRA" offset="0x00000081" size="0x00000001">
                <gui_name language="ja">MTU_TSYRA</gui_name>
                <description language="ja">Timer synchronous register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TCSYSTR" offset="0x00000082" size="0x00000001">
                <gui_name language="ja">MTU_TCSYSTR</gui_name>
                <description language="ja">Timer counter synchronous start register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TRWERA" offset="0x00000084" size="0x00000001">
                <gui_name language="ja">MTU_TRWERA</gui_name>
                <description language="ja">Timer read-write enable register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_NFCR0" offset="0x00000090" size="0x00000001">
                <gui_name language="ja">MTU0_NFCR0</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_NFCR1" offset="0x00000091" size="0x00000001">
                <gui_name language="ja">MTU1_NFCR1</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU2_NFCR2" offset="0x00000092" size="0x00000001">
                <gui_name language="ja">MTU2_NFCR2</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU3_NFCR3" offset="0x00000093" size="0x00000001">
                <gui_name language="ja">MTU3_NFCR3</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU4_NFCR4" offset="0x00000094" size="0x00000001">
                <gui_name language="ja">MTU4_NFCR4</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_NFCR8" offset="0x00000098" size="0x00000001">
                <gui_name language="ja">MTU8_NFCR8</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_NFCRC" offset="0x00000099" size="0x00000001">
                <gui_name language="ja">MTU0_NFCRC</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TCR" offset="0x00000100" size="0x00000001">
                <gui_name language="ja">MTU0_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TMDR1" offset="0x00000101" size="0x00000001">
                <gui_name language="ja">MTU0_TMDR1</gui_name>
                <description language="ja">Timer mode register 1</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TIORH" offset="0x00000102" size="0x00000001">
                <gui_name language="ja">MTU0_TIORH</gui_name>
                <description language="ja">Timer I/O control register H</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TIORL" offset="0x00000103" size="0x00000001">
                <gui_name language="ja">MTU0_TIORL</gui_name>
                <description language="ja">Timer I/O control register L</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TIER" offset="0x00000104" size="0x00000001">
                <gui_name language="ja">MTU0_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TCNT" offset="0x00000106" size="0x00000002">
                <gui_name language="ja">MTU0_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TGRA" offset="0x00000108" size="0x00000002">
                <gui_name language="ja">MTU0_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TGRB" offset="0x0000010A" size="0x00000002">
                <gui_name language="ja">MTU0_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TGRC" offset="0x0000010C" size="0x00000002">
                <gui_name language="ja">MTU0_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TGRD" offset="0x0000010E" size="0x00000002">
                <gui_name language="ja">MTU0_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TGRE" offset="0x00000120" size="0x00000002">
                <gui_name language="ja">MTU0_TGRE</gui_name>
                <description language="ja">Timer general register E</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TGRF" offset="0x00000122" size="0x00000002">
                <gui_name language="ja">MTU0_TGRF</gui_name>
                <description language="ja">Timer general register F</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TIER2" offset="0x00000124" size="0x00000001">
                <gui_name language="ja">MTU0_TIER2</gui_name>
                <description language="ja">Timer interrupt enable register 2</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TBTM" offset="0x00000126" size="0x00000001">
                <gui_name language="ja">MTU0_TBTM</gui_name>
                <description language="ja">Timer buffer operation transfer mode register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU0_TCR2" offset="0x00000128" size="0x00000001">
                <gui_name language="ja">MTU0_TCR2</gui_name>
                <description language="ja">Timer control register 2</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TCR" offset="0x00000180" size="0x00000001">
                <gui_name language="ja">MTU1_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TMDR1" offset="0x00000181" size="0x00000001">
                <gui_name language="ja">MTU1_TMDR1</gui_name>
                <description language="ja">Timer mode register 1</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TIOR" offset="0x00000182" size="0x00000001">
                <gui_name language="ja">MTU1_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TIER" offset="0x00000184" size="0x00000001">
                <gui_name language="ja">MTU1_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU1_TSR" offset="0x00000185" size="0x00000001">
                <gui_name language="ja">MTU1_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TCNT" offset="0x00000186" size="0x00000002">
                <gui_name language="ja">MTU1_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TGRA" offset="0x00000188" size="0x00000002">
                <gui_name language="ja">MTU1_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TGRB" offset="0x0000018A" size="0x00000002">
                <gui_name language="ja">MTU1_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TICCR" offset="0x00000190" size="0x00000001">
                <gui_name language="ja">MTU1_TICCR</gui_name>
                <description language="ja">Timer input capture control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TMDR3" offset="0x00000191" size="0x00000001">
                <gui_name language="ja">MTU1_TMDR3</gui_name>
                <description language="ja">Timer mode register 3</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TCR2" offset="0x00000194" size="0x00000001">
                <gui_name language="ja">MTU1_TCR2</gui_name>
                <description language="ja">Timer control register 2</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TCNTLW" offset="0x000001A0" size="0x00000004">
                <gui_name language="ja">MTU1_TCNTLW</gui_name>
                <description language="ja">Timer longword counter</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TGRALW" offset="0x000001A4" size="0x00000004">
                <gui_name language="ja">MTU1_TGRALW</gui_name>
                <description language="ja">Timer longword general register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU1_TGRBLW" offset="0x000001A8" size="0x00000004">
                <gui_name language="ja">MTU1_TGRBLW</gui_name>
                <description language="ja">Timer longword general register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU2_TCR" offset="0x00000200" size="0x00000001">
                <gui_name language="ja">MTU2_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU2_TMDR1" offset="0x00000201" size="0x00000001">
                <gui_name language="ja">MTU2_TMDR1</gui_name>
                <description language="ja">Timer mode register 1</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU2_TIOR" offset="0x00000202" size="0x00000001">
                <gui_name language="ja">MTU2_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU2_TIER" offset="0x00000204" size="0x00000001">
                <gui_name language="ja">MTU2_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU2_TSR" offset="0x00000205" size="0x00000001">
                <gui_name language="ja">MTU2_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU2_TCNT" offset="0x00000206" size="0x00000002">
                <gui_name language="ja">MTU2_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU2_TGRA" offset="0x00000208" size="0x00000002">
                <gui_name language="ja">MTU2_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU2_TGRB" offset="0x0000020A" size="0x00000002">
                <gui_name language="ja">MTU2_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU2_TCR2" offset="0x0000020C" size="0x00000001">
                <gui_name language="ja">MTU2_TCR2</gui_name>
                <description language="ja">Timer control register 2</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TCR" offset="0x00000400" size="0x00000001">
                <gui_name language="ja">MTU8_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TMDR1" offset="0x00000401" size="0x00000001">
                <gui_name language="ja">MTU8_TMDR1</gui_name>
                <description language="ja">Timer mode register 1</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TIORH" offset="0x00000402" size="0x00000001">
                <gui_name language="ja">MTU8_TIORH</gui_name>
                <description language="ja">Timer I/O control register H</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TIORL" offset="0x00000403" size="0x00000001">
                <gui_name language="ja">MTU8_TIORL</gui_name>
                <description language="ja">Timer I/O control register L</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TIER" offset="0x00000404" size="0x00000001">
                <gui_name language="ja">MTU8_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TCR2" offset="0x00000406" size="0x00000001">
                <gui_name language="ja">MTU8_TCR2</gui_name>
                <description language="ja">Timer control register 2</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TCNT" offset="0x00000408" size="0x00000004">
                <gui_name language="ja">MTU8_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TGRA" offset="0x0000040C" size="0x00000004">
                <gui_name language="ja">MTU8_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TGRB" offset="0x00000410" size="0x00000004">
                <gui_name language="ja">MTU8_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TGRC" offset="0x00000414" size="0x00000004">
                <gui_name language="ja">MTU8_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU8_TGRD" offset="0x00000418" size="0x00000004">
                <gui_name language="ja">MTU8_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TCR" offset="0x00000800" size="0x00000001">
                <gui_name language="ja">MTU6_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TCR" offset="0x00000801" size="0x00000001">
                <gui_name language="ja">MTU7_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TMDR1" offset="0x00000802" size="0x00000001">
                <gui_name language="ja">MTU6_TMDR1</gui_name>
                <description language="ja">Timer mode register 1</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TMDR1" offset="0x00000803" size="0x00000001">
                <gui_name language="ja">MTU7_TMDR1</gui_name>
                <description language="ja">Timer mode register 1</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TIORH" offset="0x00000804" size="0x00000001">
                <gui_name language="ja">MTU6_TIORH</gui_name>
                <description language="ja">Timer I/O control register H</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TIORL" offset="0x00000805" size="0x00000001">
                <gui_name language="ja">MTU6_TIORL</gui_name>
                <description language="ja">Timer I/O control register L</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TIORH" offset="0x00000806" size="0x00000001">
                <gui_name language="ja">MTU7_TIORH</gui_name>
                <description language="ja">Timer I/O control register H</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TIORL" offset="0x00000807" size="0x00000001">
                <gui_name language="ja">MTU7_TIORL</gui_name>
                <description language="ja">Timer I/O control register L</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TIER" offset="0x00000808" size="0x00000001">
                <gui_name language="ja">MTU6_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TIER" offset="0x00000809" size="0x00000001">
                <gui_name language="ja">MTU7_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TOERB" offset="0x0000080A" size="0x00000001">
                <gui_name language="ja">MTU_TOERB</gui_name>
                <description language="ja">Timer output master enable register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TOCR1B" offset="0x0000080E" size="0x00000001">
                <gui_name language="ja">MTU_TOCR1B</gui_name>
                <description language="ja">Timer output control register 1B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TOCR2B" offset="0x0000080F" size="0x00000001">
                <gui_name language="ja">MTU_TOCR2B</gui_name>
                <description language="ja">Timer output control register 2B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TCNT" offset="0x00000810" size="0x00000002">
                <gui_name language="ja">MTU6_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TCNT" offset="0x00000812" size="0x00000002">
                <gui_name language="ja">MTU7_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TCDRB" offset="0x00000814" size="0x00000002">
                <gui_name language="ja">MTU_TCDRB</gui_name>
                <description language="ja">Timer cycle data register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TDDRB" offset="0x00000816" size="0x00000002">
                <gui_name language="ja">MTU_TDDRB</gui_name>
                <description language="ja">Timer dead time data register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TGRA" offset="0x00000818" size="0x00000002">
                <gui_name language="ja">MTU6_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TGRB" offset="0x0000081A" size="0x00000002">
                <gui_name language="ja">MTU6_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TGRA" offset="0x0000081C" size="0x00000002">
                <gui_name language="ja">MTU7_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TGRB" offset="0x0000081E" size="0x00000002">
                <gui_name language="ja">MTU7_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU_TCNTSB" offset="0x00000820" size="0x00000002">
                <gui_name language="ja">MTU_TCNTSB</gui_name>
                <description language="ja">Timer subcounter B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TCBRB" offset="0x00000822" size="0x00000002">
                <gui_name language="ja">MTU_TCBRB</gui_name>
                <description language="ja">Timer cycle buffer register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TGRC" offset="0x00000824" size="0x00000002">
                <gui_name language="ja">MTU6_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TGRD" offset="0x00000826" size="0x00000002">
                <gui_name language="ja">MTU6_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TGRC" offset="0x00000828" size="0x00000002">
                <gui_name language="ja">MTU7_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TGRD" offset="0x0000082A" size="0x00000002">
                <gui_name language="ja">MTU7_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU6_TSR" offset="0x0000082C" size="0x00000001">
                <gui_name language="ja">MTU6_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU7_TSR" offset="0x0000082D" size="0x00000001">
                <gui_name language="ja">MTU7_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TITCR1B" offset="0x00000830" size="0x00000001">
                <gui_name language="ja">MTU_TITCR1B</gui_name>
                <description language="ja">Timer interrupt skipping set register 1B</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU_TITCNT1B" offset="0x00000831" size="0x00000001">
                <gui_name language="ja">MTU_TITCNT1B</gui_name>
                <description language="ja">Timer interrupt skipping counter 1B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TBTERB" offset="0x00000832" size="0x00000001">
                <gui_name language="ja">MTU_TBTERB</gui_name>
                <description language="ja">Timer buffer transfer set register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TDERB" offset="0x00000834" size="0x00000001">
                <gui_name language="ja">MTU_TDERB</gui_name>
                <description language="ja">Timer dead time enable register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TOLBRB" offset="0x00000836" size="0x00000001">
                <gui_name language="ja">MTU_TOLBRB</gui_name>
                <description language="ja">Timer output level buffer register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TBTM" offset="0x00000838" size="0x00000001">
                <gui_name language="ja">MTU6_TBTM</gui_name>
                <description language="ja">Timer buffer operation transfer mode register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TBTM" offset="0x00000839" size="0x00000001">
                <gui_name language="ja">MTU7_TBTM</gui_name>
                <description language="ja">Timer buffer operation transfer mode register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TITMRB" offset="0x0000083A" size="0x00000001">
                <gui_name language="ja">MTU_TITMRB</gui_name>
                <description language="ja">Timer interrupt skipping mode register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TITCR2B" offset="0x0000083B" size="0x00000001">
                <gui_name language="ja">MTU_TITCR2B</gui_name>
                <description language="ja">Timer interrupt skipping set register 2B</description>
            </register>
            <register access="Read Only" base_addr="MTU" name="MTU_MTU_TITCNT2B" offset="0x0000083C" size="0x00000001">
                <gui_name language="ja">MTU_TITCNT2B</gui_name>
                <description language="ja">Timer interrupt skipping counter 2B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TADCR" offset="0x00000840" size="0x00000002">
                <gui_name language="ja">MTU7_TADCR</gui_name>
                <description language="ja">Timer A/D converter start request control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TADCORA" offset="0x00000844" size="0x00000002">
                <gui_name language="ja">MTU7_TADCORA</gui_name>
                <description language="ja">Timer A/D converter start request cycle set register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TADCORB" offset="0x00000846" size="0x00000002">
                <gui_name language="ja">MTU7_TADCORB</gui_name>
                <description language="ja">Timer A/D converter start request cycle set register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TADCOBRA" offset="0x00000848" size="0x00000002">
                <gui_name language="ja">MTU7_TADCOBRA</gui_name>
                <description language="ja">Timer A/D converter start request cycle set buffer register A</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TADCOBRB" offset="0x0000084A" size="0x00000002">
                <gui_name language="ja">MTU7_TADCOBRB</gui_name>
                <description language="ja">Timer A/D converter start request cycle set buffer register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TCR2" offset="0x0000084C" size="0x00000001">
                <gui_name language="ja">MTU6_TCR2</gui_name>
                <description language="ja">Timer control register 2</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TCR2" offset="0x0000084D" size="0x00000001">
                <gui_name language="ja">MTU7_TCR2</gui_name>
                <description language="ja">Timer control register 2</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TSYCR" offset="0x00000850" size="0x00000001">
                <gui_name language="ja">MTU6_TSYCR</gui_name>
                <description language="ja">Timer synchronous clear register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TWCRB" offset="0x00000860" size="0x00000001">
                <gui_name language="ja">MTU_TWCRB</gui_name>
                <description language="ja">Timer waveform control register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TMDR2B" offset="0x00000870" size="0x00000001">
                <gui_name language="ja">MTU_TMDR2B</gui_name>
                <description language="ja">Timer mode register 2B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_TGRE" offset="0x00000872" size="0x00000002">
                <gui_name language="ja">MTU6_TGRE</gui_name>
                <description language="ja">Timer general register E</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TGRE" offset="0x00000874" size="0x00000002">
                <gui_name language="ja">MTU7_TGRE</gui_name>
                <description language="ja">Timer general register E</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_TGRF" offset="0x00000876" size="0x00000002">
                <gui_name language="ja">MTU7_TGRF</gui_name>
                <description language="ja">Timer general register F</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TSTRB" offset="0x00000880" size="0x00000001">
                <gui_name language="ja">MTU_TSTRB</gui_name>
                <description language="ja">Timer start register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TSYRB" offset="0x00000881" size="0x00000001">
                <gui_name language="ja">MTU_TSYRB</gui_name>
                <description language="ja">Timer synchronous register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU_TRWERB" offset="0x00000884" size="0x00000001">
                <gui_name language="ja">MTU_TRWERB</gui_name>
                <description language="ja">Timer read-write enable register B</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU6_NFCR6" offset="0x00000893" size="0x00000001">
                <gui_name language="ja">MTU6_NFCR6</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU7_NFCR7" offset="0x00000894" size="0x00000001">
                <gui_name language="ja">MTU7_NFCR7</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_NFCR5" offset="0x00000895" size="0x00000001">
                <gui_name language="ja">MTU5_NFCR5</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCNTU" offset="0x00000A80" size="0x00000002">
                <gui_name language="ja">MTU5_TCNTU</gui_name>
                <description language="ja">Timer counter U</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TGRU" offset="0x00000A82" size="0x00000002">
                <gui_name language="ja">MTU5_TGRU</gui_name>
                <description language="ja">Timer general register U</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCRU" offset="0x00000A84" size="0x00000001">
                <gui_name language="ja">MTU5_TCRU</gui_name>
                <description language="ja">Timer control register U</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCR2U" offset="0x00000A85" size="0x00000001">
                <gui_name language="ja">MTU5_TCR2U</gui_name>
                <description language="ja">Timer control register 2U</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TIORU" offset="0x00000A86" size="0x00000001">
                <gui_name language="ja">MTU5_TIORU</gui_name>
                <description language="ja">Timer I/O control register U</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCNTV" offset="0x00000A90" size="0x00000002">
                <gui_name language="ja">MTU5_TCNTV</gui_name>
                <description language="ja">Timer counter V</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TGRV" offset="0x00000A92" size="0x00000002">
                <gui_name language="ja">MTU5_TGRV</gui_name>
                <description language="ja">Timer general register V</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCRV" offset="0x00000A94" size="0x00000001">
                <gui_name language="ja">MTU5_TCRV</gui_name>
                <description language="ja">Timer control register V</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCR2V" offset="0x00000A95" size="0x00000001">
                <gui_name language="ja">MTU5_TCR2V</gui_name>
                <description language="ja">Timer control register 2V</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TIORV" offset="0x00000A96" size="0x00000001">
                <gui_name language="ja">MTU5_TIORV</gui_name>
                <description language="ja">Timer I/O control register V</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCNTW" offset="0x00000AA0" size="0x00000002">
                <gui_name language="ja">MTU5_TCNTW</gui_name>
                <description language="ja">Timer counter W</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TGRW" offset="0x00000AA2" size="0x00000002">
                <gui_name language="ja">MTU5_TGRW</gui_name>
                <description language="ja">Timer general register W</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCRW" offset="0x00000AA4" size="0x00000001">
                <gui_name language="ja">MTU5_TCRW</gui_name>
                <description language="ja">Timer control register W</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCR2W" offset="0x00000AA5" size="0x00000001">
                <gui_name language="ja">MTU5_TCR2W</gui_name>
                <description language="ja">Timer control register 2W</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TIORW" offset="0x00000AA6" size="0x00000001">
                <gui_name language="ja">MTU5_TIORW</gui_name>
                <description language="ja">Timer I/O control register W</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TIER" offset="0x00000AB2" size="0x00000001">
                <gui_name language="ja">MTU5_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TSTR" offset="0x00000AB4" size="0x00000001">
                <gui_name language="ja">MTU5_TSTR</gui_name>
                <description language="ja">Timer start register</description>
            </register>
            <register access="Read Write" base_addr="MTU" name="MTU_MTU5_TCNTCMPCLR" offset="0x00000AB6" size="0x00000001">
                <gui_name language="ja">MTU5_TCNTCMPCLR</gui_name>
                <description language="ja">Timer compare match clear register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="GPT" offset="0xA006C000">
            <gui_name language="ja">GPT</gui_name>
            <description language="ja">General PWM timer</description>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTSTR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">GPT_GTSTR</gui_name>
                <description language="ja">General PWM timer software start register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_NFCR" offset="0x00000002" size="0x00000002">
                <gui_name language="ja">GPT_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTHSCR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">GPT_GTHSCR</gui_name>
                <description language="ja">General PWM timer hardware source start/stop control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTHCCR" offset="0x00000006" size="0x00000002">
                <gui_name language="ja">GPT_GTHCCR</gui_name>
                <description language="ja">General PWM timer hardware source clear control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTHSSR" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">GPT_GTHSSR</gui_name>
                <description language="ja">General PWM timer hardware start source select register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTHPSR" offset="0x0000000A" size="0x00000002">
                <gui_name language="ja">GPT_GTHPSR</gui_name>
                <description language="ja">General PWM timer hardware stop/clear source select register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTWP" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">GPT_GTWP</gui_name>
                <description language="ja">General PWM timer write-protection register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTSYNC" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">GPT_GTSYNC</gui_name>
                <description language="ja">General PWM timer sync register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTETINT" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">GPT_GTETINT</gui_name>
                <description language="ja">General PWM timer external trigger input interrupt register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTBDR" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">GPT_GTBDR</gui_name>
                <description language="ja">General PWM timer buffer operation disable register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT_GTSWP" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">GPT_GTSWP</gui_name>
                <description language="ja">General PWM timer start write-protection register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTIOR" offset="0x00000100" size="0x00000002">
                <gui_name language="ja">GPT0_GTIOR</gui_name>
                <description language="ja">General PWM timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTINTAD" offset="0x00000102" size="0x00000002">
                <gui_name language="ja">GPT0_GTINTAD</gui_name>
                <description language="ja">General PWM timer interrupt output setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTCR" offset="0x00000104" size="0x00000002">
                <gui_name language="ja">GPT0_GTCR</gui_name>
                <description language="ja">General PWM timer control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTBER" offset="0x00000106" size="0x00000002">
                <gui_name language="ja">GPT0_GTBER</gui_name>
                <description language="ja">General PWM timer buffer enable register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTUDC" offset="0x00000108" size="0x00000002">
                <gui_name language="ja">GPT0_GTUDC</gui_name>
                <description language="ja">General PWM timer count direction register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTITC" offset="0x0000010A" size="0x00000002">
                <gui_name language="ja">GPT0_GTITC</gui_name>
                <description language="ja">General PWM timer interrupt and A/D converter start request skipping setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTST" offset="0x0000010C" size="0x00000002">
                <gui_name language="ja">GPT0_GTST</gui_name>
                <description language="ja">General PWM timer status register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTCNT" offset="0x0000010E" size="0x00000002">
                <gui_name language="ja">GPT0_GTCNT</gui_name>
                <description language="ja">General PWM timer counter</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTCCRA" offset="0x00000110" size="0x00000002">
                <gui_name language="ja">GPT0_GTCCRA</gui_name>
                <description language="ja">General PWM timer compare capture register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTCCRB" offset="0x00000112" size="0x00000002">
                <gui_name language="ja">GPT0_GTCCRB</gui_name>
                <description language="ja">General PWM timer compare capture register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTCCRC" offset="0x00000114" size="0x00000002">
                <gui_name language="ja">GPT0_GTCCRC</gui_name>
                <description language="ja">General PWM timer compare capture register C</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTCCRD" offset="0x00000116" size="0x00000002">
                <gui_name language="ja">GPT0_GTCCRD</gui_name>
                <description language="ja">General PWM timer compare capture register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTCCRE" offset="0x00000118" size="0x00000002">
                <gui_name language="ja">GPT0_GTCCRE</gui_name>
                <description language="ja">General PWM timer compare capture register E</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTCCRF" offset="0x0000011A" size="0x00000002">
                <gui_name language="ja">GPT0_GTCCRF</gui_name>
                <description language="ja">General PWM timer compare capture register F</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTPR" offset="0x0000011C" size="0x00000002">
                <gui_name language="ja">GPT0_GTPR</gui_name>
                <description language="ja">General PWM timer cycle setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTPBR" offset="0x0000011E" size="0x00000002">
                <gui_name language="ja">GPT0_GTPBR</gui_name>
                <description language="ja">General PWM timer cycle setting buffer register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTPDBR" offset="0x00000120" size="0x00000002">
                <gui_name language="ja">GPT0_GTPDBR</gui_name>
                <description language="ja">General PWM timer cycle setting double-buffer register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTADTRA" offset="0x00000124" size="0x00000002">
                <gui_name language="ja">GPT0_GTADTRA</gui_name>
                <description language="ja">A/D converter start request timing register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTADTBRA" offset="0x00000126" size="0x00000002">
                <gui_name language="ja">GPT0_GTADTBRA</gui_name>
                <description language="ja">A/D converter start request timing buffer register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTADTDBRA" offset="0x00000128" size="0x00000002">
                <gui_name language="ja">GPT0_GTADTDBRA</gui_name>
                <description language="ja">A/D Converter start request timing double-buffer register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTADTRB" offset="0x0000012C" size="0x00000002">
                <gui_name language="ja">GPT0_GTADTRB</gui_name>
                <description language="ja">A/D Converter start request timing register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTADTBRB" offset="0x0000012E" size="0x00000002">
                <gui_name language="ja">GPT0_GTADTBRB</gui_name>
                <description language="ja">A/D Converter start request timing buffer register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTADTDBRB" offset="0x00000130" size="0x00000002">
                <gui_name language="ja">GPT0_GTADTDBRB</gui_name>
                <description language="ja">A/D Converter start request timing double-buffer register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTONCR" offset="0x00000134" size="0x00000002">
                <gui_name language="ja">GPT0_GTONCR</gui_name>
                <description language="ja">General PWM timer output negate control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTDTCR" offset="0x00000136" size="0x00000002">
                <gui_name language="ja">GPT0_GTDTCR</gui_name>
                <description language="ja">General PWM timer dead time control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTDVU" offset="0x00000138" size="0x00000002">
                <gui_name language="ja">GPT0_GTDVU</gui_name>
                <description language="ja">General PWM timer dead time value register U</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTDVD" offset="0x0000013A" size="0x00000002">
                <gui_name language="ja">GPT0_GTDVD</gui_name>
                <description language="ja">General PWM timer dead time value register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTDBU" offset="0x0000013C" size="0x00000002">
                <gui_name language="ja">GPT0_GTDBU</gui_name>
                <description language="ja">General PWM timer dead time buffer register U</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTDBD" offset="0x0000013E" size="0x00000002">
                <gui_name language="ja">GPT0_GTDBD</gui_name>
                <description language="ja">General PWM timer dead time buffer register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTSOS" offset="0x00000140" size="0x00000002">
                <gui_name language="ja">GPT0_GTSOS</gui_name>
                <description language="ja">General PWM timer output protection function status register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT0_GTSOTR" offset="0x00000142" size="0x00000002">
                <gui_name language="ja">GPT0_GTSOTR</gui_name>
                <description language="ja">General PWM timer output protection function temporary release register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTIOR" offset="0x00000180" size="0x00000002">
                <gui_name language="ja">GPT1_GTIOR</gui_name>
                <description language="ja">General PWM timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTINTAD" offset="0x00000182" size="0x00000002">
                <gui_name language="ja">GPT1_GTINTAD</gui_name>
                <description language="ja">General PWM timer interrupt output setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTCR" offset="0x00000184" size="0x00000002">
                <gui_name language="ja">GPT1_GTCR</gui_name>
                <description language="ja">General PWM timer control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTBER" offset="0x00000186" size="0x00000002">
                <gui_name language="ja">GPT1_GTBER</gui_name>
                <description language="ja">General PWM timer buffer enable register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTUDC" offset="0x00000188" size="0x00000002">
                <gui_name language="ja">GPT1_GTUDC</gui_name>
                <description language="ja">General PWM timer count direction register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTITC" offset="0x0000018A" size="0x00000002">
                <gui_name language="ja">GPT1_GTITC</gui_name>
                <description language="ja">General PWM timer interrupt and A/D converter start request skipping setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTST" offset="0x0000018C" size="0x00000002">
                <gui_name language="ja">GPT1_GTST</gui_name>
                <description language="ja">General PWM timer status register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTCNT" offset="0x0000018E" size="0x00000002">
                <gui_name language="ja">GPT1_GTCNT</gui_name>
                <description language="ja">General PWM timer counter</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTCCRA" offset="0x00000190" size="0x00000002">
                <gui_name language="ja">GPT1_GTCCRA</gui_name>
                <description language="ja">General PWM timer compare capture register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTCCRB" offset="0x00000192" size="0x00000002">
                <gui_name language="ja">GPT1_GTCCRB</gui_name>
                <description language="ja">General PWM timer compare capture register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTCCRC" offset="0x00000194" size="0x00000002">
                <gui_name language="ja">GPT1_GTCCRC</gui_name>
                <description language="ja">General PWM timer compare capture register C</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTCCRD" offset="0x00000196" size="0x00000002">
                <gui_name language="ja">GPT1_GTCCRD</gui_name>
                <description language="ja">General PWM timer compare capture register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTCCRE" offset="0x00000198" size="0x00000002">
                <gui_name language="ja">GPT1_GTCCRE</gui_name>
                <description language="ja">General PWM timer compare capture register E</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTCCRF" offset="0x0000019A" size="0x00000002">
                <gui_name language="ja">GPT1_GTCCRF</gui_name>
                <description language="ja">General PWM timer compare capture register F</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTPR" offset="0x0000019C" size="0x00000002">
                <gui_name language="ja">GPT1_GTPR</gui_name>
                <description language="ja">General PWM timer cycle setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTPBR" offset="0x0000019E" size="0x00000002">
                <gui_name language="ja">GPT1_GTPBR</gui_name>
                <description language="ja">General PWM timer cycle setting buffer register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTPDBR" offset="0x000001A0" size="0x00000002">
                <gui_name language="ja">GPT1_GTPDBR</gui_name>
                <description language="ja">General PWM timer cycle setting double-buffer register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTADTRA" offset="0x000001A4" size="0x00000002">
                <gui_name language="ja">GPT1_GTADTRA</gui_name>
                <description language="ja">A/D converter start request timing register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTADTBRA" offset="0x000001A6" size="0x00000002">
                <gui_name language="ja">GPT1_GTADTBRA</gui_name>
                <description language="ja">A/D converter start request timing buffer register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTADTDBRA" offset="0x000001A8" size="0x00000002">
                <gui_name language="ja">GPT1_GTADTDBRA</gui_name>
                <description language="ja">A/D converter start request timing double-buffer register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTADTRB" offset="0x000001AC" size="0x00000002">
                <gui_name language="ja">GPT1_GTADTRB</gui_name>
                <description language="ja">A/D converter start request timing register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTADTBRB" offset="0x000001AE" size="0x00000002">
                <gui_name language="ja">GPT1_GTADTBRB</gui_name>
                <description language="ja">A/D converter start request timing buffer register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTADTDBRB" offset="0x000001B0" size="0x00000002">
                <gui_name language="ja">GPT1_GTADTDBRB</gui_name>
                <description language="ja">A/D converter start request timing double-buffer register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTONCR" offset="0x000001B4" size="0x00000002">
                <gui_name language="ja">GPT1_GTONCR</gui_name>
                <description language="ja">General PWM timer output negate control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTDTCR" offset="0x000001B6" size="0x00000002">
                <gui_name language="ja">GPT1_GTDTCR</gui_name>
                <description language="ja">General PWM timer dead time control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTDVU" offset="0x000001B8" size="0x00000002">
                <gui_name language="ja">GPT1_GTDVU</gui_name>
                <description language="ja">General PWM timer dead time value register U</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTDVD" offset="0x000001BA" size="0x00000002">
                <gui_name language="ja">GPT1_GTDVD</gui_name>
                <description language="ja">General PWM timer dead time value register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTDBU" offset="0x000001BC" size="0x00000002">
                <gui_name language="ja">GPT1_GTDBU</gui_name>
                <description language="ja">General PWM timer dead time buffer register U</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTDBD" offset="0x000001BE" size="0x00000002">
                <gui_name language="ja">GPT1_GTDBD</gui_name>
                <description language="ja">General PWM timer dead time buffer register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTSOS" offset="0x000001C0" size="0x00000002">
                <gui_name language="ja">GPT1_GTSOS</gui_name>
                <description language="ja">General PWM timer output protection function status register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT1_GTSOTR" offset="0x000001C2" size="0x00000002">
                <gui_name language="ja">GPT1_GTSOTR</gui_name>
                <description language="ja">General PWM timer output protection function temporary release register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTIOR" offset="0x00000200" size="0x00000002">
                <gui_name language="ja">GPT2_GTIOR</gui_name>
                <description language="ja">General PWM timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTINTAD" offset="0x00000202" size="0x00000002">
                <gui_name language="ja">GPT2_GTINTAD</gui_name>
                <description language="ja">General PWM timer interrupt output setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTCR" offset="0x00000204" size="0x00000002">
                <gui_name language="ja">GPT2_GTCR</gui_name>
                <description language="ja">General PWM timer control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTBER" offset="0x00000206" size="0x00000002">
                <gui_name language="ja">GPT2_GTBER</gui_name>
                <description language="ja">General PWM timer buffer enable register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTUDC" offset="0x00000208" size="0x00000002">
                <gui_name language="ja">GPT2_GTUDC</gui_name>
                <description language="ja">General PWM timer count direction register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTITC" offset="0x0000020A" size="0x00000002">
                <gui_name language="ja">GPT2_GTITC</gui_name>
                <description language="ja">General PWM timer interrupt and A/D converter start request skipping setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTST" offset="0x0000020C" size="0x00000002">
                <gui_name language="ja">GPT2_GTST</gui_name>
                <description language="ja">General PWM timer status register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTCNT" offset="0x0000020E" size="0x00000002">
                <gui_name language="ja">GPT2_GTCNT</gui_name>
                <description language="ja">General PWM timer counter</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTCCRA" offset="0x00000210" size="0x00000002">
                <gui_name language="ja">GPT2_GTCCRA</gui_name>
                <description language="ja">General PWM timer compare capture register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTCCRB" offset="0x00000212" size="0x00000002">
                <gui_name language="ja">GPT2_GTCCRB</gui_name>
                <description language="ja">General PWM timer compare capture register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTCCRC" offset="0x00000214" size="0x00000002">
                <gui_name language="ja">GPT2_GTCCRC</gui_name>
                <description language="ja">General PWM timer compare capture register C</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTCCRD" offset="0x00000216" size="0x00000002">
                <gui_name language="ja">GPT2_GTCCRD</gui_name>
                <description language="ja">General PWM timer compare capture register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTCCRE" offset="0x00000218" size="0x00000002">
                <gui_name language="ja">GPT2_GTCCRE</gui_name>
                <description language="ja">General PWM timer compare capture register E</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTCCRF" offset="0x0000021A" size="0x00000002">
                <gui_name language="ja">GPT2_GTCCRF</gui_name>
                <description language="ja">General PWM timer compare capture register F</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTPR" offset="0x0000021C" size="0x00000002">
                <gui_name language="ja">GPT2_GTPR</gui_name>
                <description language="ja">General PWM timer cycle setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTPBR" offset="0x0000021E" size="0x00000002">
                <gui_name language="ja">GPT2_GTPBR</gui_name>
                <description language="ja">General PWM timer cycle setting buffer register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTPDBR" offset="0x00000220" size="0x00000002">
                <gui_name language="ja">GPT2_GTPDBR</gui_name>
                <description language="ja">General PWM timer cycle setting double-buffer register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTADTRA" offset="0x00000224" size="0x00000002">
                <gui_name language="ja">GPT2_GTADTRA</gui_name>
                <description language="ja">A/D converter start request timing register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTADTBRA" offset="0x00000226" size="0x00000002">
                <gui_name language="ja">GPT2_GTADTBRA</gui_name>
                <description language="ja">A/D converter start request timing buffer register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTADTDBRA" offset="0x00000228" size="0x00000002">
                <gui_name language="ja">GPT2_GTADTDBRA</gui_name>
                <description language="ja">A/D converter start request timing double-buffer register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTADTRB" offset="0x0000022C" size="0x00000002">
                <gui_name language="ja">GPT2_GTADTRB</gui_name>
                <description language="ja">A/D converter start request timing register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTADTBRB" offset="0x0000022E" size="0x00000002">
                <gui_name language="ja">GPT2_GTADTBRB</gui_name>
                <description language="ja">A/D converter start request timing buffer register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTADTDBRB" offset="0x00000230" size="0x00000002">
                <gui_name language="ja">GPT2_GTADTDBRB</gui_name>
                <description language="ja">A/D converter start request timing double-buffer register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTONCR" offset="0x00000234" size="0x00000002">
                <gui_name language="ja">GPT2_GTONCR</gui_name>
                <description language="ja">General PWM timer output negate control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTDTCR" offset="0x00000236" size="0x00000002">
                <gui_name language="ja">GPT2_GTDTCR</gui_name>
                <description language="ja">General PWM timer dead time control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTDVU" offset="0x00000238" size="0x00000002">
                <gui_name language="ja">GPT2_GTDVU</gui_name>
                <description language="ja">General PWM timer dead time value register U</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTDVD" offset="0x0000023A" size="0x00000002">
                <gui_name language="ja">GPT2_GTDVD</gui_name>
                <description language="ja">General PWM timer dead time value register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTDBU" offset="0x0000023C" size="0x00000002">
                <gui_name language="ja">GPT2_GTDBU</gui_name>
                <description language="ja">General PWM timer dead time buffer register U</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTDBD" offset="0x0000023E" size="0x00000002">
                <gui_name language="ja">GPT2_GTDBD</gui_name>
                <description language="ja">General PWM timer dead time buffer register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTSOS" offset="0x00000240" size="0x00000002">
                <gui_name language="ja">GPT2_GTSOS</gui_name>
                <description language="ja">General PWM timer output protection function status register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT2_GTSOTR" offset="0x00000242" size="0x00000002">
                <gui_name language="ja">GPT2_GTSOTR</gui_name>
                <description language="ja">General PWM timer output protection function temporary release register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTIOR" offset="0x00000280" size="0x00000002">
                <gui_name language="ja">GPT3_GTIOR</gui_name>
                <description language="ja">General PWM timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTINTAD" offset="0x00000282" size="0x00000002">
                <gui_name language="ja">GPT3_GTINTAD</gui_name>
                <description language="ja">General PWM timer interrupt output setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTCR" offset="0x00000284" size="0x00000002">
                <gui_name language="ja">GPT3_GTCR</gui_name>
                <description language="ja">General PWM timer control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTBER" offset="0x00000286" size="0x00000002">
                <gui_name language="ja">GPT3_GTBER</gui_name>
                <description language="ja">General PWM timer buffer enable register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTUDC" offset="0x00000288" size="0x00000002">
                <gui_name language="ja">GPT3_GTUDC</gui_name>
                <description language="ja">General PWM timer count direction register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTITC" offset="0x0000028A" size="0x00000002">
                <gui_name language="ja">GPT3_GTITC</gui_name>
                <description language="ja">General PWM timer interrupt and A/D converter start request skipping setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTST" offset="0x0000028C" size="0x00000002">
                <gui_name language="ja">GPT3_GTST</gui_name>
                <description language="ja">General PWM timer status register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTCNT" offset="0x0000028E" size="0x00000002">
                <gui_name language="ja">GPT3_GTCNT</gui_name>
                <description language="ja">General PWM timer counter</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTCCRA" offset="0x00000290" size="0x00000002">
                <gui_name language="ja">GPT3_GTCCRA</gui_name>
                <description language="ja">General PWM timer compare capture register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTCCRB" offset="0x00000292" size="0x00000002">
                <gui_name language="ja">GPT3_GTCCRB</gui_name>
                <description language="ja">General PWM timer compare capture register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTCCRC" offset="0x00000294" size="0x00000002">
                <gui_name language="ja">GPT3_GTCCRC</gui_name>
                <description language="ja">General PWM timer compare capture register C</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTCCRD" offset="0x00000296" size="0x00000002">
                <gui_name language="ja">GPT3_GTCCRD</gui_name>
                <description language="ja">General PWM timer compare capture register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTCCRE" offset="0x00000298" size="0x00000002">
                <gui_name language="ja">GPT3_GTCCRE</gui_name>
                <description language="ja">General PWM timer compare capture register E</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTCCRF" offset="0x0000029A" size="0x00000002">
                <gui_name language="ja">GPT3_GTCCRF</gui_name>
                <description language="ja">General PWM timer compare capture register F</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTPR" offset="0x0000029C" size="0x00000002">
                <gui_name language="ja">GPT3_GTPR</gui_name>
                <description language="ja">General PWM timer cycle setting register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTPBR" offset="0x0000029E" size="0x00000002">
                <gui_name language="ja">GPT3_GTPBR</gui_name>
                <description language="ja">General PWM timer cycle setting buffer register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTPDBR" offset="0x000002A0" size="0x00000002">
                <gui_name language="ja">GPT3_GTPDBR</gui_name>
                <description language="ja">General PWM timer cycle setting double-buffer register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTADTRA" offset="0x000002A4" size="0x00000002">
                <gui_name language="ja">GPT3_GTADTRA</gui_name>
                <description language="ja">A/D converter start request timing Register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTADTBRA" offset="0x000002A6" size="0x00000002">
                <gui_name language="ja">GPT3_GTADTBRA</gui_name>
                <description language="ja">A/D converter start request timing buffer register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTADTDBRA" offset="0x000002A8" size="0x00000002">
                <gui_name language="ja">GPT3_GTADTDBRA</gui_name>
                <description language="ja">A/D converter start request timing double-buffer register A</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTADTRB" offset="0x000002AC" size="0x00000002">
                <gui_name language="ja">GPT3_GTADTRB</gui_name>
                <description language="ja">A/D converter start request timing register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTADTBRB" offset="0x000002AE" size="0x00000002">
                <gui_name language="ja">GPT3_GTADTBRB</gui_name>
                <description language="ja">A/D converter start request timing buffer register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTADTDBRB" offset="0x000002B0" size="0x00000002">
                <gui_name language="ja">GPT3_GTADTDBRB</gui_name>
                <description language="ja">A/D converter start request timing double-buffer register B</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTONCR" offset="0x000002B4" size="0x00000002">
                <gui_name language="ja">GPT3_GTONCR</gui_name>
                <description language="ja">General PWM timer output negate control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTDTCR" offset="0x000002B6" size="0x00000002">
                <gui_name language="ja">GPT3_GTDTCR</gui_name>
                <description language="ja">General PWM timer dead time control register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTDVU" offset="0x000002B8" size="0x00000002">
                <gui_name language="ja">GPT3_GTDVU</gui_name>
                <description language="ja">General PWM timer dead time value register U</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTDVD" offset="0x000002BA" size="0x00000002">
                <gui_name language="ja">GPT3_GTDVD</gui_name>
                <description language="ja">General PWM timer dead time value register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTDBU" offset="0x000002BC" size="0x00000002">
                <gui_name language="ja">GPT3_GTDBU</gui_name>
                <description language="ja">General PWM timer dead time buffer register U</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTDBD" offset="0x000002BE" size="0x00000002">
                <gui_name language="ja">GPT3_GTDBD</gui_name>
                <description language="ja">General PWM timer dead time buffer register D</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTSOS" offset="0x000002C0" size="0x00000002">
                <gui_name language="ja">GPT3_GTSOS</gui_name>
                <description language="ja">General PWM timer output protection function status register</description>
            </register>
            <register access="Read Write" base_addr="GPT" name="GPT_GPT3_GTSOTR" offset="0x000002C2" size="0x00000002">
                <gui_name language="ja">GPT3_GTSOTR</gui_name>
                <description language="ja">General PWM timer output protection function temporary release register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="DSMIF" offset="0xA0072000">
            <gui_name language="ja">DSMIF</gui_name>
            <description language="ja">Delta sigma interface</description>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_UVWCTL" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">UVWCTL</gui_name>
                <description language="ja">UVW control register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_UVWSTA" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">UVWSTA</gui_name>
                <description language="ja">UVW status register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_UVWIUNCMP" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">UVWIUNCMP</gui_name>
                <description language="ja">UVW overcurrent abnormality detection lower limit setting register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_UVWIOVCMP" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">UVWIOVCMP</gui_name>
                <description language="ja">UVW overcurrent abnormality detection upper limit setting register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_UVWSCUNCMP" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">UVWSCUNCMP</gui_name>
                <description language="ja">UVW short abnormality detection 0 data input threshold setting register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_UVWSCOVCMP" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">UVWSCOVCMP</gui_name>
                <description language="ja">UVW short abnormality detection 1 data input threshold setting register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_UVWIGUNCMP" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">UVWIGUNCMP</gui_name>
                <description language="ja">UVW total current abnormality detection lower limit setting register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_UVWIGOVCMP" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">UVWIGOVCMP</gui_name>
                <description language="ja">UVW total current abnormality detection upper limit setting register</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_U1DATA" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">U1DATA</gui_name>
                <description language="ja">Channel U current value register 1</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_U1CDATA" offset="0x00000024" size="0x00000004">
                <gui_name language="ja">U1CDATA</gui_name>
                <description language="ja">Channel U current value peak trigger capture register 1</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_U1VDATA" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">U1VDATA</gui_name>
                <description language="ja">Channel U current value valley trigger capture register 1</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_U2DATA" offset="0x0000002C" size="0x00000004">
                <gui_name language="ja">U2DATA</gui_name>
                <description language="ja">Channel U current value register 2</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_V1DATA" offset="0x00000030" size="0x00000004">
                <gui_name language="ja">V1DATA</gui_name>
                <description language="ja">Channel V current value register 1</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_V1CDATA" offset="0x00000034" size="0x00000004">
                <gui_name language="ja">V1CDATA</gui_name>
                <description language="ja">Channel V current value 1 peak trigger capture register</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_V1VDATA" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">V1VDATA</gui_name>
                <description language="ja">Channel V current value 1 valley trigger capture register</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_V2DATA" offset="0x0000003C" size="0x00000004">
                <gui_name language="ja">V2DATA</gui_name>
                <description language="ja">Channel V current value register 2</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_W1DATA" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">W1DATA</gui_name>
                <description language="ja">Channel W current value register 1</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_W1CDATA" offset="0x00000044" size="0x00000004">
                <gui_name language="ja">W1CDATA</gui_name>
                <description language="ja">Channel W current value 1 peak trigger capture register</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_W1VDATA" offset="0x00000048" size="0x00000004">
                <gui_name language="ja">W1VDATA</gui_name>
                <description language="ja">Channel W current value 1 valley trigger capture register</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_W2DATA" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">W2DATA</gui_name>
                <description language="ja">Channel W current value register 2</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_XYZCTL" offset="0x00000080" size="0x00000004">
                <gui_name language="ja">XYZCTL</gui_name>
                <description language="ja">XYZ control register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_XYZSTA" offset="0x00000084" size="0x00000004">
                <gui_name language="ja">XYZSTA</gui_name>
                <description language="ja">XYZ status register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_XYZIUNCMP" offset="0x00000098" size="0x00000004">
                <gui_name language="ja">XYZIUNCMP</gui_name>
                <description language="ja">XYZ overcurrent abnormality detection lower limit setting register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_XYZIOVCMP" offset="0x0000009C" size="0x00000004">
                <gui_name language="ja">XYZIOVCMP</gui_name>
                <description language="ja">XYZ overcurrent abnormality detection upper limit setting register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_XYZSCUNCMP" offset="0x00000090" size="0x00000004">
                <gui_name language="ja">XYZSCUNCMP</gui_name>
                <description language="ja">XYZ short abnormality detection 0 data input threshold setting register</description>
            </register>
            <register access="Read Write" base_addr="DSMIF" name="DSMIF_XYZSCOVCMP" offset="0x00000094" size="0x00000004">
                <gui_name language="ja">XYZSCOVCMP</gui_name>
                <description language="ja">XYZ short abnormality detection 1 data input threshold setting register</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_X1DATA" offset="0x000000A0" size="0x00000004">
                <gui_name language="ja">X1DATA</gui_name>
                <description language="ja">Channel X current value register  1</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_X1CDATA" offset="0x000000A4" size="0x00000004">
                <gui_name language="ja">X1CDATA</gui_name>
                <description language="ja">Channel X current value peak trigger capture register 1</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_X1VDATA" offset="0x000000A8" size="0x00000004">
                <gui_name language="ja">X1VDATA</gui_name>
                <description language="ja">Channel X current value valley trigger capture register 1</description>
            </register>
            <register access="Read Only" base_addr="DSMIF" name="DSMIF_X2DATA" offset="0x000000AC" size="0x00000004">
                <gui_name language="ja">X2DATA</gui_name>
                <description language="ja">Channel X current value register 2</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="RSCAN" offset="0xA0078000">
            <gui_name language="ja">CAN</gui_name>
            <description language="ja">CAN module</description>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0C0CFG" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">RSCAN0C0CFG</gui_name>
                <description language="ja">Channel 0 configuration register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0C0CTR" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">RSCAN0C0CTR</gui_name>
                <description language="ja">Channel 0 control register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0C0STS" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">RSCAN0C0STS</gui_name>
                <description language="ja">Channel 0 status register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0C0ERFL" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">RSCAN0C0ERFL</gui_name>
                <description language="ja">Channel 0 error flag register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0C1CFG" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">RSCAN0C1CFG</gui_name>
                <description language="ja">Channel 1 configuration register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0C1CTR" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">RSCAN0C1CTR</gui_name>
                <description language="ja">Channel 1 control register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0C1STS" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">RSCAN0C1STS</gui_name>
                <description language="ja">Channel 1 status register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0C1ERFL" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">RSCAN0C1ERFL</gui_name>
                <description language="ja">Channel 1 error flag register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GCFG" offset="0x00000084" size="0x00000004">
                <gui_name language="ja">RSCAN0GCFG</gui_name>
                <description language="ja">Global configuration register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GCTR" offset="0x00000088" size="0x00000004">
                <gui_name language="ja">RSCAN0GCTR</gui_name>
                <description language="ja">Global control register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0GSTS" offset="0x0000008C" size="0x00000004">
                <gui_name language="ja">RSCAN0GSTS</gui_name>
                <description language="ja">Global status register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GERFL" offset="0x00000090" size="0x00000004">
                <gui_name language="ja">RSCAN0GERFL</gui_name>
                <description language="ja">Global error flag register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0GTSC" offset="0x00000094" size="0x00000004">
                <gui_name language="ja">RSCAN0GTSC</gui_name>
                <description language="ja">Global time stamp counter register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLECTR" offset="0x00000098" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLECTR</gui_name>
                <description language="ja">Receive rule entry control register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLCFG0" offset="0x0000009C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLCFG0</gui_name>
                <description language="ja">Receive rule configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RMNB" offset="0x000000A4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMNB</gui_name>
                <description language="ja">Receive buffer number register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RMND0" offset="0x000000A8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMND0</gui_name>
                <description language="ja">Receive buffer new data register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFCC0" offset="0x000000B8" size="0x00000004">
                <gui_name language="ja">RSCAN0RFCC0</gui_name>
                <description language="ja">Receive FIFO buffer configuration and control register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFCC1" offset="0x000000BC" size="0x00000004">
                <gui_name language="ja">RSCAN0RFCC1</gui_name>
                <description language="ja">Receive FIFO buffer configuration and control register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFCC2" offset="0x000000C0" size="0x00000004">
                <gui_name language="ja">RSCAN0RFCC2</gui_name>
                <description language="ja">Receive FIFO buffer configuration and control register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFCC3" offset="0x000000C4" size="0x00000004">
                <gui_name language="ja">RSCAN0RFCC3</gui_name>
                <description language="ja">Receive FIFO buffer configuration and control register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFCC4" offset="0x000000C8" size="0x00000004">
                <gui_name language="ja">RSCAN0RFCC4</gui_name>
                <description language="ja">Receive FIFO buffer configuration and control register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFCC5" offset="0x000000CC" size="0x00000004">
                <gui_name language="ja">RSCAN0RFCC5</gui_name>
                <description language="ja">Receive FIFO buffer configuration and control register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFCC6" offset="0x000000D0" size="0x00000004">
                <gui_name language="ja">RSCAN0RFCC6</gui_name>
                <description language="ja">Receive FIFO buffer configuration and control register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFCC7" offset="0x000000D4" size="0x00000004">
                <gui_name language="ja">RSCAN0RFCC7</gui_name>
                <description language="ja">Receive FIFO buffer configuration and control register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFSTS0" offset="0x000000D8" size="0x00000004">
                <gui_name language="ja">RSCAN0RFSTS0</gui_name>
                <description language="ja">Receive FIFO buffer status register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFSTS1" offset="0x000000DC" size="0x00000004">
                <gui_name language="ja">RSCAN0RFSTS1</gui_name>
                <description language="ja">Receive FIFO buffer status register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFSTS2" offset="0x000000E0" size="0x00000004">
                <gui_name language="ja">RSCAN0RFSTS2</gui_name>
                <description language="ja">Receive FIFO buffer status register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFSTS3" offset="0x000000E4" size="0x00000004">
                <gui_name language="ja">RSCAN0RFSTS3</gui_name>
                <description language="ja">Receive FIFO buffer status register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFSTS4" offset="0x000000E8" size="0x00000004">
                <gui_name language="ja">RSCAN0RFSTS4</gui_name>
                <description language="ja">Receive FIFO buffer status register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFSTS5" offset="0x000000EC" size="0x00000004">
                <gui_name language="ja">RSCAN0RFSTS5</gui_name>
                <description language="ja">Receive FIFO buffer status register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFSTS6" offset="0x000000F0" size="0x00000004">
                <gui_name language="ja">RSCAN0RFSTS6</gui_name>
                <description language="ja">Receive FIFO buffer status register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RFSTS7" offset="0x000000F4" size="0x00000004">
                <gui_name language="ja">RSCAN0RFSTS7</gui_name>
                <description language="ja">Receive FIFO buffer status register 7</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPCTR0" offset="0x000000F8" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPCTR0</gui_name>
                <description language="ja">Receive FIFO buffer pointer control register 0</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPCTR1" offset="0x000000FC" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPCTR1</gui_name>
                <description language="ja">Receive FIFO buffer pointer control register 1</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPCTR2" offset="0x00000100" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPCTR2</gui_name>
                <description language="ja">Receive FIFO buffer pointer control register 2</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPCTR3" offset="0x00000104" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPCTR3</gui_name>
                <description language="ja">Receive FIFO buffer pointer control register 3</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPCTR4" offset="0x00000108" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPCTR4</gui_name>
                <description language="ja">Receive FIFO buffer pointer control register 4</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPCTR5" offset="0x0000010C" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPCTR5</gui_name>
                <description language="ja">Receive FIFO buffer pointer control register 5</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPCTR6" offset="0x00000110" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPCTR6</gui_name>
                <description language="ja">Receive FIFO buffer pointer control register 6</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPCTR7" offset="0x00000114" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPCTR7</gui_name>
                <description language="ja">Receive FIFO buffer pointer control register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFCC0" offset="0x00000118" size="0x00000004">
                <gui_name language="ja">RSCAN0CFCC0</gui_name>
                <description language="ja">Transmit/receive FIFO buffer configuration and control register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFCC1" offset="0x0000011C" size="0x00000004">
                <gui_name language="ja">RSCAN0CFCC1</gui_name>
                <description language="ja">Transmit/receive FIFO buffer configuration and control register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFCC2" offset="0x00000120" size="0x00000004">
                <gui_name language="ja">RSCAN0CFCC2</gui_name>
                <description language="ja">Transmit/receive FIFO buffer configuration and control register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFCC3" offset="0x00000124" size="0x00000004">
                <gui_name language="ja">RSCAN0CFCC3</gui_name>
                <description language="ja">Transmit/receive FIFO buffer configuration and control register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFCC4" offset="0x00000128" size="0x00000004">
                <gui_name language="ja">RSCAN0CFCC4</gui_name>
                <description language="ja">Transmit/receive FIFO buffer configuration and control register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFCC5" offset="0x0000012C" size="0x00000004">
                <gui_name language="ja">RSCAN0CFCC5</gui_name>
                <description language="ja">Transmit/receive FIFO buffer configuration and control register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFSTS0" offset="0x00000178" size="0x00000004">
                <gui_name language="ja">RSCAN0CFSTS0</gui_name>
                <description language="ja">Transmit/receive FIFO buffer status register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFSTS1" offset="0x0000017C" size="0x00000004">
                <gui_name language="ja">RSCAN0CFSTS1</gui_name>
                <description language="ja">Transmit/receive FIFO buffer status register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFSTS2" offset="0x00000180" size="0x00000004">
                <gui_name language="ja">RSCAN0CFSTS2</gui_name>
                <description language="ja">Transmit/receive FIFO buffer status register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFSTS3" offset="0x00000184" size="0x00000004">
                <gui_name language="ja">RSCAN0CFSTS3</gui_name>
                <description language="ja">Transmit/receive FIFO buffer status register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFSTS4" offset="0x00000188" size="0x00000004">
                <gui_name language="ja">RSCAN0CFSTS4</gui_name>
                <description language="ja">Transmit/receive FIFO buffer status register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFSTS5" offset="0x0000018C" size="0x00000004">
                <gui_name language="ja">RSCAN0CFSTS5</gui_name>
                <description language="ja">Transmit/receive FIFO buffer status register 5</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0CFPCTR0" offset="0x000001D8" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPCTR0</gui_name>
                <description language="ja">Transmit/receive FIFO buffer pointer control register 0</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0CFPCTR1" offset="0x000001DC" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPCTR1</gui_name>
                <description language="ja">Transmit/receive FIFO buffer pointer control register 1</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0CFPCTR2" offset="0x000001E0" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPCTR2</gui_name>
                <description language="ja">Transmit/receive FIFO buffer pointer control register 2</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0CFPCTR3" offset="0x000001E4" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPCTR3</gui_name>
                <description language="ja">Transmit/receive FIFO buffer pointer control register 3</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0CFPCTR4" offset="0x000001E8" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPCTR4</gui_name>
                <description language="ja">Transmit/receive FIFO buffer pointer control register 4</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0CFPCTR5" offset="0x000001EC" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPCTR5</gui_name>
                <description language="ja">Transmit/receive FIFO buffer pointer control register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0FESTS" offset="0x00000238" size="0x00000004">
                <gui_name language="ja">RSCAN0FESTS</gui_name>
                <description language="ja">FIFO empty status register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0FFSTS" offset="0x0000023C" size="0x00000004">
                <gui_name language="ja">RSCAN0FFSTS</gui_name>
                <description language="ja">FIFO full status register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0FMSTS" offset="0x00000240" size="0x00000004">
                <gui_name language="ja">RSCAN0FMSTS</gui_name>
                <description language="ja">FIFO Msg lost status register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFISTS" offset="0x00000244" size="0x00000004">
                <gui_name language="ja">RSCAN0RFISTS</gui_name>
                <description language="ja">Receive FIFO buffer interrupt flag status register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0CFRISTS" offset="0x00000248" size="0x00000004">
                <gui_name language="ja">RSCAN0CFRISTS</gui_name>
                <description language="ja">Transmit/receive FIFO buffer receive interrupt flag Status register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0CFTISTS" offset="0x0000024C" size="0x00000004">
                <gui_name language="ja">RSCAN0CFTISTS</gui_name>
                <description language="ja">Transmit/receive FIFO buffer transmit interrupt flag status register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC0" offset="0x00000250" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC0</gui_name>
                <description language="ja">Transmit buffer control register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC1" offset="0x00000251" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC1</gui_name>
                <description language="ja">Transmit buffer control register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC2" offset="0x00000252" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC2</gui_name>
                <description language="ja">Transmit buffer control register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC3" offset="0x00000253" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC3</gui_name>
                <description language="ja">Transmit buffer control register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC4" offset="0x00000254" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC4</gui_name>
                <description language="ja">Transmit buffer control register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC5" offset="0x00000255" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC5</gui_name>
                <description language="ja">Transmit buffer control register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC6" offset="0x00000256" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC6</gui_name>
                <description language="ja">Transmit buffer control register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC7" offset="0x00000257" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC7</gui_name>
                <description language="ja">Transmit buffer control register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC8" offset="0x00000258" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC8</gui_name>
                <description language="ja">Transmit buffer control register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC9" offset="0x00000259" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC9</gui_name>
                <description language="ja">Transmit buffer control register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC10" offset="0x0000025A" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC10</gui_name>
                <description language="ja">Transmit buffer control register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC11" offset="0x0000025B" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC11</gui_name>
                <description language="ja">Transmit buffer control register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC12" offset="0x0000025C" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC12</gui_name>
                <description language="ja">Transmit buffer control register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC13" offset="0x0000025D" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC13</gui_name>
                <description language="ja">Transmit buffer control register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC14" offset="0x0000025E" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC14</gui_name>
                <description language="ja">Transmit buffer control register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC15" offset="0x0000025F" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC15</gui_name>
                <description language="ja">Transmit buffer control register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC16" offset="0x00000260" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC16</gui_name>
                <description language="ja">Transmit buffer control register 16</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC17" offset="0x00000261" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC17</gui_name>
                <description language="ja">Transmit buffer control register 17</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC18" offset="0x00000262" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC18</gui_name>
                <description language="ja">Transmit buffer control register 18</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC19" offset="0x00000263" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC19</gui_name>
                <description language="ja">Transmit buffer control register 19</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC20" offset="0x00000264" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC20</gui_name>
                <description language="ja">Transmit buffer control register 20</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC21" offset="0x00000265" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC21</gui_name>
                <description language="ja">Transmit buffer control register 21</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC22" offset="0x00000266" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC22</gui_name>
                <description language="ja">Transmit buffer control register 22</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC23" offset="0x00000267" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC23</gui_name>
                <description language="ja">Transmit buffer control register 23</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC24" offset="0x00000268" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC24</gui_name>
                <description language="ja">Transmit buffer control register 24</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC25" offset="0x00000269" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC25</gui_name>
                <description language="ja">Transmit buffer control register 25</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC26" offset="0x0000026A" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC26</gui_name>
                <description language="ja">Transmit buffer control register 26</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC27" offset="0x0000026B" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC27</gui_name>
                <description language="ja">Transmit buffer control register 27</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC28" offset="0x0000026C" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC28</gui_name>
                <description language="ja">Transmit buffer control register 28</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC29" offset="0x0000026D" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC29</gui_name>
                <description language="ja">Transmit buffer control register 29</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC30" offset="0x0000026E" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC30</gui_name>
                <description language="ja">Transmit buffer control register 30</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMC31" offset="0x0000026F" size="0x00000001">
                <gui_name language="ja">RSCAN0TMC31</gui_name>
                <description language="ja">Transmit buffer control register 31</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS0" offset="0x000002D0" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS0</gui_name>
                <description language="ja">Transmit buffer status register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS1" offset="0x000002D1" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS1</gui_name>
                <description language="ja">Transmit buffer status register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS2" offset="0x000002D2" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS2</gui_name>
                <description language="ja">Transmit buffer status register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS3" offset="0x000002D3" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS3</gui_name>
                <description language="ja">Transmit buffer status register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS4" offset="0x000002D4" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS4</gui_name>
                <description language="ja">Transmit buffer status register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS5" offset="0x000002D5" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS5</gui_name>
                <description language="ja">Transmit buffer status register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS6" offset="0x000002D6" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS6</gui_name>
                <description language="ja">Transmit buffer status register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS7" offset="0x000002D7" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS7</gui_name>
                <description language="ja">Transmit buffer status register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS8" offset="0x000002D8" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS8</gui_name>
                <description language="ja">Transmit buffer status register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS9" offset="0x000002D9" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS9</gui_name>
                <description language="ja">Transmit buffer status register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS10" offset="0x000002DA" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS10</gui_name>
                <description language="ja">Transmit buffer status register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS11" offset="0x000002DB" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS11</gui_name>
                <description language="ja">Transmit buffer status register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS12" offset="0x000002DC" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS12</gui_name>
                <description language="ja">Transmit buffer status register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS13" offset="0x000002DD" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS13</gui_name>
                <description language="ja">Transmit buffer status register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS14" offset="0x000002DE" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS14</gui_name>
                <description language="ja">Transmit buffer status register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS15" offset="0x000002DF" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS15</gui_name>
                <description language="ja">Transmit buffer status register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS16" offset="0x000002E0" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS16</gui_name>
                <description language="ja">Transmit buffer status register 16</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS17" offset="0x000002E1" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS17</gui_name>
                <description language="ja">Transmit buffer status register 17</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS18" offset="0x000002E2" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS18</gui_name>
                <description language="ja">Transmit buffer status register 18</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS19" offset="0x000002E3" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS19</gui_name>
                <description language="ja">Transmit buffer status register 19</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS20" offset="0x000002E4" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS20</gui_name>
                <description language="ja">Transmit buffer status register 20</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS21" offset="0x000002E5" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS21</gui_name>
                <description language="ja">Transmit buffer status register 21</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS22" offset="0x000002E6" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS22</gui_name>
                <description language="ja">Transmit buffer status register 22</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS23" offset="0x000002E7" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS23</gui_name>
                <description language="ja">Transmit buffer status register 23</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS24" offset="0x000002E8" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS24</gui_name>
                <description language="ja">Transmit buffer status register 24</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS25" offset="0x000002E9" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS25</gui_name>
                <description language="ja">Transmit buffer status register 25</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS26" offset="0x000002EA" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS26</gui_name>
                <description language="ja">Transmit buffer status register 26</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS27" offset="0x000002EB" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS27</gui_name>
                <description language="ja">Transmit buffer status register 27</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS28" offset="0x000002EC" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS28</gui_name>
                <description language="ja">Transmit buffer status register 28</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS29" offset="0x000002ED" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS29</gui_name>
                <description language="ja">Transmit buffer status register 29</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS30" offset="0x000002EE" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS30</gui_name>
                <description language="ja">Transmit buffer status register 30</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMSTS31" offset="0x000002EF" size="0x00000001">
                <gui_name language="ja">RSCAN0TMSTS31</gui_name>
                <description language="ja">Transmit buffer status register 31</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0TMTRSTS0" offset="0x00000350" size="0x00000004">
                <gui_name language="ja">RSCAN0TMTRSTS0</gui_name>
                <description language="ja">Transmit buffer transmit request status register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0TMTARSTS0" offset="0x00000360" size="0x00000004">
                <gui_name language="ja">RSCAN0TMTARSTS0</gui_name>
                <description language="ja">Transmit buffer transmit abort request status register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0TMTCSTS0" offset="0x00000370" size="0x00000004">
                <gui_name language="ja">RSCAN0TMTCSTS0</gui_name>
                <description language="ja">Transmit buffer transmit complete status register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0TMTASTS0" offset="0x00000380" size="0x00000004">
                <gui_name language="ja">RSCAN0TMTASTS0</gui_name>
                <description language="ja">Transmit buffer transmit abort status register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMIEC0" offset="0x00000390" size="0x00000004">
                <gui_name language="ja">RSCAN0TMIEC0</gui_name>
                <description language="ja">Transmit buffer interrupt enable configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TXQCC0" offset="0x000003A0" size="0x00000004">
                <gui_name language="ja">RSCAN0TXQCC0</gui_name>
                <description language="ja">Transmit queue configuration and control register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TXQCC1" offset="0x000003A4" size="0x00000004">
                <gui_name language="ja">RSCAN0TXQCC1</gui_name>
                <description language="ja">Transmit queue configuration and control register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TXQSTS0" offset="0x000003C0" size="0x00000004">
                <gui_name language="ja">RSCAN0TXQSTS0</gui_name>
                <description language="ja">Transmit queue status register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TXQSTS1" offset="0x000003C4" size="0x00000004">
                <gui_name language="ja">RSCAN0TXQSTS1</gui_name>
                <description language="ja">Transmit queue status register 1</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0TXQPCTR0" offset="0x000003E0" size="0x00000004">
                <gui_name language="ja">RSCAN0TXQPCTR0</gui_name>
                <description language="ja">Transmit queue pointer control register 0</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0TXQPCTR1" offset="0x000003E4" size="0x00000004">
                <gui_name language="ja">RSCAN0TXQPCTR1</gui_name>
                <description language="ja">Transmit queue pointer control register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0THLCC0" offset="0x00000400" size="0x00000004">
                <gui_name language="ja">RSCAN0THLCC0</gui_name>
                <description language="ja">Transmission history configuration and control register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0THLCC1" offset="0x00000404" size="0x00000004">
                <gui_name language="ja">RSCAN0THLCC1</gui_name>
                <description language="ja">Transmission history configuration and control register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0THLSTS0" offset="0x00000420" size="0x00000004">
                <gui_name language="ja">RSCAN0THLSTS0</gui_name>
                <description language="ja">Transmission history status register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0THLSTS1" offset="0x00000424" size="0x00000004">
                <gui_name language="ja">RSCAN0THLSTS1</gui_name>
                <description language="ja">Transmission history status register 1</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0THLPCTR0" offset="0x00000440" size="0x00000004">
                <gui_name language="ja">RSCAN0THLPCTR0</gui_name>
                <description language="ja">Transmission history pointer control register 0</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0THLPCTR1" offset="0x00000444" size="0x00000004">
                <gui_name language="ja">RSCAN0THLPCTR1</gui_name>
                <description language="ja">Transmission history pointer control register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0GTINTSTS0" offset="0x00000460" size="0x00000004">
                <gui_name language="ja">RSCAN0GTINTSTS0</gui_name>
                <description language="ja">Global TX interrupt status register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GTSTCFG" offset="0x00000468" size="0x00000004">
                <gui_name language="ja">RSCAN0GTSTCFG</gui_name>
                <description language="ja">Global test configuration register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GTSTCTR" offset="0x0000046C" size="0x00000004">
                <gui_name language="ja">RSCAN0GTSTCTR</gui_name>
                <description language="ja">Global test control register</description>
            </register>
            <register access="Write Only" base_addr="RSCAN" name="RSCAN_RSCAN0GLOCKK" offset="0x0000047C" size="0x00000004">
                <gui_name language="ja">RSCAN0GLOCKK</gui_name>
                <description language="ja">Global lock key register</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID0" offset="0x00000500" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID0</gui_name>
                <description language="ja">Receive rule ID register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM0" offset="0x00000504" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM0</gui_name>
                <description language="ja">Receive rule mask register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP00" offset="0x00000508" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP00</gui_name>
                <description language="ja">Receive rule pointer 0 register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP10" offset="0x0000050C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP10</gui_name>
                <description language="ja">Receive rule pointer 1 register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID1" offset="0x00000510" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID1</gui_name>
                <description language="ja">Receive rule ID register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM1" offset="0x00000514" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM1</gui_name>
                <description language="ja">Receive rule mask register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP01" offset="0x00000518" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP01</gui_name>
                <description language="ja">Receive rule pointer 0 register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP11" offset="0x0000051C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP11</gui_name>
                <description language="ja">Receive rule pointer 1 register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID2" offset="0x00000520" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID2</gui_name>
                <description language="ja">Receive rule ID register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM2" offset="0x00000524" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM2</gui_name>
                <description language="ja">Receive rule mask register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP02" offset="0x00000528" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP02</gui_name>
                <description language="ja">Receive rule pointer 0 register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP12" offset="0x0000052C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP12</gui_name>
                <description language="ja">Receive rule pointer 1 register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID3" offset="0x00000530" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID3</gui_name>
                <description language="ja">Receive rule ID register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM3" offset="0x00000534" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM3</gui_name>
                <description language="ja">Receive rule mask register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP03" offset="0x00000538" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP03</gui_name>
                <description language="ja">Receive rule pointer 0 register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP13" offset="0x0000053C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP13</gui_name>
                <description language="ja">Receive rule pointer 1 register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID4" offset="0x00000540" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID4</gui_name>
                <description language="ja">Receive rule ID register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM4" offset="0x00000544" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM4</gui_name>
                <description language="ja">Receive rule mask register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP04" offset="0x00000548" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP04</gui_name>
                <description language="ja">Receive rule pointer 0 register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP14" offset="0x0000054C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP14</gui_name>
                <description language="ja">Receive rule pointer 1 register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID5" offset="0x00000550" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID5</gui_name>
                <description language="ja">Receive rule ID register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM5" offset="0x00000554" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM5</gui_name>
                <description language="ja">Receive rule mask register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP05" offset="0x00000558" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP05</gui_name>
                <description language="ja">Receive rule pointer 0 register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP15" offset="0x0000055C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP15</gui_name>
                <description language="ja">Receive rule pointer 1 register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID6" offset="0x00000560" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID6</gui_name>
                <description language="ja">Receive rule ID register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM6" offset="0x00000564" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM6</gui_name>
                <description language="ja">Receive rule mask register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP06" offset="0x00000568" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP06</gui_name>
                <description language="ja">Receive rule pointer 0 register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP16" offset="0x0000056C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP16</gui_name>
                <description language="ja">Receive rule pointer 1 register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID7" offset="0x00000570" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID7</gui_name>
                <description language="ja">Receive rule ID register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM7" offset="0x00000574" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM7</gui_name>
                <description language="ja">Receive rule mask register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP07" offset="0x00000578" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP07</gui_name>
                <description language="ja">Receive rule pointer 0 register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP17" offset="0x0000057C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP17</gui_name>
                <description language="ja">Receive rule pointer 1 register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID8" offset="0x00000580" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID8</gui_name>
                <description language="ja">Receive rule ID register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM8" offset="0x00000584" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM8</gui_name>
                <description language="ja">Receive rule mask register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP08" offset="0x00000588" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP08</gui_name>
                <description language="ja">Receive rule pointer 0 register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP18" offset="0x0000058C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP18</gui_name>
                <description language="ja">Receive rule pointer 1 register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID9" offset="0x00000590" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID9</gui_name>
                <description language="ja">Receive rule ID register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM9" offset="0x00000594" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM9</gui_name>
                <description language="ja">Receive rule mask register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP09" offset="0x00000598" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP09</gui_name>
                <description language="ja">Receive rule pointer 0 register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP19" offset="0x0000059C" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP19</gui_name>
                <description language="ja">Receive rule pointer 1 register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID10" offset="0x000005A0" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID10</gui_name>
                <description language="ja">Receive rule ID register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM10" offset="0x000005A4" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM10</gui_name>
                <description language="ja">Receive rule mask register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP010" offset="0x000005A8" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP010</gui_name>
                <description language="ja">Receive rule pointer 0 register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP110" offset="0x000005AC" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP110</gui_name>
                <description language="ja">Receive rule pointer 1 register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID11" offset="0x000005B0" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID11</gui_name>
                <description language="ja">Receive rule ID register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM11" offset="0x000005B4" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM11</gui_name>
                <description language="ja">Receive rule mask register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP011" offset="0x000005B8" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP011</gui_name>
                <description language="ja">Receive rule pointer 0 register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP111" offset="0x000005BC" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP111</gui_name>
                <description language="ja">Receive rule pointer 1 register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID12" offset="0x000005C0" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID12</gui_name>
                <description language="ja">Receive rule ID register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM12" offset="0x000005C4" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM12</gui_name>
                <description language="ja">Receive rule mask register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP012" offset="0x000005C8" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP012</gui_name>
                <description language="ja">Receive rule pointer 0 register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP112" offset="0x000005CC" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP112</gui_name>
                <description language="ja">Receive rule pointer 1 register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID13" offset="0x000005D0" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID13</gui_name>
                <description language="ja">Receive rule ID register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM13" offset="0x000005D4" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM13</gui_name>
                <description language="ja">Receive rule mask register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP013" offset="0x000005D8" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP013</gui_name>
                <description language="ja">Receive rule pointer 0 register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP113" offset="0x000005DC" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP113</gui_name>
                <description language="ja">Receive rule pointer 1 register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID14" offset="0x000005E0" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID14</gui_name>
                <description language="ja">Receive rule ID register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM14" offset="0x000005E4" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM14</gui_name>
                <description language="ja">Receive rule mask register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP014" offset="0x000005E8" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP014</gui_name>
                <description language="ja">Receive rule pointer 0 register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP114" offset="0x000005EC" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP114</gui_name>
                <description language="ja">Receive rule pointer 1 register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLID15" offset="0x000005F0" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLID15</gui_name>
                <description language="ja">Receive rule ID register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLM15" offset="0x000005F4" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLM15</gui_name>
                <description language="ja">Receive rule mask register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP015" offset="0x000005F8" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP015</gui_name>
                <description language="ja">Receive rule pointer 0 register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0GAFLP115" offset="0x000005FC" size="0x00000004">
                <gui_name language="ja">RSCAN0GAFLP115</gui_name>
                <description language="ja">Receive rule pointer 1 register 15</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID0" offset="0x00000600" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID0</gui_name>
                <description language="ja">Receive buffer ID register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR0" offset="0x00000604" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR0</gui_name>
                <description language="ja">Receive buffer pointer register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF00" offset="0x00000608" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF00</gui_name>
                <description language="ja">Receive buffer data field 0 register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF10" offset="0x0000060C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF10</gui_name>
                <description language="ja">Receive buffer data field 1 register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID1" offset="0x00000610" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID1</gui_name>
                <description language="ja">Receive buffer ID register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR1" offset="0x00000614" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR1</gui_name>
                <description language="ja">Receive buffer pointer register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF01" offset="0x00000618" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF01</gui_name>
                <description language="ja">Receive buffer data field 0 register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF11" offset="0x0000061C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF11</gui_name>
                <description language="ja">Receive buffer data field 1 register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID2" offset="0x00000620" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID2</gui_name>
                <description language="ja">Receive buffer ID register 2</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR2" offset="0x00000624" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR2</gui_name>
                <description language="ja">Receive buffer pointer register 2</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF02" offset="0x00000628" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF02</gui_name>
                <description language="ja">Receive buffer data field 0 register 2</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF12" offset="0x0000062C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF12</gui_name>
                <description language="ja">Receive buffer data field 1 register 2</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID3" offset="0x00000630" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID3</gui_name>
                <description language="ja">Receive buffer ID register 3</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR3" offset="0x00000634" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR3</gui_name>
                <description language="ja">Receive buffer pointer register 3</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF03" offset="0x00000638" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF03</gui_name>
                <description language="ja">Receive buffer data field 0 register 3</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF13" offset="0x0000063C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF13</gui_name>
                <description language="ja">Receive buffer data field 1 register 3</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID4" offset="0x00000640" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID4</gui_name>
                <description language="ja">Receive buffer ID register 4</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR4" offset="0x00000644" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR4</gui_name>
                <description language="ja">Receive buffer pointer register 4</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF04" offset="0x00000648" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF04</gui_name>
                <description language="ja">Receive buffer data field 0 register 4</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF14" offset="0x0000064C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF14</gui_name>
                <description language="ja">Receive buffer data field 1 register 4</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID5" offset="0x00000650" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID5</gui_name>
                <description language="ja">Receive buffer ID register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR5" offset="0x00000654" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR5</gui_name>
                <description language="ja">Receive buffer pointer register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF05" offset="0x00000658" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF05</gui_name>
                <description language="ja">Receive buffer data field 0 register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF15" offset="0x0000065C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF15</gui_name>
                <description language="ja">Receive buffer data field 1 register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID6" offset="0x00000660" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID6</gui_name>
                <description language="ja">Receive buffer ID register 6</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR6" offset="0x00000664" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR6</gui_name>
                <description language="ja">Receive buffer pointer register 6</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF06" offset="0x00000668" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF06</gui_name>
                <description language="ja">Receive buffer data field 0 register 6</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF16" offset="0x0000066C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF16</gui_name>
                <description language="ja">Receive buffer data field 1 register 6</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID7" offset="0x00000670" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID7</gui_name>
                <description language="ja">Receive buffer ID register 7</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR7" offset="0x00000674" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR7</gui_name>
                <description language="ja">Receive buffer pointer register 7</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF07" offset="0x00000678" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF07</gui_name>
                <description language="ja">Receive buffer data field 0 register 7</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF17" offset="0x0000067C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF17</gui_name>
                <description language="ja">Receive buffer data field 1 register 7</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID8" offset="0x00000680" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID8</gui_name>
                <description language="ja">Receive buffer ID register 8</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR8" offset="0x00000684" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR8</gui_name>
                <description language="ja">Receive buffer pointer register 8</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF08" offset="0x00000688" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF08</gui_name>
                <description language="ja">Receive buffer data field 0 register 8</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF18" offset="0x0000068C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF18</gui_name>
                <description language="ja">Receive buffer data field 1 register 8</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID9" offset="0x00000690" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID9</gui_name>
                <description language="ja">Receive buffer ID register 9</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR9" offset="0x00000694" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR9</gui_name>
                <description language="ja">Receive buffer pointer register 9</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF09" offset="0x00000698" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF09</gui_name>
                <description language="ja">Receive buffer data field 0 register 9</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF19" offset="0x0000069C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF19</gui_name>
                <description language="ja">Receive buffer data field 1 register 9</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID10" offset="0x000006A0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID10</gui_name>
                <description language="ja">Receive buffer ID register 10</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR10" offset="0x000006A4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR10</gui_name>
                <description language="ja">Receive buffer pointer register 10</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF010" offset="0x000006A8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF010</gui_name>
                <description language="ja">Receive buffer data field 0 register 10</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF110" offset="0x000006AC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF110</gui_name>
                <description language="ja">Receive buffer data field 1 register 10</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID11" offset="0x000006B0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID11</gui_name>
                <description language="ja">Receive buffer ID register 11</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR11" offset="0x000006B4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR11</gui_name>
                <description language="ja">Receive buffer pointer register 11</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF011" offset="0x000006B8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF011</gui_name>
                <description language="ja">Receive buffer data field 0 register 11</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF111" offset="0x000006BC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF111</gui_name>
                <description language="ja">Receive buffer data field 1 register 11</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID12" offset="0x000006C0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID12</gui_name>
                <description language="ja">Receive buffer ID register 12</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR12" offset="0x000006C4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR12</gui_name>
                <description language="ja">Receive buffer pointer register 12</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF012" offset="0x000006C8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF012</gui_name>
                <description language="ja">Receive buffer data field 0 register 12</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF112" offset="0x000006CC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF112</gui_name>
                <description language="ja">Receive buffer data field 1 register 12</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID13" offset="0x000006D0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID13</gui_name>
                <description language="ja">Receive buffer ID register 13</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR13" offset="0x000006D4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR13</gui_name>
                <description language="ja">Receive buffer pointer register 13</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF013" offset="0x000006D8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF013</gui_name>
                <description language="ja">Receive buffer data field 0 register 13</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF113" offset="0x000006DC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF113</gui_name>
                <description language="ja">Receive buffer data field 1 register 13</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID14" offset="0x000006E0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID14</gui_name>
                <description language="ja">Receive buffer ID register 14</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR14" offset="0x000006E4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR14</gui_name>
                <description language="ja">Receive buffer pointer register 14</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF014" offset="0x000006E8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF014</gui_name>
                <description language="ja">Receive buffer data field 0 register 14</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF114" offset="0x000006EC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF114</gui_name>
                <description language="ja">Receive buffer data field 1 register 14</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID15" offset="0x000006F0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID15</gui_name>
                <description language="ja">Receive buffer ID register 15</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR15" offset="0x000006F4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR15</gui_name>
                <description language="ja">Receive buffer pointer register 15</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF015" offset="0x000006F8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF015</gui_name>
                <description language="ja">Receive buffer data field 0 register 15</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF115" offset="0x000006FC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF115</gui_name>
                <description language="ja">Receive buffer data field 1 register 15</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID16" offset="0x00000700" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID16</gui_name>
                <description language="ja">Receive buffer ID register 16</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR16" offset="0x00000704" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR16</gui_name>
                <description language="ja">Receive buffer pointer register 16</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF016" offset="0x00000708" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF016</gui_name>
                <description language="ja">Receive buffer data field 0 register 16</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF116" offset="0x0000070C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF116</gui_name>
                <description language="ja">Receive buffer data field 1 register 16</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID17" offset="0x00000710" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID17</gui_name>
                <description language="ja">Receive buffer ID register 17</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR17" offset="0x00000714" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR17</gui_name>
                <description language="ja">Receive buffer pointer register 17</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF017" offset="0x00000718" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF017</gui_name>
                <description language="ja">Receive buffer data field 0 register 17</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF117" offset="0x0000071C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF117</gui_name>
                <description language="ja">Receive buffer data field 1 register 17</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID18" offset="0x00000720" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID18</gui_name>
                <description language="ja">Receive buffer ID register 18</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR18" offset="0x00000724" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR18</gui_name>
                <description language="ja">Receive buffer pointer register 18</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF018" offset="0x00000728" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF018</gui_name>
                <description language="ja">Receive buffer data field 0 register 18</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF118" offset="0x0000072C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF118</gui_name>
                <description language="ja">Receive buffer data field 1 register 18</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID19" offset="0x00000730" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID19</gui_name>
                <description language="ja">Receive buffer ID register 19</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR19" offset="0x00000734" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR19</gui_name>
                <description language="ja">Receive buffer pointer register 19</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF019" offset="0x00000738" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF019</gui_name>
                <description language="ja">Receive buffer data field 0 register 19</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF119" offset="0x0000073C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF119</gui_name>
                <description language="ja">Receive buffer data field 1 register 19</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID20" offset="0x00000740" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID20</gui_name>
                <description language="ja">Receive buffer ID register 20</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR20" offset="0x00000744" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR20</gui_name>
                <description language="ja">Receive buffer pointer register 20</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF020" offset="0x00000748" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF020</gui_name>
                <description language="ja">Receive buffer data field 0 register 20</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF120" offset="0x0000074C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF120</gui_name>
                <description language="ja">Receive buffer data field 1 register 20</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID21" offset="0x00000750" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID21</gui_name>
                <description language="ja">Receive buffer ID register 21</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR21" offset="0x00000754" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR21</gui_name>
                <description language="ja">Receive buffer pointer register 21</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF021" offset="0x00000758" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF021</gui_name>
                <description language="ja">Receive buffer data field 0 register 21</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF121" offset="0x0000075C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF121</gui_name>
                <description language="ja">Receive buffer data field 1 register 21</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID22" offset="0x00000760" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID22</gui_name>
                <description language="ja">Receive buffer ID register 22</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR22" offset="0x00000764" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR22</gui_name>
                <description language="ja">Receive buffer pointer register 22</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF022" offset="0x00000768" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF022</gui_name>
                <description language="ja">Receive buffer data field 0 register 22</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF122" offset="0x0000076C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF122</gui_name>
                <description language="ja">Receive buffer data field 1 register 22</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID23" offset="0x00000770" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID23</gui_name>
                <description language="ja">Receive buffer ID register 23</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR23" offset="0x00000774" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR23</gui_name>
                <description language="ja">Receive buffer pointer register 23</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF023" offset="0x00000778" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF023</gui_name>
                <description language="ja">Receive buffer data field 0 register 23</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF123" offset="0x0000077C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF123</gui_name>
                <description language="ja">Receive buffer data field 1 register 23</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID24" offset="0x00000780" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID24</gui_name>
                <description language="ja">Receive buffer ID register 24</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR24" offset="0x00000784" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR24</gui_name>
                <description language="ja">Receive buffer pointer register 24</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF024" offset="0x00000788" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF024</gui_name>
                <description language="ja">Receive buffer data field 0 register 24</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF124" offset="0x0000078C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF124</gui_name>
                <description language="ja">Receive buffer data field 1 register 24</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID25" offset="0x00000790" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID25</gui_name>
                <description language="ja">Receive buffer ID register 25</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR25" offset="0x00000794" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR25</gui_name>
                <description language="ja">Receive buffer pointer register 25</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF025" offset="0x00000798" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF025</gui_name>
                <description language="ja">Receive buffer data field 0 register 25</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF125" offset="0x0000079C" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF125</gui_name>
                <description language="ja">Receive buffer data field 1 register 25</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID26" offset="0x000007A0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID26</gui_name>
                <description language="ja">Receive buffer ID register 26</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR26" offset="0x000007A4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR26</gui_name>
                <description language="ja">Receive buffer pointer register 26</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF026" offset="0x000007A8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF026</gui_name>
                <description language="ja">Receive buffer data field 0 register 26</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF126" offset="0x000007AC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF126</gui_name>
                <description language="ja">Receive buffer data field 1 register 26</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID27" offset="0x000007B0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID27</gui_name>
                <description language="ja">Receive buffer ID register 27</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR27" offset="0x000007B4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR27</gui_name>
                <description language="ja">Receive buffer pointer register 27</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF027" offset="0x000007B8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF027</gui_name>
                <description language="ja">Receive buffer data field 0 register 27</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF127" offset="0x000007BC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF127</gui_name>
                <description language="ja">Receive buffer data field 1 register 27</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID28" offset="0x000007C0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID28</gui_name>
                <description language="ja">Receive buffer ID register 28</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR28" offset="0x000007C4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR28</gui_name>
                <description language="ja">Receive buffer pointer register 28</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF028" offset="0x000007C8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF028</gui_name>
                <description language="ja">Receive buffer data field 0 register 28</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF128" offset="0x000007CC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF128</gui_name>
                <description language="ja">Receive buffer data field 1 register 28</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID29" offset="0x000007D0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID29</gui_name>
                <description language="ja">Receive buffer ID register 29</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR29" offset="0x000007D4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR29</gui_name>
                <description language="ja">Receive buffer pointer register 29</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF029" offset="0x000007D8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF029</gui_name>
                <description language="ja">Receive buffer data field 0 register 29</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF129" offset="0x000007DC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF129</gui_name>
                <description language="ja">Receive buffer data field 1 register 29</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID30" offset="0x000007E0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID30</gui_name>
                <description language="ja">Receive buffer ID register 30</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR30" offset="0x000007E4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR30</gui_name>
                <description language="ja">Receive buffer pointer register 30</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF030" offset="0x000007E8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF030</gui_name>
                <description language="ja">Receive buffer data field 0 register 30</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF130" offset="0x000007EC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF130</gui_name>
                <description language="ja">Receive buffer data field 1 register 30</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMID31" offset="0x000007F0" size="0x00000004">
                <gui_name language="ja">RSCAN0RMID31</gui_name>
                <description language="ja">Receive buffer ID register 31</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMPTR31" offset="0x000007F4" size="0x00000004">
                <gui_name language="ja">RSCAN0RMPTR31</gui_name>
                <description language="ja">Receive buffer pointer register 31</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF031" offset="0x000007F8" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF031</gui_name>
                <description language="ja">Receive buffer data field 0 register 31</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RMDF131" offset="0x000007FC" size="0x00000004">
                <gui_name language="ja">RSCAN0RMDF131</gui_name>
                <description language="ja">Receive buffer data field 1 register 31</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFID0" offset="0x00000E00" size="0x00000004">
                <gui_name language="ja">RSCAN0RFID0</gui_name>
                <description language="ja">Receive FIFO buffer access ID register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPTR0" offset="0x00000E04" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPTR0</gui_name>
                <description language="ja">Receive FIFO buffer access pointer register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF00" offset="0x00000E08" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF00</gui_name>
                <description language="ja">Receive FIFO buffer access data field 0 register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF10" offset="0x00000E0C" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF10</gui_name>
                <description language="ja">Receive FIFO buffer access data field 1 register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFID1" offset="0x00000E10" size="0x00000004">
                <gui_name language="ja">RSCAN0RFID1</gui_name>
                <description language="ja">Receive FIFO buffer access ID register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPTR1" offset="0x00000E14" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPTR1</gui_name>
                <description language="ja">Receive FIFO buffer access pointer register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF01" offset="0x00000E18" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF01</gui_name>
                <description language="ja">Receive FIFO buffer access data field 0 register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF11" offset="0x00000E1C" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF11</gui_name>
                <description language="ja">Receive FIFO buffer access data field 1 register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFID2" offset="0x00000E20" size="0x00000004">
                <gui_name language="ja">RSCAN0RFID2</gui_name>
                <description language="ja">Receive FIFO buffer access ID register 2</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPTR2" offset="0x00000E24" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPTR2</gui_name>
                <description language="ja">Receive FIFO buffer access pointer register 2</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF02" offset="0x00000E28" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF02</gui_name>
                <description language="ja">Receive FIFO buffer access data field 0 register 2</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF12" offset="0x00000E2C" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF12</gui_name>
                <description language="ja">Receive FIFO buffer access data field 1 register 2</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFID3" offset="0x00000E30" size="0x00000004">
                <gui_name language="ja">RSCAN0RFID3</gui_name>
                <description language="ja">Receive FIFO buffer access ID register 3</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPTR3" offset="0x00000E34" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPTR3</gui_name>
                <description language="ja">Receive FIFO buffer access pointer register 3</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF03" offset="0x00000E38" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF03</gui_name>
                <description language="ja">Receive FIFO buffer access data field 0 register 3</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF13" offset="0x00000E3C" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF13</gui_name>
                <description language="ja">Receive FIFO buffer access data field 1 register 3</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFID4" offset="0x00000E40" size="0x00000004">
                <gui_name language="ja">RSCAN0RFID4</gui_name>
                <description language="ja">Receive FIFO buffer access ID register 4</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPTR4" offset="0x00000E44" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPTR4</gui_name>
                <description language="ja">Receive FIFO buffer access pointer register 4</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF04" offset="0x00000E48" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF04</gui_name>
                <description language="ja">Receive FIFO buffer access data field 0 register 4</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF14" offset="0x00000E4C" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF14</gui_name>
                <description language="ja">Receive FIFO buffer access data field 1 register 4</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFID5" offset="0x00000E50" size="0x00000004">
                <gui_name language="ja">RSCAN0RFID5</gui_name>
                <description language="ja">Receive FIFO buffer access ID register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPTR5" offset="0x00000E54" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPTR5</gui_name>
                <description language="ja">Receive FIFO buffer access pointer register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF05" offset="0x00000E58" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF05</gui_name>
                <description language="ja">Receive FIFO buffer access data field 0 register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF15" offset="0x00000E5C" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF15</gui_name>
                <description language="ja">Receive FIFO buffer access data field 1 register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFID6" offset="0x00000E60" size="0x00000004">
                <gui_name language="ja">RSCAN0RFID6</gui_name>
                <description language="ja">Receive FIFO buffer access ID register 6</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPTR6" offset="0x00000E64" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPTR6</gui_name>
                <description language="ja">Receive FIFO buffer access pointer register 6</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF06" offset="0x00000E68" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF06</gui_name>
                <description language="ja">Receive FIFO buffer access data field 0 register 6</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF16" offset="0x00000E6C" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF16</gui_name>
                <description language="ja">Receive FIFO buffer access data field 1 register 6</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFID7" offset="0x00000E70" size="0x00000004">
                <gui_name language="ja">RSCAN0RFID7</gui_name>
                <description language="ja">Receive FIFO buffer access ID register 7</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFPTR7" offset="0x00000E74" size="0x00000004">
                <gui_name language="ja">RSCAN0RFPTR7</gui_name>
                <description language="ja">Receive FIFO buffer access pointer register 7</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF07" offset="0x00000E78" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF07</gui_name>
                <description language="ja">Receive FIFO buffer access data field 0 register 7</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0RFDF17" offset="0x00000E7C" size="0x00000004">
                <gui_name language="ja">RSCAN0RFDF17</gui_name>
                <description language="ja">Receive FIFO buffer access data field 1 register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFID0" offset="0x00000E80" size="0x00000004">
                <gui_name language="ja">RSCAN0CFID0</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access ID register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFPTR0" offset="0x00000E84" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPTR0</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access pointer register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF00" offset="0x00000E88" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF00</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 0 register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF10" offset="0x00000E8C" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF10</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 1 register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFID1" offset="0x00000E90" size="0x00000004">
                <gui_name language="ja">RSCAN0CFID1</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access ID register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFPTR1" offset="0x00000E94" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPTR1</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access pointer register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF01" offset="0x00000E98" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF01</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 0 register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF11" offset="0x00000E9C" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF11</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 1 register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFID2" offset="0x00000EA0" size="0x00000004">
                <gui_name language="ja">RSCAN0CFID2</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access ID register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFPTR2" offset="0x00000EA4" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPTR2</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access pointer register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF02" offset="0x00000EA8" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF02</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 0 register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF12" offset="0x00000EAC" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF12</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 1 register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFID3" offset="0x00000EB0" size="0x00000004">
                <gui_name language="ja">RSCAN0CFID3</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access ID register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFPTR3" offset="0x00000EB4" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPTR3</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access pointer register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF03" offset="0x00000EB8" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF03</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 0 register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF13" offset="0x00000EBC" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF13</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 1 register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFID4" offset="0x00000EC0" size="0x00000004">
                <gui_name language="ja">RSCAN0CFID4</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access ID register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFPTR4" offset="0x00000EC4" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPTR4</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access pointer register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF04" offset="0x00000EC8" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF04</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 0 register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF14" offset="0x00000ECC" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF14</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 1 register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFID5" offset="0x00000ED0" size="0x00000004">
                <gui_name language="ja">RSCAN0CFID5</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access ID register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFPTR5" offset="0x00000ED4" size="0x00000004">
                <gui_name language="ja">RSCAN0CFPTR5</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access pointer register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF05" offset="0x00000ED8" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF05</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 0 register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0CFDF15" offset="0x00000EDC" size="0x00000004">
                <gui_name language="ja">RSCAN0CFDF15</gui_name>
                <description language="ja">Transmit/receive FIFO buffer access data field 1 register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID0" offset="0x00001000" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID0</gui_name>
                <description language="ja">Transmit buffer ID register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR0" offset="0x00001004" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR0</gui_name>
                <description language="ja">Transmit buffer pointer register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF00" offset="0x00001008" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF00</gui_name>
                <description language="ja">Transmit buffer data field 0 register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF10" offset="0x0000100C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF10</gui_name>
                <description language="ja">Transmit buffer data field 1 register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID1" offset="0x00001010" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID1</gui_name>
                <description language="ja">Transmit buffer ID register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR1" offset="0x00001014" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR1</gui_name>
                <description language="ja">Transmit buffer pointer register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF01" offset="0x00001018" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF01</gui_name>
                <description language="ja">Transmit buffer data field 0 register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF11" offset="0x0000101C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF11</gui_name>
                <description language="ja">Transmit buffer data field 1 register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID2" offset="0x00001020" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID2</gui_name>
                <description language="ja">Transmit buffer ID register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR2" offset="0x00001024" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR2</gui_name>
                <description language="ja">Transmit buffer pointer register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF02" offset="0x00001028" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF02</gui_name>
                <description language="ja">Transmit buffer data field 0 register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF12" offset="0x0000102C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF12</gui_name>
                <description language="ja">Transmit buffer data field 1 register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID3" offset="0x00001030" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID3</gui_name>
                <description language="ja">Transmit buffer ID register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR3" offset="0x00001034" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR3</gui_name>
                <description language="ja">Transmit buffer pointer register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF03" offset="0x00001038" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF03</gui_name>
                <description language="ja">Transmit buffer data field 0 register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF13" offset="0x0000103C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF13</gui_name>
                <description language="ja">Transmit buffer data field 1 register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID4" offset="0x00001040" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID4</gui_name>
                <description language="ja">Transmit buffer ID register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR4" offset="0x00001044" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR4</gui_name>
                <description language="ja">Transmit buffer pointer register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF04" offset="0x00001048" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF04</gui_name>
                <description language="ja">Transmit buffer data field 0 register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF14" offset="0x0000104C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF14</gui_name>
                <description language="ja">Transmit buffer data field 1 register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID5" offset="0x00001050" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID5</gui_name>
                <description language="ja">Transmit buffer ID register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR5" offset="0x00001054" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR5</gui_name>
                <description language="ja">Transmit buffer pointer register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF05" offset="0x00001058" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF05</gui_name>
                <description language="ja">Transmit buffer data field 0 register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF15" offset="0x0000105C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF15</gui_name>
                <description language="ja">Transmit buffer data field 1 register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID6" offset="0x00001060" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID6</gui_name>
                <description language="ja">Transmit buffer ID register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR6" offset="0x00001064" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR6</gui_name>
                <description language="ja">Transmit buffer pointer register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF06" offset="0x00001068" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF06</gui_name>
                <description language="ja">Transmit buffer data field 0 register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF16" offset="0x0000106C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF16</gui_name>
                <description language="ja">Transmit buffer data field 1 register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID7" offset="0x00001070" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID7</gui_name>
                <description language="ja">Transmit buffer ID register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR7" offset="0x00001074" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR7</gui_name>
                <description language="ja">Transmit buffer pointer register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF07" offset="0x00001078" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF07</gui_name>
                <description language="ja">Transmit buffer data field 0 register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF17" offset="0x0000107C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF17</gui_name>
                <description language="ja">Transmit buffer data field 1 register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID8" offset="0x00001080" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID8</gui_name>
                <description language="ja">Transmit buffer ID register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR8" offset="0x00001084" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR8</gui_name>
                <description language="ja">Transmit buffer pointer register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF08" offset="0x00001088" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF08</gui_name>
                <description language="ja">Transmit buffer data field 0 register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF18" offset="0x0000108C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF18</gui_name>
                <description language="ja">Transmit buffer data field 1 register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID9" offset="0x00001090" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID9</gui_name>
                <description language="ja">Transmit buffer ID register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR9" offset="0x00001094" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR9</gui_name>
                <description language="ja">Transmit buffer pointer register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF09" offset="0x00001098" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF09</gui_name>
                <description language="ja">Transmit buffer data field 0 register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF19" offset="0x0000109C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF19</gui_name>
                <description language="ja">Transmit buffer data field 1 register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID10" offset="0x000010A0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID10</gui_name>
                <description language="ja">Transmit buffer ID register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR10" offset="0x000010A4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR10</gui_name>
                <description language="ja">Transmit buffer pointer register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF010" offset="0x000010A8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF010</gui_name>
                <description language="ja">Transmit buffer data field 0 register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF110" offset="0x000010AC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF110</gui_name>
                <description language="ja">Transmit buffer data field 1 register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID11" offset="0x000010B0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID11</gui_name>
                <description language="ja">Transmit buffer ID register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR11" offset="0x000010B4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR11</gui_name>
                <description language="ja">Transmit buffer pointer register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF011" offset="0x000010B8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF011</gui_name>
                <description language="ja">Transmit buffer data field 0 register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF111" offset="0x000010BC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF111</gui_name>
                <description language="ja">Transmit buffer data field 1 register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID12" offset="0x000010C0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID12</gui_name>
                <description language="ja">Transmit buffer ID register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR12" offset="0x000010C4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR12</gui_name>
                <description language="ja">Transmit buffer pointer register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF012" offset="0x000010C8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF012</gui_name>
                <description language="ja">Transmit buffer data field 0 register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF112" offset="0x000010CC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF112</gui_name>
                <description language="ja">Transmit buffer data field 1 register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID13" offset="0x000010D0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID13</gui_name>
                <description language="ja">Transmit buffer ID register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR13" offset="0x000010D4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR13</gui_name>
                <description language="ja">Transmit buffer pointer register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF013" offset="0x000010D8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF013</gui_name>
                <description language="ja">Transmit buffer data field 0 register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF113" offset="0x000010DC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF113</gui_name>
                <description language="ja">Transmit buffer data field 1 register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID14" offset="0x000010E0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID14</gui_name>
                <description language="ja">Transmit buffer ID register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR14" offset="0x000010E4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR14</gui_name>
                <description language="ja">Transmit buffer pointer register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF014" offset="0x000010E8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF014</gui_name>
                <description language="ja">Transmit buffer data field 0 register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF114" offset="0x000010EC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF114</gui_name>
                <description language="ja">Transmit buffer data field 1 register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID15" offset="0x000010F0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID15</gui_name>
                <description language="ja">Transmit buffer ID register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR15" offset="0x000010F4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR15</gui_name>
                <description language="ja">Transmit buffer pointer register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF015" offset="0x000010F8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF015</gui_name>
                <description language="ja">Transmit buffer data field 0 register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF115" offset="0x000010FC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF115</gui_name>
                <description language="ja">Transmit buffer data field 1 register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID16" offset="0x00001100" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID16</gui_name>
                <description language="ja">Transmit buffer ID register 16</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR16" offset="0x00001104" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR16</gui_name>
                <description language="ja">Transmit buffer pointer register 16</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF016" offset="0x00001108" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF016</gui_name>
                <description language="ja">Transmit buffer data field 0 register 16</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF116" offset="0x0000110C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF116</gui_name>
                <description language="ja">Transmit buffer data field 1 register 16</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID17" offset="0x00001110" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID17</gui_name>
                <description language="ja">Transmit buffer ID register 17</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR17" offset="0x00001114" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR17</gui_name>
                <description language="ja">Transmit buffer pointer register 17</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF017" offset="0x00001118" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF017</gui_name>
                <description language="ja">Transmit buffer data field 0 register 17</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF117" offset="0x0000111C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF117</gui_name>
                <description language="ja">Transmit buffer data field 1 register 17</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID18" offset="0x00001120" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID18</gui_name>
                <description language="ja">Transmit buffer ID register 18</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR18" offset="0x00001124" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR18</gui_name>
                <description language="ja">Transmit buffer pointer register 18</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF018" offset="0x00001128" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF018</gui_name>
                <description language="ja">Transmit buffer data field 0 register 18</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF118" offset="0x0000112C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF118</gui_name>
                <description language="ja">Transmit buffer data field 1 register 18</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID19" offset="0x00001130" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID19</gui_name>
                <description language="ja">Transmit buffer ID register 19</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR19" offset="0x00001134" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR19</gui_name>
                <description language="ja">Transmit buffer pointer register 19</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF019" offset="0x00001138" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF019</gui_name>
                <description language="ja">Transmit buffer data field 0 register 19</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF119" offset="0x0000113C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF119</gui_name>
                <description language="ja">Transmit buffer data field 1 register 19</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID20" offset="0x00001140" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID20</gui_name>
                <description language="ja">Transmit buffer ID register 20</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR20" offset="0x00001144" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR20</gui_name>
                <description language="ja">Transmit buffer pointer register 20</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF020" offset="0x00001148" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF020</gui_name>
                <description language="ja">Transmit buffer data field 0 register 20</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF120" offset="0x0000114C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF120</gui_name>
                <description language="ja">Transmit buffer data field 1 register 20</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID21" offset="0x00001150" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID21</gui_name>
                <description language="ja">Transmit buffer ID register 21</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR21" offset="0x00001154" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR21</gui_name>
                <description language="ja">Transmit buffer pointer register 21</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF021" offset="0x00001158" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF021</gui_name>
                <description language="ja">Transmit buffer data field 0 register 21</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF121" offset="0x0000115C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF121</gui_name>
                <description language="ja">Transmit buffer data field 1 register 21</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID22" offset="0x00001160" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID22</gui_name>
                <description language="ja">Transmit buffer ID register 22</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR22" offset="0x00001164" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR22</gui_name>
                <description language="ja">Transmit buffer pointer register 22</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF022" offset="0x00001168" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF022</gui_name>
                <description language="ja">Transmit buffer data field 0 register 22</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF122" offset="0x0000116C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF122</gui_name>
                <description language="ja">Transmit buffer data field 1 register 22</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID23" offset="0x00001170" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID23</gui_name>
                <description language="ja">Transmit buffer ID register 23</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR23" offset="0x00001174" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR23</gui_name>
                <description language="ja">Transmit buffer pointer register 23</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF023" offset="0x00001178" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF023</gui_name>
                <description language="ja">Transmit buffer data field 0 register 23</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF123" offset="0x0000117C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF123</gui_name>
                <description language="ja">Transmit buffer data field 1 register 23</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID24" offset="0x00001180" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID24</gui_name>
                <description language="ja">Transmit buffer ID register 24</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR24" offset="0x00001184" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR24</gui_name>
                <description language="ja">Transmit buffer pointer register 24</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF024" offset="0x00001188" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF024</gui_name>
                <description language="ja">Transmit buffer data field 0 register 24</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF124" offset="0x0000118C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF124</gui_name>
                <description language="ja">Transmit buffer data field 1 register 24</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID25" offset="0x00001190" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID25</gui_name>
                <description language="ja">Transmit buffer ID register 25</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR25" offset="0x00001194" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR25</gui_name>
                <description language="ja">Transmit buffer pointer register 25</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF025" offset="0x00001198" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF025</gui_name>
                <description language="ja">Transmit buffer data field 0 register 25</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF125" offset="0x0000119C" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF125</gui_name>
                <description language="ja">Transmit buffer data field 1 register 25</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID26" offset="0x000011A0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID26</gui_name>
                <description language="ja">Transmit buffer ID register 26</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR26" offset="0x000011A4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR26</gui_name>
                <description language="ja">Transmit buffer pointer register 26</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF026" offset="0x000011A8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF026</gui_name>
                <description language="ja">Transmit buffer data field 0 register 26</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF126" offset="0x000011AC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF126</gui_name>
                <description language="ja">Transmit buffer data field 1 register 26</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID27" offset="0x000011B0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID27</gui_name>
                <description language="ja">Transmit buffer ID register 27</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR27" offset="0x000011B4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR27</gui_name>
                <description language="ja">Transmit buffer pointer register 27</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF027" offset="0x000011B8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF027</gui_name>
                <description language="ja">Transmit buffer data field 0 register 27</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF127" offset="0x000011BC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF127</gui_name>
                <description language="ja">Transmit buffer data field 1 register 27</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID28" offset="0x000011C0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID28</gui_name>
                <description language="ja">Transmit buffer ID register 28</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR28" offset="0x000011C4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR28</gui_name>
                <description language="ja">Transmit buffer pointer register 28</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF028" offset="0x000011C8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF028</gui_name>
                <description language="ja">Transmit buffer data field 0 register 28</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF128" offset="0x000011CC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF128</gui_name>
                <description language="ja">Transmit buffer data field 1 register 28</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID29" offset="0x000011D0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID29</gui_name>
                <description language="ja">Transmit buffer ID register 29</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR29" offset="0x000011D4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR29</gui_name>
                <description language="ja">Transmit buffer pointer register 29</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF029" offset="0x000011D8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF029</gui_name>
                <description language="ja">Transmit buffer data field 0 register 29</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF129" offset="0x000011DC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF129</gui_name>
                <description language="ja">Transmit buffer data field 1 register 29</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID30" offset="0x000011E0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID30</gui_name>
                <description language="ja">Transmit buffer ID register 30</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR30" offset="0x000011E4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR30</gui_name>
                <description language="ja">Transmit buffer pointer register 30</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF030" offset="0x000011E8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF030</gui_name>
                <description language="ja">Transmit buffer data field 0 register 30</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF130" offset="0x000011EC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF130</gui_name>
                <description language="ja">Transmit buffer data field 1 register 30</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMID31" offset="0x000011F0" size="0x00000004">
                <gui_name language="ja">RSCAN0TMID31</gui_name>
                <description language="ja">Transmit buffer ID register 31</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMPTR31" offset="0x000011F4" size="0x00000004">
                <gui_name language="ja">RSCAN0TMPTR31</gui_name>
                <description language="ja">Transmit buffer pointer register 31</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF031" offset="0x000011F8" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF031</gui_name>
                <description language="ja">Transmit buffer data field 0 register 31</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0TMDF131" offset="0x000011FC" size="0x00000004">
                <gui_name language="ja">RSCAN0TMDF131</gui_name>
                <description language="ja">Transmit buffer data field 1 register 31</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0THLACC0" offset="0x00001800" size="0x00000004">
                <gui_name language="ja">RSCAN0THLACC0</gui_name>
                <description language="ja">Transmission history access register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_RSCAN0THLACC1" offset="0x00001804" size="0x00000004">
                <gui_name language="ja">RSCAN0THLACC1</gui_name>
                <description language="ja">Transmission history access register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC0" offset="0x00001900" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC0</gui_name>
                <description language="ja">RAM test page access register 0</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC1" offset="0x00001904" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC1</gui_name>
                <description language="ja">RAM test page access register 1</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC2" offset="0x00001908" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC2</gui_name>
                <description language="ja">RAM test page access register 2</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC3" offset="0x0000190C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC3</gui_name>
                <description language="ja">RAM test page access register 3</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC4" offset="0x00001910" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC4</gui_name>
                <description language="ja">RAM test page access register 4</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC5" offset="0x00001914" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC5</gui_name>
                <description language="ja">RAM test page access register 5</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC6" offset="0x00001918" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC6</gui_name>
                <description language="ja">RAM test page access register 6</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC7" offset="0x0000191C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC7</gui_name>
                <description language="ja">RAM test page access register 7</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC8" offset="0x00001920" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC8</gui_name>
                <description language="ja">RAM test page access register 8</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC9" offset="0x00001924" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC9</gui_name>
                <description language="ja">RAM test page access register 9</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC10" offset="0x00001928" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC10</gui_name>
                <description language="ja">RAM test page access register 10</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC11" offset="0x0000192C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC11</gui_name>
                <description language="ja">RAM test page access register 11</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC12" offset="0x00001930" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC12</gui_name>
                <description language="ja">RAM test page access register 12</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC13" offset="0x00001934" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC13</gui_name>
                <description language="ja">RAM test page access register 13</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC14" offset="0x00001938" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC14</gui_name>
                <description language="ja">RAM test page access register 14</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC15" offset="0x0000193C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC15</gui_name>
                <description language="ja">RAM test page access register 15</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC16" offset="0x00001940" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC16</gui_name>
                <description language="ja">RAM test page access register 16</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC17" offset="0x00001944" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC17</gui_name>
                <description language="ja">RAM test page access register 17</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC18" offset="0x00001948" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC18</gui_name>
                <description language="ja">RAM test page access register 18</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC19" offset="0x0000194C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC19</gui_name>
                <description language="ja">RAM test page access register 19</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC20" offset="0x00001950" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC20</gui_name>
                <description language="ja">RAM test page access register 20</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC21" offset="0x00001954" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC21</gui_name>
                <description language="ja">RAM test page access register 21</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC22" offset="0x00001958" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC22</gui_name>
                <description language="ja">RAM test page access register 22</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC23" offset="0x0000195C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC23</gui_name>
                <description language="ja">RAM test page access register 23</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC24" offset="0x00001960" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC24</gui_name>
                <description language="ja">RAM test page access register 24</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC25" offset="0x00001964" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC25</gui_name>
                <description language="ja">RAM test page access register 25</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC26" offset="0x00001968" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC26</gui_name>
                <description language="ja">RAM test page access register 26</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC27" offset="0x0000196C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC27</gui_name>
                <description language="ja">RAM test page access register 27</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC28" offset="0x00001970" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC28</gui_name>
                <description language="ja">RAM test page access register 28</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC29" offset="0x00001974" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC29</gui_name>
                <description language="ja">RAM test page access register 29</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC30" offset="0x00001978" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC30</gui_name>
                <description language="ja">RAM test page access register 30</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC31" offset="0x0000197C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC31</gui_name>
                <description language="ja">RAM test page access register 31</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC32" offset="0x00001980" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC32</gui_name>
                <description language="ja">RAM test page access register 32</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC33" offset="0x00001984" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC33</gui_name>
                <description language="ja">RAM test page access register 33</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC34" offset="0x00001988" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC34</gui_name>
                <description language="ja">RAM test page access register 34</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC35" offset="0x0000198C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC35</gui_name>
                <description language="ja">RAM test page access register 35</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC36" offset="0x00001990" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC36</gui_name>
                <description language="ja">RAM test page access register 36</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC37" offset="0x00001994" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC37</gui_name>
                <description language="ja">RAM test page access register 37</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC38" offset="0x00001998" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC38</gui_name>
                <description language="ja">RAM test page access register 38</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC39" offset="0x0000199C" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC39</gui_name>
                <description language="ja">RAM test page access register 39</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC40" offset="0x000019A0" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC40</gui_name>
                <description language="ja">RAM test page access register 40</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC41" offset="0x000019A4" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC41</gui_name>
                <description language="ja">RAM test page access register 41</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC42" offset="0x000019A8" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC42</gui_name>
                <description language="ja">RAM test page access register 42</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC43" offset="0x000019AC" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC43</gui_name>
                <description language="ja">RAM test page access register 43</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC44" offset="0x000019B0" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC44</gui_name>
                <description language="ja">RAM test page access register 44</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC45" offset="0x000019B4" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC45</gui_name>
                <description language="ja">RAM test page access register 45</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC46" offset="0x000019B8" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC46</gui_name>
                <description language="ja">RAM test page access register 46</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC47" offset="0x000019BC" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC47</gui_name>
                <description language="ja">RAM test page access register 47</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC48" offset="0x000019C0" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC48</gui_name>
                <description language="ja">RAM test page access register 48</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC49" offset="0x000019C4" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC49</gui_name>
                <description language="ja">RAM test page access register 49</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC50" offset="0x000019C8" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC50</gui_name>
                <description language="ja">RAM test page access register 50</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC51" offset="0x000019CC" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC51</gui_name>
                <description language="ja">RAM test page access register 51</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC52" offset="0x000019D0" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC52</gui_name>
                <description language="ja">RAM test page access register 52</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC53" offset="0x000019D4" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC53</gui_name>
                <description language="ja">RAM test page access register 53</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC54" offset="0x000019D8" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC54</gui_name>
                <description language="ja">RAM test page access register 54</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC55" offset="0x000019DC" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC55</gui_name>
                <description language="ja">RAM test page access register 55</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC56" offset="0x000019E0" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC56</gui_name>
                <description language="ja">RAM test page access register 56</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC57" offset="0x000019E4" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC57</gui_name>
                <description language="ja">RAM test page access register 57</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC58" offset="0x000019E8" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC58</gui_name>
                <description language="ja">RAM test page access register 58</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC59" offset="0x000019EC" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC59</gui_name>
                <description language="ja">RAM test page access register 59</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC60" offset="0x000019F0" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC60</gui_name>
                <description language="ja">RAM test page access register 60</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC61" offset="0x000019F4" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC61</gui_name>
                <description language="ja">RAM test page access register 61</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC62" offset="0x000019F8" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC62</gui_name>
                <description language="ja">RAM test page access register 62</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_RSCAN0RPGACC63" offset="0x000019FC" size="0x00000004">
                <gui_name language="ja">RSCAN0RPGACC63</gui_name>
                <description language="ja">RAM test page access register 63</description>
            </register>
            <register access="Read Write" base_addr="RSCAN" name="RSCAN_ECCRCANCTL" offset="0x00003000" size="0x00000004">
                <gui_name language="ja">ECCRCANCTL</gui_name>
                <description language="ja">RSCAN ECC control register</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_ECCRCANEAD0" offset="0x00003010" size="0x00000004">
                <gui_name language="ja">ECCRCANEAD0</gui_name>
                <description language="ja">RSCAN ECC error address register 0</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_ECCRCANEAD1" offset="0x00003014" size="0x00000004">
                <gui_name language="ja">ECCRCANEAD1</gui_name>
                <description language="ja">RSCAN ECC error address register 1</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_ECCRCANEAD2" offset="0x00003018" size="0x00000004">
                <gui_name language="ja">ECCRCANEAD2</gui_name>
                <description language="ja">RSCAN ECC error address register 2</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_ECCRCANEAD3" offset="0x0000301C" size="0x00000004">
                <gui_name language="ja">ECCRCANEAD3</gui_name>
                <description language="ja">RSCAN ECC error address register 3</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_ECCRCANEAD4" offset="0x00003020" size="0x00000004">
                <gui_name language="ja">ECCRCANEAD4</gui_name>
                <description language="ja">RSCAN ECC error address register 4</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_ECCRCANEAD5" offset="0x00003024" size="0x00000004">
                <gui_name language="ja">ECCRCANEAD5</gui_name>
                <description language="ja">RSCAN ECC error address register 5</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_ECCRCANEAD6" offset="0x00003028" size="0x00000004">
                <gui_name language="ja">ECCRCANEAD6</gui_name>
                <description language="ja">RSCAN ECC error address register 6</description>
            </register>
            <register access="Read Only" base_addr="RSCAN" name="RSCAN_ECCRCANEAD7" offset="0x0000302C" size="0x00000004">
                <gui_name language="ja">ECCRCANEAD7</gui_name>
                <description language="ja">RSCAN ECC error address register 7</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="CRC" offset="0xA007C000">
            <gui_name language="ja">CRC</gui_name>
            <description language="ja">CRC Calculator</description>
            <register access="Read Write" base_addr="CRC" name="CRC_CRCDIR" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">CRCDIR</gui_name>
                <description language="ja">CRC data input register</description>
            </register>
            <register access="Read Write" base_addr="CRC" name="CRC_CRCDOR" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">CRCDOR</gui_name>
                <description language="ja">CRC data output register</description>
            </register>
            <register access="Read Write" base_addr="CRC" name="CRC_CRCCR" offset="0x00000020" size="0x00000001">
                <gui_name language="ja">CRCCR</gui_name>
                <description language="ja">CRC control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="ECMM" offset="0xA007D000">
            <gui_name language="ja">ECMM</gui_name>
            <description language="ja">Error control module master</description>
            <register access="Write Only" base_addr="ECMM" name="ECMM_ECMMESET" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">ECMMESET</gui_name>
                <description language="ja">ECM master error set trigger register</description>
            </register>
            <register access="Write Only" base_addr="ECMM" name="ECMM_ECMMECLR" offset="0x00000004" size="0x00000001">
                <gui_name language="ja">ECMMECLR</gui_name>
                <description language="ja">ECM master error clear trigger register</description>
            </register>
            <register access="Read Only" base_addr="ECMM" name="ECMM_ECMMESSTR0" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">ECMMESSTR0</gui_name>
                <description language="ja">ECM master error source status register 0</description>
            </register>
            <register access="Read Only" base_addr="ECMM" name="ECMM_ECMMESSTR1" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">ECMMESSTR1</gui_name>
                <description language="ja">ECM master error source status register 1</description>
            </register>
            <register access="Read Only" base_addr="ECMM" name="ECMM_ECMMESSTR2" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">ECMMESSTR2</gui_name>
                <description language="ja">ECM master error source status register 2</description>
            </register>
            <register access="Write Only" base_addr="ECMM" name="ECMM_ECMMPCMD0" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">ECMMPCMD0</gui_name>
                <description language="ja">ECM master protection command register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="ECMC" offset="0xA007D040">
            <gui_name language="ja">ECMC</gui_name>
            <description language="ja">Error control module checker</description>
            <register access="Write Only" base_addr="ECMC" name="ECMC_ECMCESET" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">ECMCESET</gui_name>
                <description language="ja">ECM checker error set trigger register</description>
            </register>
            <register access="Write Only" base_addr="ECMC" name="ECMC_ECMCECLR" offset="0x00000004" size="0x00000001">
                <gui_name language="ja">ECMCECLR</gui_name>
                <description language="ja">ECM checker error clear trigger register</description>
            </register>
            <register access="Read Only" base_addr="ECMC" name="ECMC_ECMCESSTR0" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">ECMCESSTR0</gui_name>
                <description language="ja">ECM checker error source status register 0</description>
            </register>
            <register access="Read Only" base_addr="ECMC" name="ECMC_ECMCESSTR1" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">ECMCESSTR1</gui_name>
                <description language="ja">ECM checker error source status register 1</description>
            </register>
            <register access="Read Only" base_addr="ECMC" name="ECMC_ECMCESSTR2" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">ECMCESSTR2</gui_name>
                <description language="ja">ECM checker error source status register 2</description>
            </register>
            <register access="Write Only" base_addr="ECMC" name="ECMC_ECMCPCMD0" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">ECMCPCMD0</gui_name>
                <description language="ja">ECM checker protection command register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="ECM" offset="0xA007D080">
            <gui_name language="ja">ECM</gui_name>
            <description language="ja">Error control module common</description>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMEPCFG" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">ECMEPCFG</gui_name>
                <description language="ja">ECM error pulse configuration register</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMMICFG0" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">ECMMICFG0</gui_name>
                <description language="ja">ECM maskable interrupt configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMMICFG1" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">ECMMICFG1</gui_name>
                <description language="ja">ECM maskable interrupt configuration register 1</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMMICFG2" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">ECMMICFG2</gui_name>
                <description language="ja">ECM maskable interrupt configuration register 2</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMNMICFG0" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">ECMNMICFG0</gui_name>
                <description language="ja">ECM non-maskable interrupt configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMNMICFG1" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">ECMNMICFG1</gui_name>
                <description language="ja">ECM non-maskable interrupt configuration register 1</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMNMICFG2" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">ECMNMICFG2</gui_name>
                <description language="ja">ECM non-maskable interrupt configuration register 2</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMIRCFG0" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">ECMIRCFG0</gui_name>
                <description language="ja">ECM internal reset configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMIRCFG1" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">ECMIRCFG1</gui_name>
                <description language="ja">ECM internal reset configuration register 1</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMIRCFG2" offset="0x00000024" size="0x00000004">
                <gui_name language="ja">ECMIRCFG2</gui_name>
                <description language="ja">ECM internal reset configuration register 2</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMEMK0" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">ECMEMK0</gui_name>
                <description language="ja">ECM error mask register 0</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMEMK1" offset="0x0000002C" size="0x00000004">
                <gui_name language="ja">ECMEMK1</gui_name>
                <description language="ja">ECM error mask register 1</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMEMK2" offset="0x00000030" size="0x00000004">
                <gui_name language="ja">ECMEMK2</gui_name>
                <description language="ja">ECM error mask register 2</description>
            </register>
            <register access="Write Only" base_addr="ECM" name="ECM_ECMESSTC0" offset="0x00000034" size="0x00000004">
                <gui_name language="ja">ECMESSTC0</gui_name>
                <description language="ja">ECM error source status clear trigger register 0</description>
            </register>
            <register access="Write Only" base_addr="ECM" name="ECM_ECMESSTC1" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">ECMESSTC1</gui_name>
                <description language="ja">ECM error source status clear trigger register 1</description>
            </register>
            <register access="Write Only" base_addr="ECM" name="ECM_ECMESSTC2" offset="0x0000003C" size="0x00000004">
                <gui_name language="ja">ECMESSTC2</gui_name>
                <description language="ja">ECM error source status clear trigger register 2</description>
            </register>
            <register access="Write Only" base_addr="ECM" name="ECM_ECMPCMD1" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">ECMPCMD1</gui_name>
                <description language="ja">ECM protection command register</description>
            </register>
            <register access="Read Only" base_addr="ECM" name="ECM_ECMPS" offset="0x00000044" size="0x00000001">
                <gui_name language="ja">ECMPS</gui_name>
                <description language="ja">ECM protection status register</description>
            </register>
            <register access="Write Only" base_addr="ECM" name="ECM_ECMPE0" offset="0x00000048" size="0x00000004">
                <gui_name language="ja">ECMPE0</gui_name>
                <description language="ja">ECM pseudo error trigger register 0</description>
            </register>
            <register access="Write Only" base_addr="ECM" name="ECM_ECMPE1" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">ECMPE1</gui_name>
                <description language="ja">ECM pseudo error trigger register 1</description>
            </register>
            <register access="Write Only" base_addr="ECM" name="ECM_ECMPE2" offset="0x00000050" size="0x00000004">
                <gui_name language="ja">ECMPE2</gui_name>
                <description language="ja">ECM pseudo error trigger register 2</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMDTMCTL" offset="0x00000054" size="0x00000001">
                <gui_name language="ja">ECMDTMCTL</gui_name>
                <description language="ja">ECM delay timer control register</description>
            </register>
            <register access="Read Only" base_addr="ECM" name="ECM_ECMDTMR" offset="0x00000058" size="0x00000002">
                <gui_name language="ja">ECMDTMR</gui_name>
                <description language="ja">ECM delay timer register</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMDTMCMP" offset="0x0000005C" size="0x00000004">
                <gui_name language="ja">ECMDTMCMP</gui_name>
                <description language="ja">ECM delay timer compare register</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMDTMCFG0" offset="0x00000060" size="0x00000004">
                <gui_name language="ja">ECMDTMCFG0</gui_name>
                <description language="ja">ECM delay timer configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMDTMCFG1" offset="0x00000064" size="0x00000004">
                <gui_name language="ja">ECMDTMCFG1</gui_name>
                <description language="ja">ECM delay timer configuration register 1</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMDTMCFG2" offset="0x00000068" size="0x00000004">
                <gui_name language="ja">ECMDTMCFG2</gui_name>
                <description language="ja">ECM delay timer configuration register 2</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMDTMCFG3" offset="0x0000006C" size="0x00000004">
                <gui_name language="ja">ECMDTMCFG3</gui_name>
                <description language="ja">ECM delay timer configuration register 3</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMDTMCFG4" offset="0x00000070" size="0x00000004">
                <gui_name language="ja">ECMDTMCFG4</gui_name>
                <description language="ja">ECM delay timer configuration register 4</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMDTMCFG5" offset="0x00000074" size="0x00000004">
                <gui_name language="ja">ECMDTMCFG5</gui_name>
                <description language="ja">ECM delay timer configuration register 5</description>
            </register>
            <register access="Read Write" base_addr="ECM" name="ECM_ECMEOCCFG" offset="0x00000078" size="0x00000004">
                <gui_name language="ja">ECMEOCCFG</gui_name>
                <description language="ja">ECM error output clear invalidation configuration register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="CMT" offset="0xA0080000">
            <gui_name language="ja">CMT</gui_name>
            <description language="ja">Compare match timer</description>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT_CMSTR0" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">CMT_CMSTR0</gui_name>
                <description language="ja">Compare match timer start register 0</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT0_CMCR" offset="0x00000002" size="0x00000002">
                <gui_name language="ja">CMT0_CMCR</gui_name>
                <description language="ja">Compare match timer control register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT0_CMCNT" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">CMT0_CMCNT</gui_name>
                <description language="ja">Compare match counter</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT0_CMCOR" offset="0x00000006" size="0x00000002">
                <gui_name language="ja">CMT0_CMCOR</gui_name>
                <description language="ja">Compare match constant register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT1_CMCR" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">CMT1_CMCR</gui_name>
                <description language="ja">Compare match timer control register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT1_CMCNT" offset="0x0000000A" size="0x00000002">
                <gui_name language="ja">CMT1_CMCNT</gui_name>
                <description language="ja">Compare match counter</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT1_CMCOR" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">CMT1_CMCOR</gui_name>
                <description language="ja">Compare match constant register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT_CMSTR1" offset="0x00000020" size="0x00000002">
                <gui_name language="ja">CMT_CMSTR1</gui_name>
                <description language="ja">Compare match timer start register 1</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT2_CMCR" offset="0x00000022" size="0x00000002">
                <gui_name language="ja">CMT2_CMCR</gui_name>
                <description language="ja">Compare match timer control register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT2_CMCNT" offset="0x00000024" size="0x00000002">
                <gui_name language="ja">CMT2_CMCNT</gui_name>
                <description language="ja">Compare match counter</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT2_CMCOR" offset="0x00000026" size="0x00000002">
                <gui_name language="ja">CMT2_CMCOR</gui_name>
                <description language="ja">Compare match constant register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT3_CMCR" offset="0x00000028" size="0x00000002">
                <gui_name language="ja">CMT3_CMCR</gui_name>
                <description language="ja">Compare match timer control register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT3_CMCNT" offset="0x0000002A" size="0x00000002">
                <gui_name language="ja">CMT3_CMCNT</gui_name>
                <description language="ja">Compare match counter</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT3_CMCOR" offset="0x0000002C" size="0x00000002">
                <gui_name language="ja">CMT3_CMCOR</gui_name>
                <description language="ja">Compare match constant register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT_CMSTR2" offset="0x00000040" size="0x00000002">
                <gui_name language="ja">CMT_CMSTR2</gui_name>
                <description language="ja">Compare match timer start register 2</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT4_CMCR" offset="0x00000042" size="0x00000002">
                <gui_name language="ja">CMT4_CMCR</gui_name>
                <description language="ja">Compare match timer control register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT4_CMCNT" offset="0x00000044" size="0x00000002">
                <gui_name language="ja">CMT4_CMCNT</gui_name>
                <description language="ja">Compare match counter</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT4_CMCOR" offset="0x00000046" size="0x00000002">
                <gui_name language="ja">CMT4_CMCOR</gui_name>
                <description language="ja">Compare match constant register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT5_CMCR" offset="0x00000048" size="0x00000002">
                <gui_name language="ja">CMT5_CMCR</gui_name>
                <description language="ja">Compare match timer control register</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT5_CMCNT" offset="0x0000004A" size="0x00000002">
                <gui_name language="ja">CMT5_CMCNT</gui_name>
                <description language="ja">Compare match counter</description>
            </register>
            <register access="Read Write" base_addr="CMT" name="CMT_CMT5_CMCOR" offset="0x0000004C" size="0x00000002">
                <gui_name language="ja">CMT5_CMCOR</gui_name>
                <description language="ja">Compare match constant register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="TPU" offset="0xA0080100">
            <gui_name language="ja">TPU</gui_name>
            <description language="ja">16-bit timer pulse unit</description>
            <register access="Read Write" base_addr="TPU" name="TPU_TPUA_TSTRA" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">TPUA_TSTRA</gui_name>
                <description language="ja">Timer start register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPUA_TSYRA" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">TPUA_TSYRA</gui_name>
                <description language="ja">Timer synchronous register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_NFCR" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">TPU0_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU1_NFCR" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">TPU1_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU2_NFCR" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">TPU2_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_NFCR" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">TPU3_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU4_NFCR" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">TPU4_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU5_NFCR" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">TPU5_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TCR" offset="0x00000010" size="0x00000001">
                <gui_name language="ja">TPU0_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TMDR" offset="0x00000011" size="0x00000001">
                <gui_name language="ja">TPU0_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TIORH" offset="0x00000012" size="0x00000001">
                <gui_name language="ja">TPU0_TIORH</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TIORL" offset="0x00000013" size="0x00000001">
                <gui_name language="ja">TPU0_TIORL</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TIER" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">TPU0_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TSR" offset="0x00000015" size="0x00000001">
                <gui_name language="ja">TPU0_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TCNT" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">TPU0_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TGRA" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">TPU0_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TGRB" offset="0x0000001A" size="0x00000002">
                <gui_name language="ja">TPU0_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TGRC" offset="0x0000001C" size="0x00000002">
                <gui_name language="ja">TPU0_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU0_TGRD" offset="0x0000001E" size="0x00000002">
                <gui_name language="ja">TPU0_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU1_TCR" offset="0x00000020" size="0x00000001">
                <gui_name language="ja">TPU1_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU1_TMDR" offset="0x00000021" size="0x00000001">
                <gui_name language="ja">TPU1_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU1_TIOR" offset="0x00000022" size="0x00000001">
                <gui_name language="ja">TPU1_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU1_TIER" offset="0x00000024" size="0x00000001">
                <gui_name language="ja">TPU1_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU1_TSR" offset="0x00000025" size="0x00000001">
                <gui_name language="ja">TPU1_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU1_TCNT" offset="0x00000026" size="0x00000002">
                <gui_name language="ja">TPU1_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU1_TGRA" offset="0x00000028" size="0x00000002">
                <gui_name language="ja">TPU1_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU1_TGRB" offset="0x0000002A" size="0x00000002">
                <gui_name language="ja">TPU1_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU2_TCR" offset="0x00000030" size="0x00000001">
                <gui_name language="ja">TPU2_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU2_TMDR" offset="0x00000031" size="0x00000001">
                <gui_name language="ja">TPU2_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU2_TIOR" offset="0x00000032" size="0x00000001">
                <gui_name language="ja">TPU2_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU2_TIER" offset="0x00000034" size="0x00000001">
                <gui_name language="ja">TPU2_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU2_TSR" offset="0x00000035" size="0x00000001">
                <gui_name language="ja">TPU2_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU2_TCNT" offset="0x00000036" size="0x00000002">
                <gui_name language="ja">TPU2_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU2_TGRA" offset="0x00000038" size="0x00000002">
                <gui_name language="ja">TPU2_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU2_TGRB" offset="0x0000003A" size="0x00000002">
                <gui_name language="ja">TPU2_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TCR" offset="0x00000040" size="0x00000001">
                <gui_name language="ja">TPU3_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TMDR" offset="0x00000041" size="0x00000001">
                <gui_name language="ja">TPU3_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TIORH" offset="0x00000042" size="0x00000001">
                <gui_name language="ja">TPU3_TIORH</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TIORL" offset="0x00000043" size="0x00000001">
                <gui_name language="ja">TPU3_TIORL</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TIER" offset="0x00000044" size="0x00000001">
                <gui_name language="ja">TPU3_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TSR" offset="0x00000045" size="0x00000001">
                <gui_name language="ja">TPU3_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TCNT" offset="0x00000046" size="0x00000002">
                <gui_name language="ja">TPU3_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TGRA" offset="0x00000048" size="0x00000002">
                <gui_name language="ja">TPU3_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TGRB" offset="0x0000004A" size="0x00000002">
                <gui_name language="ja">TPU3_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TGRC" offset="0x0000004C" size="0x00000002">
                <gui_name language="ja">TPU3_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU3_TGRD" offset="0x0000004E" size="0x00000002">
                <gui_name language="ja">TPU3_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU4_TCR" offset="0x00000050" size="0x00000001">
                <gui_name language="ja">TPU4_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU4_TMDR" offset="0x00000051" size="0x00000001">
                <gui_name language="ja">TPU4_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU4_TIOR" offset="0x00000052" size="0x00000001">
                <gui_name language="ja">TPU4_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU4_TIER" offset="0x00000054" size="0x00000001">
                <gui_name language="ja">TPU4_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU4_TSR" offset="0x00000055" size="0x00000001">
                <gui_name language="ja">TPU4_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU4_TCNT" offset="0x00000056" size="0x00000002">
                <gui_name language="ja">TPU4_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU4_TGRA" offset="0x00000058" size="0x00000002">
                <gui_name language="ja">TPU4_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU4_TGRB" offset="0x0000005A" size="0x00000002">
                <gui_name language="ja">TPU4_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU5_TCR" offset="0x00000060" size="0x00000001">
                <gui_name language="ja">TPU5_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU5_TMDR" offset="0x00000061" size="0x00000001">
                <gui_name language="ja">TPU5_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU5_TIOR" offset="0x00000062" size="0x00000001">
                <gui_name language="ja">TPU5_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU5_TIER" offset="0x00000064" size="0x00000001">
                <gui_name language="ja">TPU5_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU5_TSR" offset="0x00000065" size="0x00000001">
                <gui_name language="ja">TPU5_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU5_TCNT" offset="0x00000066" size="0x00000002">
                <gui_name language="ja">TPU5_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU5_TGRA" offset="0x00000068" size="0x00000002">
                <gui_name language="ja">TPU5_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU5_TGRB" offset="0x0000006A" size="0x00000002">
                <gui_name language="ja">TPU5_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPUA_TSTRB" offset="0x00000080" size="0x00000001">
                <gui_name language="ja">TPUA_TSTRB</gui_name>
                <description language="ja">Timer start register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPUA_TSYRB" offset="0x00000081" size="0x00000001">
                <gui_name language="ja">TPUA_TSYRB</gui_name>
                <description language="ja">Timer synchronous register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_NFCR" offset="0x00000088" size="0x00000001">
                <gui_name language="ja">TPU6_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU7_NFCR" offset="0x00000089" size="0x00000001">
                <gui_name language="ja">TPU7_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU8_NFCR" offset="0x0000008A" size="0x00000001">
                <gui_name language="ja">TPU8_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_NFCR" offset="0x0000008B" size="0x00000001">
                <gui_name language="ja">TPU9_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU10_NFCR" offset="0x0000008C" size="0x00000001">
                <gui_name language="ja">TPU10_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU11_NFCR" offset="0x0000008D" size="0x00000001">
                <gui_name language="ja">TPU11_NFCR</gui_name>
                <description language="ja">Noise filter control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TCR" offset="0x00000090" size="0x00000001">
                <gui_name language="ja">TPU6_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TMDR" offset="0x00000091" size="0x00000001">
                <gui_name language="ja">TPU6_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TIORH" offset="0x00000092" size="0x00000001">
                <gui_name language="ja">TPU6_TIORH</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TIORL" offset="0x00000093" size="0x00000001">
                <gui_name language="ja">TPU6_TIORL</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TIER" offset="0x00000094" size="0x00000001">
                <gui_name language="ja">TPU6_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TSR" offset="0x00000095" size="0x00000001">
                <gui_name language="ja">TPU6_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TCNT" offset="0x00000096" size="0x00000002">
                <gui_name language="ja">TPU6_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TGRA" offset="0x00000098" size="0x00000002">
                <gui_name language="ja">TPU6_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TGRB" offset="0x0000009A" size="0x00000002">
                <gui_name language="ja">TPU6_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TGRC" offset="0x0000009C" size="0x00000002">
                <gui_name language="ja">TPU6_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU6_TGRD" offset="0x0000009E" size="0x00000002">
                <gui_name language="ja">TPU6_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU7_TCR" offset="0x000000A0" size="0x00000001">
                <gui_name language="ja">TPU7_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU7_TMDR" offset="0x000000A1" size="0x00000001">
                <gui_name language="ja">TPU7_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU7_TIOR" offset="0x000000A2" size="0x00000001">
                <gui_name language="ja">TPU7_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU7_TIER" offset="0x000000A4" size="0x00000001">
                <gui_name language="ja">TPU7_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU7_TSR" offset="0x000000A5" size="0x00000001">
                <gui_name language="ja">TPU7_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU7_TCNT" offset="0x000000A6" size="0x00000002">
                <gui_name language="ja">TPU7_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU7_TGRA" offset="0x000000A8" size="0x00000002">
                <gui_name language="ja">TPU7_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU7_TGRB" offset="0x000000AA" size="0x00000002">
                <gui_name language="ja">TPU7_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU8_TCR" offset="0x000000B0" size="0x00000001">
                <gui_name language="ja">TPU8_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU8_TMDR" offset="0x000000B1" size="0x00000001">
                <gui_name language="ja">TPU8_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU8_TIOR" offset="0x000000B2" size="0x00000001">
                <gui_name language="ja">TPU8_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU8_TIER" offset="0x000000B4" size="0x00000001">
                <gui_name language="ja">TPU8_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU8_TSR" offset="0x000000B5" size="0x00000001">
                <gui_name language="ja">TPU8_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU8_TCNT" offset="0x000000B6" size="0x00000002">
                <gui_name language="ja">TPU8_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU8_TGRA" offset="0x000000B8" size="0x00000002">
                <gui_name language="ja">TPU8_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU8_TGRB" offset="0x000000BA" size="0x00000002">
                <gui_name language="ja">TPU8_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TCR" offset="0x000000C0" size="0x00000001">
                <gui_name language="ja">TPU9_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TMDR" offset="0x000000C1" size="0x00000001">
                <gui_name language="ja">TPU9_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TIORH" offset="0x000000C2" size="0x00000001">
                <gui_name language="ja">TPU9_TIORH</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TIORL" offset="0x000000C3" size="0x00000001">
                <gui_name language="ja">TPU9_TIORL</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TIER" offset="0x000000C4" size="0x00000001">
                <gui_name language="ja">TPU9_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TSR" offset="0x000000C5" size="0x00000001">
                <gui_name language="ja">TPU9_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TCNT" offset="0x000000C6" size="0x00000002">
                <gui_name language="ja">TPU9_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TGRA" offset="0x000000C8" size="0x00000002">
                <gui_name language="ja">TPU9_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TGRB" offset="0x000000CA" size="0x00000002">
                <gui_name language="ja">TPU9_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TGRC" offset="0x000000CC" size="0x00000002">
                <gui_name language="ja">TPU9_TGRC</gui_name>
                <description language="ja">Timer general register C</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU9_TGRD" offset="0x000000CE" size="0x00000002">
                <gui_name language="ja">TPU9_TGRD</gui_name>
                <description language="ja">Timer general register D</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU10_TCR" offset="0x000000D0" size="0x00000001">
                <gui_name language="ja">TPU10_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU10_TMDR" offset="0x000000D1" size="0x00000001">
                <gui_name language="ja">TPU10_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU10_TIOR" offset="0x000000D2" size="0x00000001">
                <gui_name language="ja">TPU10_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU10_TIER" offset="0x000000D4" size="0x00000001">
                <gui_name language="ja">TPU10_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU10_TSR" offset="0x000000D5" size="0x00000001">
                <gui_name language="ja">TPU10_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU10_TCNT" offset="0x000000D6" size="0x00000002">
                <gui_name language="ja">TPU10_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU10_TGRA" offset="0x000000D8" size="0x00000002">
                <gui_name language="ja">TPU10_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU10_TGRB" offset="0x000000DA" size="0x00000002">
                <gui_name language="ja">TPU10_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU11_TCR" offset="0x000000E0" size="0x00000001">
                <gui_name language="ja">TPU11_TCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU11_TMDR" offset="0x000000E1" size="0x00000001">
                <gui_name language="ja">TPU11_TMDR</gui_name>
                <description language="ja">Timer mode register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU11_TIOR" offset="0x000000E2" size="0x00000001">
                <gui_name language="ja">TPU11_TIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU11_TIER" offset="0x000000E4" size="0x00000001">
                <gui_name language="ja">TPU11_TIER</gui_name>
                <description language="ja">Timer interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU11_TSR" offset="0x000000E5" size="0x00000001">
                <gui_name language="ja">TPU11_TSR</gui_name>
                <description language="ja">Timer status register</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU11_TCNT" offset="0x000000E6" size="0x00000002">
                <gui_name language="ja">TPU11_TCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU11_TGRA" offset="0x000000E8" size="0x00000002">
                <gui_name language="ja">TPU11_TGRA</gui_name>
                <description language="ja">Timer general register A</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPU11_TGRB" offset="0x000000EA" size="0x00000002">
                <gui_name language="ja">TPU11_TGRB</gui_name>
                <description language="ja">Timer general register B</description>
            </register>
            <register access="Read Write" base_addr="TPU" name="TPU_TPUSL_PWMFBSLR" offset="0x00000100" size="0x00000004">
                <gui_name language="ja">TPUSL_PWMFBSLR</gui_name>
                <description language="ja">PWM feedback select register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="CMTW" offset="0xA0080300">
            <gui_name language="ja">CMTW</gui_name>
            <description language="ja">Compare match timer W</description>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW0_CMWSTR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">CMTW0_CMWSTR</gui_name>
                <description language="ja">Timer start register</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW0_CMWCR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">CMTW0_CMWCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW0_CMWIOR" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">CMTW0_CMWIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW0_CMWCNT" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">CMTW0_CMWCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW0_CMWCOR" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">CMTW0_CMWCOR</gui_name>
                <description language="ja">Compare match constant register</description>
            </register>
            <register access="Read Only" base_addr="CMTW" name="CMTW_CMTW0_CMWICR0" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">CMTW0_CMWICR0</gui_name>
                <description language="ja">Input capture register 0</description>
            </register>
            <register access="Read Only" base_addr="CMTW" name="CMTW_CMTW0_CMWICR1" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">CMTW0_CMWICR1</gui_name>
                <description language="ja">Input capture register 1</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW0_CMWOCR0" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">CMTW0_CMWOCR0</gui_name>
                <description language="ja">Output compare register 0</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW0_CMWOCR1" offset="0x00000024" size="0x00000004">
                <gui_name language="ja">CMTW0_CMWOCR1</gui_name>
                <description language="ja">Output compare register 1</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW1_CMWSTR" offset="0x00000080" size="0x00000002">
                <gui_name language="ja">CMTW1_CMWSTR</gui_name>
                <description language="ja">Timer start register</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW1_CMWCR" offset="0x00000084" size="0x00000002">
                <gui_name language="ja">CMTW1_CMWCR</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW1_CMWIOR" offset="0x00000088" size="0x00000002">
                <gui_name language="ja">CMTW1_CMWIOR</gui_name>
                <description language="ja">Timer I/O control register</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW1_CMWCNT" offset="0x00000090" size="0x00000004">
                <gui_name language="ja">CMTW1_CMWCNT</gui_name>
                <description language="ja">Timer counter</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW1_CMWCOR" offset="0x00000094" size="0x00000004">
                <gui_name language="ja">CMTW1_CMWCOR</gui_name>
                <description language="ja">Compare match constant register</description>
            </register>
            <register access="Read Only" base_addr="CMTW" name="CMTW_CMTW1_CMWICR0" offset="0x00000098" size="0x00000004">
                <gui_name language="ja">CMTW1_CMWICR0</gui_name>
                <description language="ja">Input capture register 0</description>
            </register>
            <register access="Read Only" base_addr="CMTW" name="CMTW_CMTW1_CMWICR1" offset="0x0000009C" size="0x00000004">
                <gui_name language="ja">CMTW1_CMWICR1</gui_name>
                <description language="ja">Input capture register 1</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW1_CMWOCR0" offset="0x000000A0" size="0x00000004">
                <gui_name language="ja">CMTW1_CMWOCR0</gui_name>
                <description language="ja">Output compare register 0</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW1_CMWOCR1" offset="0x000000A4" size="0x00000004">
                <gui_name language="ja">CMTW1_CMWOCR1</gui_name>
                <description language="ja">Output compare register 1</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW_NFCR0" offset="0x00000100" size="0x00000004">
                <gui_name language="ja">CMTW_NFCR0</gui_name>
                <description language="ja">Digital noise  filter control register 0</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW_NFCR1" offset="0x00000104" size="0x00000004">
                <gui_name language="ja">CMTW_NFCR1</gui_name>
                <description language="ja">Digital noise  filter control register 1</description>
            </register>
            <register access="Read Write" base_addr="CMTW" name="CMTW_CMTW_ECDMESLR" offset="0x00000110" size="0x00000004">
                <gui_name language="ja">CMTW_ECDMESLR</gui_name>
                <description language="ja">ECM dynamic mode error output select register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="PPG0" offset="0xA0080500">
            <gui_name language="ja">PPG</gui_name>
            <description language="ja">Programmable pulse generator 0</description>
            <register access="Read Write" base_addr="PPG0" name="PPG0_PCR" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">PCR</gui_name>
                <description language="ja">PPG output control register</description>
            </register>
            <register access="Read Write" base_addr="PPG0" name="PPG0_PMR" offset="0x00000007" size="0x00000001">
                <gui_name language="ja">PMR</gui_name>
                <description language="ja">PPG output mode register</description>
            </register>
            <register access="Read Write" base_addr="PPG0" name="PPG0_NDERH" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">NDERH</gui_name>
                <description language="ja">Next data enable register H</description>
            </register>
            <register access="Read Write" base_addr="PPG0" name="PPG0_NDERL" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">NDERL</gui_name>
                <description language="ja">Next data enable register L</description>
            </register>
            <register access="Read Write" base_addr="PPG0" name="PPG0_PODRH" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">PODRH</gui_name>
                <description language="ja">Output data register H</description>
            </register>
            <register access="Read Write" base_addr="PPG0" name="PPG0_PODRL" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">PODRL</gui_name>
                <description language="ja">Output data register L</description>
            </register>
            <register access="Read Write" base_addr="PPG0" name="PPG0_NDRH" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">NDRH</gui_name>
                <description language="ja">Next data register H</description>
            </register>
            <register access="Read Write" base_addr="PPG0" name="PPG0_NDRL" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">NDRL</gui_name>
                <description language="ja">Next data register L</description>
            </register>
            <register access="Read Write" base_addr="PPG0" name="PPG0_NDRH2" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">NDRH2</gui_name>
                <description language="ja">Next data register H</description>
            </register>
            <register access="Read Write" base_addr="PPG0" name="PPG0_NDRL2" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">NDRL2</gui_name>
                <description language="ja">Next data register L</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="PPG1" offset="0xA0080510">
            <gui_name language="ja">PPG</gui_name>
            <description language="ja">Programmable pulse generator 1</description>
            <register access="Read Write" base_addr="PPG1" name="PPG1_PCR" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">PCR</gui_name>
                <description language="ja">PPG output control register</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_PMR" offset="0x00000007" size="0x00000001">
                <gui_name language="ja">PMR</gui_name>
                <description language="ja">PPG output mode register</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_NDERH" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">NDERH</gui_name>
                <description language="ja">Next data enable register H</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_NDERL" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">NDERL</gui_name>
                <description language="ja">Next data enable register L</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_PODRH" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">PODRH</gui_name>
                <description language="ja">Output data register H</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_PODRL" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">PODRL</gui_name>
                <description language="ja">Output data register L</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_NDRH" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">NDRH</gui_name>
                <description language="ja">Next data register H</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_NDRL" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">NDRL</gui_name>
                <description language="ja">Next data register L</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_NDRH2" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">NDRH2</gui_name>
                <description language="ja">Next data register H</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_NDRL2" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">NDRL2</gui_name>
                <description language="ja">Next data register L</description>
            </register>
            <register access="Read Write" base_addr="PPG1" name="PPG1_PTRSLR" offset="0x00000010" size="0x00000001">
                <gui_name language="ja">PTRSLR</gui_name>
                <description language="ja">PPG trigger select register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="WDT0" offset="0xA0080600">
            <gui_name language="ja">WDT</gui_name>
            <description language="ja">Watchdog timer 0</description>
            <register access="Read Write" base_addr="WDT0" name="WDT0_WDTRR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">WDTRR</gui_name>
                <description language="ja">WDT refresh register</description>
            </register>
            <register access="Read Write" base_addr="WDT0" name="WDT0_WDTCR" offset="0x00000002" size="0x00000002">
                <gui_name language="ja">WDTCR</gui_name>
                <description language="ja">WDT control register</description>
            </register>
            <register access="Read Write" base_addr="WDT0" name="WDT0_WDTSR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">WDTSR</gui_name>
                <description language="ja">WDT status register</description>
            </register>
            <register access="Read Write" base_addr="WDT0" name="WDT0_WDTRCR" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">WDTRCR</gui_name>
                <description language="ja">WDT reset control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="IWDT" offset="0xA0080700">
            <gui_name language="ja">IWDT</gui_name>
            <description language="ja">Independent watchdog timer</description>
            <register access="Read Write" base_addr="IWDT" name="IWDT_IWDTRR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">IWDTRR</gui_name>
                <description language="ja">IWDT refresh register</description>
            </register>
            <register access="Read Write" base_addr="IWDT" name="IWDT_IWDTCR" offset="0x00000002" size="0x00000002">
                <gui_name language="ja">IWDTCR</gui_name>
                <description language="ja">IWDT control register</description>
            </register>
            <register access="Read Write" base_addr="IWDT" name="IWDT_IWDTSR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">IWDTSR</gui_name>
                <description language="ja">IWDT status register</description>
            </register>
            <register access="Read Write" base_addr="IWDT" name="IWDT_IWDTRCR" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">IWDTRCR</gui_name>
                <description language="ja">IWDT reset control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="POE3" offset="0xA0080800">
            <gui_name language="ja">POE3</gui_name>
            <description language="ja">Port output enable</description>
            <register base_addr="POE3" name="POE3_ICSR1" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">ICSR1</gui_name>
                <description language="ja">Input level control/status register 1</description>
            </register>
            <register base_addr="POE3" name="POE3_OCSR1" offset="0x00000002" size="0x00000002">
                <gui_name language="ja">OCSR1</gui_name>
                <description language="ja">Output level control/status register 1</description>
            </register>
            <register base_addr="POE3" name="POE3_ICSR2" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">ICSR2</gui_name>
                <description language="ja">Input level control/status register 2</description>
            </register>
            <register base_addr="POE3" name="POE3_OCSR2" offset="0x00000006" size="0x00000002">
                <gui_name language="ja">OCSR2</gui_name>
                <description language="ja">Output level control/status register 2</description>
            </register>
            <register base_addr="POE3" name="POE3_ICSR3" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">ICSR3</gui_name>
                <description language="ja">Input level control/status register 3</description>
            </register>
            <register access="Read Write" base_addr="POE3" name="POE3_SPOER" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">SPOER</gui_name>
                <description language="ja">Software port output enable register</description>
            </register>
            <register base_addr="POE3" name="POE3_POECR1" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">POECR1</gui_name>
                <description language="ja">Port output enable control register 1</description>
            </register>
            <register base_addr="POE3" name="POE3_POECR2" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">POECR2</gui_name>
                <description language="ja">Port output enable control register 2</description>
            </register>
            <register base_addr="POE3" name="POE3_POECR3" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">POECR3</gui_name>
                <description language="ja">Port output enable control register 3</description>
            </register>
            <register base_addr="POE3" name="POE3_POECR4" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">POECR4</gui_name>
                <description language="ja">Port output enable control register 4</description>
            </register>
            <register base_addr="POE3" name="POE3_POECR5" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">POECR5</gui_name>
                <description language="ja">Port output enable control register 5</description>
            </register>
            <register base_addr="POE3" name="POE3_POECR6" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">POECR6</gui_name>
                <description language="ja">Port output enable control register 6</description>
            </register>
            <register base_addr="POE3" name="POE3_ICSR4" offset="0x00000016" size="0x00000002">
                <gui_name language="ja">ICSR4</gui_name>
                <description language="ja">Input level control/status register 4</description>
            </register>
            <register base_addr="POE3" name="POE3_ICSR5" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">ICSR5</gui_name>
                <description language="ja">Input level control/status register 5</description>
            </register>
            <register base_addr="POE3" name="POE3_ALR1" offset="0x0000001A" size="0x00000002">
                <gui_name language="ja">ALR1</gui_name>
                <description language="ja">Active level register 1</description>
            </register>
            <register base_addr="POE3" name="POE3_ICSR6" offset="0x0000001C" size="0x00000002">
                <gui_name language="ja">ICSR6</gui_name>
                <description language="ja">Input level control/status register 6</description>
            </register>
            <register base_addr="POE3" name="POE3_G3SELR" offset="0x00000023" size="0x00000001">
                <gui_name language="ja">G3SELR</gui_name>
                <description language="ja">GPT3 pin select register</description>
            </register>
            <register base_addr="POE3" name="POE3_M0SELR1" offset="0x00000024" size="0x00000001">
                <gui_name language="ja">M0SELR1</gui_name>
                <description language="ja">MTU0 pin select register 1</description>
            </register>
            <register base_addr="POE3" name="POE3_M0SELR2" offset="0x00000025" size="0x00000001">
                <gui_name language="ja">M0SELR2</gui_name>
                <description language="ja">MTU0 pin select register 2</description>
            </register>
            <register base_addr="POE3" name="POE3_M3SELR" offset="0x00000026" size="0x00000001">
                <gui_name language="ja">M3SELR</gui_name>
                <description language="ja">MTU3 pin select register</description>
            </register>
            <register base_addr="POE3" name="POE3_M4SELR1" offset="0x00000027" size="0x00000001">
                <gui_name language="ja">M4SELR1</gui_name>
                <description language="ja">MTU4 pin select register 1</description>
            </register>
            <register base_addr="POE3" name="POE3_M4SELR2" offset="0x00000028" size="0x00000001">
                <gui_name language="ja">M4SELR2</gui_name>
                <description language="ja">MTU4 pin select register 2</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="RIIC0" offset="0xA0080900">
            <gui_name language="ja">RIIC</gui_name>
            <description language="ja">I2C Bus Interface</description>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICCR1" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">ICCR1</gui_name>
                <description language="ja">I2C bus control register 1</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICCR2" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">ICCR2</gui_name>
                <description language="ja">I2C bus control register 2</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICMR1" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">ICMR1</gui_name>
                <description language="ja">I2C bus mode register 1</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICMR2" offset="0x00000003" size="0x00000001">
                <gui_name language="ja">ICMR2</gui_name>
                <description language="ja">I2C bus mode register 2</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICMR3" offset="0x00000004" size="0x00000001">
                <gui_name language="ja">ICMR3</gui_name>
                <description language="ja">I2C bus mode register 3</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICFER" offset="0x00000005" size="0x00000001">
                <gui_name language="ja">ICFER</gui_name>
                <description language="ja">I2C bus function enable register</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICSER" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">ICSER</gui_name>
                <description language="ja">I2C bus status enable register</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICIER" offset="0x00000007" size="0x00000001">
                <gui_name language="ja">ICIER</gui_name>
                <description language="ja">I2C bus interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICSR1" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">ICSR1</gui_name>
                <description language="ja">I2C bus status register 1</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICSR2" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">ICSR2</gui_name>
                <description language="ja">I2C bus status register 2</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICSARL0" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">ICSARL0</gui_name>
                <description language="ja">slave address register L0</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICSARU0" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">ICSARU0</gui_name>
                <description language="ja">slave address register U0</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICSARL1" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">ICSARL1</gui_name>
                <description language="ja">slave address register L1</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICSARU1" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">ICSARU1</gui_name>
                <description language="ja">slave address register U1</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICSARL2" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">ICSARL2</gui_name>
                <description language="ja">slave address register L2</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICSARU2" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">ICSARU2</gui_name>
                <description language="ja">slave address register U2</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICBRL" offset="0x00000010" size="0x00000001">
                <gui_name language="ja">ICBRL</gui_name>
                <description language="ja">I2C bus bitrate low register</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICBRH" offset="0x00000011" size="0x00000001">
                <gui_name language="ja">ICBRH</gui_name>
                <description language="ja">I2C bus bitrate high register</description>
            </register>
            <register access="Read Write" base_addr="RIIC0" name="RIIC0_ICDRT" offset="0x00000012" size="0x00000001">
                <gui_name language="ja">ICDRT</gui_name>
                <description language="ja">I2C bus transmit data register</description>
            </register>
            <register access="Read Only" base_addr="RIIC0" name="RIIC0_ICDRR" offset="0x00000013" size="0x00000001">
                <gui_name language="ja">ICDRR</gui_name>
                <description language="ja">I2C bus receive data register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="RIIC1" offset="0xA0080940">
            <gui_name language="ja">RIIC</gui_name>
            <description language="ja">I2C Bus Interface</description>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICCR1" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">ICCR1</gui_name>
                <description language="ja">I2C bus control register 1</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICCR2" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">ICCR2</gui_name>
                <description language="ja">I2C bus control register 2</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICMR1" offset="0x00000002" size="0x00000001">
                <gui_name language="ja">ICMR1</gui_name>
                <description language="ja">I2C bus mode register 1</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICMR2" offset="0x00000003" size="0x00000001">
                <gui_name language="ja">ICMR2</gui_name>
                <description language="ja">I2C bus mode register 2</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICMR3" offset="0x00000004" size="0x00000001">
                <gui_name language="ja">ICMR3</gui_name>
                <description language="ja">I2C bus mode register 3</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICFER" offset="0x00000005" size="0x00000001">
                <gui_name language="ja">ICFER</gui_name>
                <description language="ja">I2C bus function enable register</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICSER" offset="0x00000006" size="0x00000001">
                <gui_name language="ja">ICSER</gui_name>
                <description language="ja">I2C bus status enable register</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICIER" offset="0x00000007" size="0x00000001">
                <gui_name language="ja">ICIER</gui_name>
                <description language="ja">I2C bus interrupt enable register</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICSR1" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">ICSR1</gui_name>
                <description language="ja">I2C bus status register 1</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICSR2" offset="0x00000009" size="0x00000001">
                <gui_name language="ja">ICSR2</gui_name>
                <description language="ja">I2C bus status register 2</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICSARL0" offset="0x0000000A" size="0x00000001">
                <gui_name language="ja">ICSARL0</gui_name>
                <description language="ja">slave address register L0</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICSARU0" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">ICSARU0</gui_name>
                <description language="ja">slave address register U0</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICSARL1" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">ICSARL1</gui_name>
                <description language="ja">slave address register L1</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICSARU1" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">ICSARU1</gui_name>
                <description language="ja">slave address register U1</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICSARL2" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">ICSARL2</gui_name>
                <description language="ja">slave address register L2</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICSARU2" offset="0x0000000F" size="0x00000001">
                <gui_name language="ja">ICSARU2</gui_name>
                <description language="ja">slave address register U2</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICBRL" offset="0x00000010" size="0x00000001">
                <gui_name language="ja">ICBRL</gui_name>
                <description language="ja">I2C bus bitrate low register</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICBRH" offset="0x00000011" size="0x00000001">
                <gui_name language="ja">ICBRH</gui_name>
                <description language="ja">I2C bus bitrate high register</description>
            </register>
            <register access="Read Write" base_addr="RIIC1" name="RIIC1_ICDRT" offset="0x00000012" size="0x00000001">
                <gui_name language="ja">ICDRT</gui_name>
                <description language="ja">I2C bus transmit data register</description>
            </register>
            <register access="Read Only" base_addr="RIIC1" name="RIIC1_ICDRR" offset="0x00000013" size="0x00000001">
                <gui_name language="ja">ICDRR</gui_name>
                <description language="ja">I2C bus receive data register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="TSN" offset="0xA0080A00">
            <gui_name language="ja">TSN</gui_name>
            <description language="ja">Temperature sensor</description>
            <register access="Read Write" base_addr="TSN" name="TSN_TSCR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">TSCR</gui_name>
                <description language="ja">Temperature sensor control register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="ELC" offset="0xA0080B00">
            <gui_name language="ja">ELC</gui_name>
            <description language="ja">Event link controller</description>
            <register access="Read Write" base_addr="ELC" name="ELC_ELCR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">ELCR</gui_name>
                <description language="ja">Event link control register</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR0" offset="0x00000001" size="0x00000001">
                <gui_name language="ja">ELSR0</gui_name>
                <description language="ja">Event link setting register 0</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR3" offset="0x00000004" size="0x00000001">
                <gui_name language="ja">ELSR3</gui_name>
                <description language="ja">Event link setting register 3</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR4" offset="0x00000005" size="0x00000001">
                <gui_name language="ja">ELSR4</gui_name>
                <description language="ja">Event link setting register 4</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR7" offset="0x00000008" size="0x00000001">
                <gui_name language="ja">ELSR7</gui_name>
                <description language="ja">Event link setting register 7</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR10" offset="0x0000000B" size="0x00000001">
                <gui_name language="ja">ELSR10</gui_name>
                <description language="ja">Event link setting register 10</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR11" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">ELSR11</gui_name>
                <description language="ja">Event link setting register 11</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR12" offset="0x0000000D" size="0x00000001">
                <gui_name language="ja">ELSR12</gui_name>
                <description language="ja">Event link setting register 12</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR13" offset="0x0000000E" size="0x00000001">
                <gui_name language="ja">ELSR13</gui_name>
                <description language="ja">Event link setting register 13</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR15" offset="0x00000010" size="0x00000001">
                <gui_name language="ja">ELSR15</gui_name>
                <description language="ja">Event link setting register 15</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR18" offset="0x00000013" size="0x00000001">
                <gui_name language="ja">ELSR18</gui_name>
                <description language="ja">Event link setting register 18</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR19" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">ELSR19</gui_name>
                <description language="ja">Event link setting register 19</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR20" offset="0x00000015" size="0x00000001">
                <gui_name language="ja">ELSR20</gui_name>
                <description language="ja">Event link setting register 20</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR21" offset="0x00000016" size="0x00000001">
                <gui_name language="ja">ELSR21</gui_name>
                <description language="ja">Event link setting register 21</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR22" offset="0x00000017" size="0x00000001">
                <gui_name language="ja">ELSR22</gui_name>
                <description language="ja">Event link setting register 22</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR23" offset="0x00000018" size="0x00000001">
                <gui_name language="ja">ELSR23</gui_name>
                <description language="ja">Event link setting register 23</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR24" offset="0x00000019" size="0x00000001">
                <gui_name language="ja">ELSR24</gui_name>
                <description language="ja">Event link setting register 24</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR25" offset="0x0000001A" size="0x00000001">
                <gui_name language="ja">ELSR25</gui_name>
                <description language="ja">Event link setting register 25</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR26" offset="0x0000001B" size="0x00000001">
                <gui_name language="ja">ELSR26</gui_name>
                <description language="ja">Event link setting register 26</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR27" offset="0x0000001C" size="0x00000001">
                <gui_name language="ja">ELSR27</gui_name>
                <description language="ja">Event link setting register 27</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELOPA" offset="0x0000001F" size="0x00000001">
                <gui_name language="ja">ELOPA</gui_name>
                <description language="ja">Event link option setting register A</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELOPB" offset="0x00000020" size="0x00000001">
                <gui_name language="ja">ELOPB</gui_name>
                <description language="ja">Event link option setting register B</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELOPC" offset="0x00000021" size="0x00000001">
                <gui_name language="ja">ELOPC</gui_name>
                <description language="ja">Event link option setting register C</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELOPD" offset="0x00000022" size="0x00000001">
                <gui_name language="ja">ELOPD</gui_name>
                <description language="ja">Event link option setting register D</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PGR1" offset="0x00000023" size="0x00000001">
                <gui_name language="ja">PGR1</gui_name>
                <description language="ja">Port group setting register 1</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PGR2" offset="0x00000024" size="0x00000001">
                <gui_name language="ja">PGR2</gui_name>
                <description language="ja">Port group setting register 2</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PGC1" offset="0x00000025" size="0x00000001">
                <gui_name language="ja">PGC1</gui_name>
                <description language="ja">Port group control register 1</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PGC2" offset="0x00000026" size="0x00000001">
                <gui_name language="ja">PGC2</gui_name>
                <description language="ja">Port group control register 2</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PDBF1" offset="0x00000027" size="0x00000001">
                <gui_name language="ja">PDBF1</gui_name>
                <description language="ja">Port buffer register 1</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PDBF2" offset="0x00000028" size="0x00000001">
                <gui_name language="ja">PDBF2</gui_name>
                <description language="ja">Port buffer register 2</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PEL0" offset="0x00000029" size="0x00000001">
                <gui_name language="ja">PEL0</gui_name>
                <description language="ja">Event link port setting register 0</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PEL1" offset="0x0000002A" size="0x00000001">
                <gui_name language="ja">PEL1</gui_name>
                <description language="ja">Event link port setting register 1</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PEL2" offset="0x0000002B" size="0x00000001">
                <gui_name language="ja">PEL2</gui_name>
                <description language="ja">Event link port setting register 2</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_PEL3" offset="0x0000002C" size="0x00000001">
                <gui_name language="ja">PEL3</gui_name>
                <description language="ja">Event link port setting register 3</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSEGR" offset="0x0000002D" size="0x00000001">
                <gui_name language="ja">ELSEGR</gui_name>
                <description language="ja">Event link software event generation register</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR33" offset="0x00000031" size="0x00000001">
                <gui_name language="ja">ELSR33</gui_name>
                <description language="ja">Event link setting register 33</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR35" offset="0x00000033" size="0x00000001">
                <gui_name language="ja">ELSR35</gui_name>
                <description language="ja">Event link setting register 35</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR36" offset="0x00000034" size="0x00000001">
                <gui_name language="ja">ELSR36</gui_name>
                <description language="ja">Event link setting register 36</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR37" offset="0x00000035" size="0x00000001">
                <gui_name language="ja">ELSR37</gui_name>
                <description language="ja">Event link setting register 37</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR38" offset="0x00000036" size="0x00000001">
                <gui_name language="ja">ELSR38</gui_name>
                <description language="ja">Event link setting register 38</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR41" offset="0x00000039" size="0x00000001">
                <gui_name language="ja">ELSR41</gui_name>
                <description language="ja">Event link setting register 41</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR42" offset="0x0000003A" size="0x00000001">
                <gui_name language="ja">ELSR42</gui_name>
                <description language="ja">Event link setting register 42</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR43" offset="0x0000003B" size="0x00000001">
                <gui_name language="ja">ELSR43</gui_name>
                <description language="ja">Event link setting register 43</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR44" offset="0x0000003C" size="0x00000001">
                <gui_name language="ja">ELSR44</gui_name>
                <description language="ja">Event link setting register 44</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELSR45" offset="0x0000003D" size="0x00000001">
                <gui_name language="ja">ELSR45</gui_name>
                <description language="ja">Event link setting register 45</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELOPF" offset="0x0000003F" size="0x00000001">
                <gui_name language="ja">ELOPF</gui_name>
                <description language="ja">Event link option setting register F</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELOPH" offset="0x00000041" size="0x00000001">
                <gui_name language="ja">ELOPH</gui_name>
                <description language="ja">Event link option setting register H</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELOPI" offset="0x00000042" size="0x00000001">
                <gui_name language="ja">ELOPI</gui_name>
                <description language="ja">Event link option setting register I</description>
            </register>
            <register access="Read Write" base_addr="ELC" name="ELC_ELOPJ" offset="0x00000043" size="0x00000001">
                <gui_name language="ja">ELOPJ</gui_name>
                <description language="ja">Event link option setting register J</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="SSI" offset="0xA0081000">
            <gui_name language="ja">SSI</gui_name>
            <description language="ja">Serial sound interface</description>
            <register access="Read Write" base_addr="SSI" name="SSI_SSICR" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">SSICR</gui_name>
                <description language="ja">Control register</description>
            </register>
            <register access="Read Write" base_addr="SSI" name="SSI_SSISR" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">SSISR</gui_name>
                <description language="ja">Status register</description>
            </register>
            <register access="Read Write" base_addr="SSI" name="SSI_SSIFCR" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">SSIFCR</gui_name>
                <description language="ja">FIFO control register</description>
            </register>
            <register access="Read Write" base_addr="SSI" name="SSI_SSIFSR" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">SSIFSR</gui_name>
                <description language="ja">FIFO status register</description>
            </register>
            <register access="Write Only" base_addr="SSI" name="SSI_SSIFTDR" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">SSIFTDR</gui_name>
                <description language="ja">Transmit FIFO data register</description>
            </register>
            <register access="Read Only" base_addr="SSI" name="SSI_SSIFRDR" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">SSIFRDR</gui_name>
                <description language="ja">Receive FIFO data register</description>
            </register>
            <register access="Read Write" base_addr="SSI" name="SSI_SSITDMR" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">SSITDMR</gui_name>
                <description language="ja">TDM mode register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="DOC" offset="0xA0081200">
            <gui_name language="ja">DOC</gui_name>
            <description language="ja">Data operation circuit</description>
            <register access="Read Write" base_addr="DOC" name="DOC_DOCR" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">DOCR</gui_name>
                <description language="ja">DOC control register</description>
            </register>
            <register access="Read Write" base_addr="DOC" name="DOC_DODIR" offset="0x00000002" size="0x00000002">
                <gui_name language="ja">DODIR</gui_name>
                <description language="ja">DOC data input register</description>
            </register>
            <register access="Read Write" base_addr="DOC" name="DOC_DODSR" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">DODSR</gui_name>
                <description language="ja">DOC data setting register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="S12ADC0" offset="0xA008C000">
            <gui_name language="ja">S12ADC</gui_name>
            <description language="ja">12-Bit A/D Converter 0</description>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCSR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">ADCSR</gui_name>
                <description language="ja">A/D control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADANSA" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">ADANSA</gui_name>
                <description language="ja">A/D channel select register A</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADADS" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">ADADS</gui_name>
                <description language="ja">A/D conversion value addition/average mode select register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADADC" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">ADADC</gui_name>
                <description language="ja">A/D conversion value addition/average number select register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCER" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">ADCER</gui_name>
                <description language="ja">A/D control extended register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSTRGR" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">ADSTRGR</gui_name>
                <description language="ja">A/D start trigger select register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADEXICR" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">ADEXICR</gui_name>
                <description language="ja">A/D conversion extended input control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADANSB" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">ADANSB</gui_name>
                <description language="ja">A/D channel select register B</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDBLDR" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">ADDBLDR</gui_name>
                <description language="ja">A/D data duplicate register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADTSDR" offset="0x0000001A" size="0x00000002">
                <gui_name language="ja">ADTSDR</gui_name>
                <description language="ja">A/D temperature sensor data register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADRD" offset="0x0000001E" size="0x00000002">
                <gui_name language="ja">ADRD</gui_name>
                <description language="ja">A/D self-diagnostic data register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDR0" offset="0x00000020" size="0x00000002">
                <gui_name language="ja">ADDR0</gui_name>
                <description language="ja">A/D data register 0</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDR1" offset="0x00000022" size="0x00000002">
                <gui_name language="ja">ADDR1</gui_name>
                <description language="ja">A/D data register 1</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDR2" offset="0x00000024" size="0x00000002">
                <gui_name language="ja">ADDR2</gui_name>
                <description language="ja">A/D data register 2</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDR3" offset="0x00000026" size="0x00000002">
                <gui_name language="ja">ADDR3</gui_name>
                <description language="ja">A/D data register 3</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDR4" offset="0x00000028" size="0x00000002">
                <gui_name language="ja">ADDR4</gui_name>
                <description language="ja">A/D data register 4</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDR5" offset="0x0000002A" size="0x00000002">
                <gui_name language="ja">ADDR5</gui_name>
                <description language="ja">A/D data register 5</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDR6" offset="0x0000002C" size="0x00000002">
                <gui_name language="ja">ADDR6</gui_name>
                <description language="ja">A/D data register 6</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDR7" offset="0x0000002E" size="0x00000002">
                <gui_name language="ja">ADDR7</gui_name>
                <description language="ja">A/D data register 7</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSSTR0" offset="0x00000060" size="0x00000001">
                <gui_name language="ja">ADSSTR0</gui_name>
                <description language="ja">A/D sampling state register 0</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSHCR" offset="0x00000066" size="0x00000002">
                <gui_name language="ja">ADSHCR</gui_name>
                <description language="ja">A/D sampling state register control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSSTRT" offset="0x00000070" size="0x00000001">
                <gui_name language="ja">ADSSTRT</gui_name>
                <description language="ja">A/D sampling state register T</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSSTR1" offset="0x00000073" size="0x00000001">
                <gui_name language="ja">ADSSTR1</gui_name>
                <description language="ja">A/D sampling state register 1</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSSTR2" offset="0x00000074" size="0x00000001">
                <gui_name language="ja">ADSSTR2</gui_name>
                <description language="ja">A/D sampling state register 2</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSSTR3" offset="0x00000075" size="0x00000001">
                <gui_name language="ja">ADSSTR3</gui_name>
                <description language="ja">A/D sampling state register 3</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSSTR4" offset="0x00000076" size="0x00000001">
                <gui_name language="ja">ADSSTR4</gui_name>
                <description language="ja">A/D sampling state register 4</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSSTR5" offset="0x00000077" size="0x00000001">
                <gui_name language="ja">ADSSTR5</gui_name>
                <description language="ja">A/D sampling state register 5</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSSTR6" offset="0x00000078" size="0x00000001">
                <gui_name language="ja">ADSSTR6</gui_name>
                <description language="ja">A/D sampling state register 6</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADSSTR7" offset="0x00000079" size="0x00000001">
                <gui_name language="ja">ADSSTR7</gui_name>
                <description language="ja">A/D sampling state register 7</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADDISCR" offset="0x0000007A" size="0x00000001">
                <gui_name language="ja">ADDISCR</gui_name>
                <description language="ja">A/D disconnection detect control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADGSPCR" offset="0x00000080" size="0x00000002">
                <gui_name language="ja">ADGSPCR</gui_name>
                <description language="ja">A/D group scan priority control register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDBLDRA" offset="0x00000084" size="0x00000002">
                <gui_name language="ja">ADDBLDRA</gui_name>
                <description language="ja">A/D data duplicate register A</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADDBLDRB" offset="0x00000086" size="0x00000002">
                <gui_name language="ja">ADDBLDRB</gui_name>
                <description language="ja">A/D data duplicate register B</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCMPCR" offset="0x00000090" size="0x00000001">
                <gui_name language="ja">ADCMPCR</gui_name>
                <description language="ja">A/D compare control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCMPANSER" offset="0x00000092" size="0x00000001">
                <gui_name language="ja">ADCMPANSER</gui_name>
                <description language="ja">A/D compare channel select extended register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCMPLER" offset="0x00000093" size="0x00000001">
                <gui_name language="ja">ADCMPLER</gui_name>
                <description language="ja">A/D compare level extended register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCMPANSR" offset="0x00000094" size="0x00000002">
                <gui_name language="ja">ADCMPANSR</gui_name>
                <description language="ja">A/D compare channel select register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCMPLR" offset="0x00000098" size="0x00000002">
                <gui_name language="ja">ADCMPLR</gui_name>
                <description language="ja">A/D compare level register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCMPDR0" offset="0x0000009C" size="0x00000002">
                <gui_name language="ja">ADCMPDR0</gui_name>
                <description language="ja">A/D compare data register 0</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCMPDR1" offset="0x0000009E" size="0x00000002">
                <gui_name language="ja">ADCMPDR1</gui_name>
                <description language="ja">A/D compare data register 1</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCMPSR" offset="0x000000A0" size="0x00000002">
                <gui_name language="ja">ADCMPSR</gui_name>
                <description language="ja">A/D compare status register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADCMPSER" offset="0x000000A4" size="0x00000001">
                <gui_name language="ja">ADCMPSER</gui_name>
                <description language="ja">A/D compare status extended register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADTDCR" offset="0x000000C8" size="0x00000001">
                <gui_name language="ja">ADTDCR</gui_name>
                <description language="ja">A/D pin level self-diagnosis control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC0" name="S12ADC0_ADERCR" offset="0x000000CA" size="0x00000001">
                <gui_name language="ja">ADERCR</gui_name>
                <description language="ja">A/D error control register</description>
            </register>
            <register access="Write Only" base_addr="S12ADC0" name="S12ADC0_ADERCLR" offset="0x000000CB" size="0x00000001">
                <gui_name language="ja">ADERCLR</gui_name>
                <description language="ja">A/D error clear register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADOWER" offset="0x000000D2" size="0x00000002">
                <gui_name language="ja">ADOWER</gui_name>
                <description language="ja">A/D overwrite error register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC0" name="S12ADC0_ADOWEER" offset="0x000000D6" size="0x00000002">
                <gui_name language="ja">ADOWEER</gui_name>
                <description language="ja">A/D overwrite error extended register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="S12ADC1" offset="0xA008C400">
            <gui_name language="ja">S12ADC</gui_name>
            <description language="ja">12-Bit A/D Converter 1</description>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADCSR" offset="0x00000000" size="0x00000002">
                <gui_name language="ja">ADCSR</gui_name>
                <description language="ja">A/D control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADANSA" offset="0x00000004" size="0x00000002">
                <gui_name language="ja">ADANSA</gui_name>
                <description language="ja">A/D channel select register A</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADADS" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">ADADS</gui_name>
                <description language="ja">A/D conversion value addition/average mode select register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADADC" offset="0x0000000C" size="0x00000001">
                <gui_name language="ja">ADADC</gui_name>
                <description language="ja">A/D conversion value addition/average number select register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADCER" offset="0x0000000E" size="0x00000002">
                <gui_name language="ja">ADCER</gui_name>
                <description language="ja">A/D control extended register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSTRGR" offset="0x00000010" size="0x00000002">
                <gui_name language="ja">ADSTRGR</gui_name>
                <description language="ja">A/D start trigger select register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADEXICR" offset="0x00000012" size="0x00000002">
                <gui_name language="ja">ADEXICR</gui_name>
                <description language="ja">A/D conversion extended input control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADANSB" offset="0x00000014" size="0x00000002">
                <gui_name language="ja">ADANSB</gui_name>
                <description language="ja">A/D channel select register B</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDBLDR" offset="0x00000018" size="0x00000002">
                <gui_name language="ja">ADDBLDR</gui_name>
                <description language="ja">A/D data duplicate register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADRD" offset="0x0000001E" size="0x00000002">
                <gui_name language="ja">ADRD</gui_name>
                <description language="ja">A/D self-diagnostic data register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR0" offset="0x00000020" size="0x00000002">
                <gui_name language="ja">ADDR0</gui_name>
                <description language="ja">A/D data register 0</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR1" offset="0x00000022" size="0x00000002">
                <gui_name language="ja">ADDR1</gui_name>
                <description language="ja">A/D data register 1</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR2" offset="0x00000024" size="0x00000002">
                <gui_name language="ja">ADDR2</gui_name>
                <description language="ja">A/D data register 2</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR3" offset="0x00000026" size="0x00000002">
                <gui_name language="ja">ADDR3</gui_name>
                <description language="ja">A/D data register 3</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR4" offset="0x00000028" size="0x00000002">
                <gui_name language="ja">ADDR4</gui_name>
                <description language="ja">A/D data register 4</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR5" offset="0x0000002A" size="0x00000002">
                <gui_name language="ja">ADDR5</gui_name>
                <description language="ja">A/D data register 5</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR6" offset="0x0000002C" size="0x00000002">
                <gui_name language="ja">ADDR6</gui_name>
                <description language="ja">A/D data register 6</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR7" offset="0x0000002E" size="0x00000002">
                <gui_name language="ja">ADDR7</gui_name>
                <description language="ja">A/D data register 7</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR8" offset="0x00000030" size="0x00000002">
                <gui_name language="ja">ADDR8</gui_name>
                <description language="ja">A/D data register 8</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR9" offset="0x00000032" size="0x00000002">
                <gui_name language="ja">ADDR9</gui_name>
                <description language="ja">A/D data register 9</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR10" offset="0x00000034" size="0x00000002">
                <gui_name language="ja">ADDR10</gui_name>
                <description language="ja">A/D data register 10</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR11" offset="0x00000036" size="0x00000002">
                <gui_name language="ja">ADDR11</gui_name>
                <description language="ja">A/D data register 11</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR12" offset="0x00000038" size="0x00000002">
                <gui_name language="ja">ADDR12</gui_name>
                <description language="ja">A/D data register 12</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR13" offset="0x0000003A" size="0x00000002">
                <gui_name language="ja">ADDR13</gui_name>
                <description language="ja">A/D data register 13</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR14" offset="0x0000003C" size="0x00000002">
                <gui_name language="ja">ADDR14</gui_name>
                <description language="ja">A/D data register 14</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDR15" offset="0x0000003E" size="0x00000002">
                <gui_name language="ja">ADDR15</gui_name>
                <description language="ja">A/D data register 15</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSSTR0" offset="0x00000060" size="0x00000001">
                <gui_name language="ja">ADSSTR0</gui_name>
                <description language="ja">A/D sampling state register 0</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSSTRL" offset="0x00000061" size="0x00000001">
                <gui_name language="ja">ADSSTRL</gui_name>
                <description language="ja">A/D sampling state register L</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSSTR1" offset="0x00000073" size="0x00000001">
                <gui_name language="ja">ADSSTR1</gui_name>
                <description language="ja">A/D sampling state register 1</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSSTR2" offset="0x00000074" size="0x00000001">
                <gui_name language="ja">ADSSTR2</gui_name>
                <description language="ja">A/D sampling state register 2</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSSTR3" offset="0x00000075" size="0x00000001">
                <gui_name language="ja">ADSSTR3</gui_name>
                <description language="ja">A/D sampling state register 3</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSSTR4" offset="0x00000076" size="0x00000001">
                <gui_name language="ja">ADSSTR4</gui_name>
                <description language="ja">A/D sampling state register 4</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSSTR5" offset="0x00000077" size="0x00000001">
                <gui_name language="ja">ADSSTR5</gui_name>
                <description language="ja">A/D sampling state register 5</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSSTR6" offset="0x00000078" size="0x00000001">
                <gui_name language="ja">ADSSTR6</gui_name>
                <description language="ja">A/D sampling state register 6</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADSSTR7" offset="0x00000079" size="0x00000001">
                <gui_name language="ja">ADSSTR7</gui_name>
                <description language="ja">A/D sampling state register 7</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADDISCR" offset="0x0000007A" size="0x00000001">
                <gui_name language="ja">ADDISCR</gui_name>
                <description language="ja">A/D disconnection detect control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADGSPCR" offset="0x00000080" size="0x00000002">
                <gui_name language="ja">ADGSPCR</gui_name>
                <description language="ja">A/D group scan priority control register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDBLDRA" offset="0x00000084" size="0x00000002">
                <gui_name language="ja">ADDBLDRA</gui_name>
                <description language="ja">A/D data duplicate register A</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADDBLDRB" offset="0x00000086" size="0x00000002">
                <gui_name language="ja">ADDBLDRB</gui_name>
                <description language="ja">A/D data duplicate register B</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADCMPCR" offset="0x00000090" size="0x00000001">
                <gui_name language="ja">ADCMPCR</gui_name>
                <description language="ja">A/D compare control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADCMPANSR" offset="0x00000094" size="0x00000002">
                <gui_name language="ja">ADCMPANSR</gui_name>
                <description language="ja">A/D compare channel select register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADCMPLR" offset="0x00000098" size="0x00000002">
                <gui_name language="ja">ADCMPLR</gui_name>
                <description language="ja">A/D compare level register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADCMPDR0" offset="0x0000009C" size="0x00000002">
                <gui_name language="ja">ADCMPDR0</gui_name>
                <description language="ja">A/D compare data register 0</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADCMPDR1" offset="0x0000009E" size="0x00000002">
                <gui_name language="ja">ADCMPDR1</gui_name>
                <description language="ja">A/D compare data register 1</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADCMPSR" offset="0x000000A0" size="0x00000002">
                <gui_name language="ja">ADCMPSR</gui_name>
                <description language="ja">A/D compare status register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADTDCR" offset="0x000000C8" size="0x00000001">
                <gui_name language="ja">ADTDCR</gui_name>
                <description language="ja">A/D pin level self-diagnosis control register</description>
            </register>
            <register access="Read Write" base_addr="S12ADC1" name="S12ADC1_ADERCR" offset="0x000000CA" size="0x00000001">
                <gui_name language="ja">ADERCR</gui_name>
                <description language="ja">A/D error control register</description>
            </register>
            <register access="Write Only" base_addr="S12ADC1" name="S12ADC1_ADERCLR" offset="0x000000CB" size="0x00000001">
                <gui_name language="ja">ADERCLR</gui_name>
                <description language="ja">A/D error clear register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADOWER" offset="0x000000D2" size="0x00000002">
                <gui_name language="ja">ADOWER</gui_name>
                <description language="ja">A/D overwrite error register</description>
            </register>
            <register access="Read Only" base_addr="S12ADC1" name="S12ADC1_ADOWEER" offset="0x000000D6" size="0x00000002">
                <gui_name language="ja">ADOWEER</gui_name>
                <description language="ja">A/D overwrite error extended register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="CLMA0" offset="0xA0090000">
            <gui_name language="ja">CLMA</gui_name>
            <description language="ja">Clock monitor circuit 0</description>
            <register access="Read Write" base_addr="CLMA0" name="CLMA0_CLMA0CTL0" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">CLMA0CTL0</gui_name>
                <description language="ja">CLMA0 control register 0</description>
            </register>
            <register access="Read Write" base_addr="CLMA0" name="CLMA0_CLMA0CMPL" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">CLMA0CMPL</gui_name>
                <description language="ja">CLMA0 compare register L</description>
            </register>
            <register access="Read Write" base_addr="CLMA0" name="CLMA0_CLMA0CMPH" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">CLMA0CMPH</gui_name>
                <description language="ja">CLMA0 compare register H</description>
            </register>
            <register access="Write Only" base_addr="CLMA0" name="CLMA0_CLMA0PCMD" offset="0x00000010" size="0x00000001">
                <gui_name language="ja">CLMA0PCMD</gui_name>
                <description language="ja">CLMA0 command register</description>
            </register>
            <register access="Read Only" base_addr="CLMA0" name="CLMA0_CLMA0PS" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">CLMA0PS</gui_name>
                <description language="ja">CLMA0 protection status register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="CLMA1" offset="0xA0090020">
            <gui_name language="ja">CLMA</gui_name>
            <description language="ja">Clock monitor circuit 1</description>
            <register access="Read Write" base_addr="CLMA1" name="CLMA1_CLMA1CTL0" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">CLMA1CTL0</gui_name>
                <description language="ja">CLMA1 control register 0</description>
            </register>
            <register access="Read Write" base_addr="CLMA1" name="CLMA1_CLMA1CMPL" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">CLMA1CMPL</gui_name>
                <description language="ja">CLMA1 compare register L</description>
            </register>
            <register access="Read Write" base_addr="CLMA1" name="CLMA1_CLMA1CMPH" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">CLMA1CMPH</gui_name>
                <description language="ja">CLMA1 compare register H</description>
            </register>
            <register access="Write Only" base_addr="CLMA1" name="CLMA1_CLMA1PCMD" offset="0x00000010" size="0x00000001">
                <gui_name language="ja">CLMA1PCMD</gui_name>
                <description language="ja">CLMA1 command register</description>
            </register>
            <register access="Read Only" base_addr="CLMA1" name="CLMA1_CLMA1PS" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">CLMA1PS</gui_name>
                <description language="ja">CLMA1 protection status register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="CLMA2" offset="0xA0090040">
            <gui_name language="ja">CLMA</gui_name>
            <description language="ja">Clock monitor circuit 2</description>
            <register access="Read Write" base_addr="CLMA2" name="CLMA2_CLMA2CTL0" offset="0x00000000" size="0x00000001">
                <gui_name language="ja">CLMA2CTL0</gui_name>
                <description language="ja">CLMA2 control register 0</description>
            </register>
            <register access="Read Write" base_addr="CLMA2" name="CLMA2_CLMA2CMPL" offset="0x00000008" size="0x00000002">
                <gui_name language="ja">CLMA2CMPL</gui_name>
                <description language="ja">CLMA2 compare register L</description>
            </register>
            <register access="Read Write" base_addr="CLMA2" name="CLMA2_CLMA2CMPH" offset="0x0000000C" size="0x00000002">
                <gui_name language="ja">CLMA2CMPH</gui_name>
                <description language="ja">CLMA2 compare register H</description>
            </register>
            <register access="Write Only" base_addr="CLMA2" name="CLMA2_CLMA2PCMD" offset="0x00000010" size="0x00000001">
                <gui_name language="ja">CLMA2PCMD</gui_name>
                <description language="ja">CLMA2 command register</description>
            </register>
            <register access="Read Only" base_addr="CLMA2" name="CLMA2_CLMA2PS" offset="0x00000014" size="0x00000001">
                <gui_name language="ja">CLMA2PS</gui_name>
                <description language="ja">CLMA2 protection status register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="ICU" offset="0xA0094000">
            <gui_name language="ja">ICU</gui_name>
            <description language="ja">Interrupt controller</description>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL0" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">DMA0SEL0</gui_name>
                <description language="ja">DMAC unit 0 source select register 0</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL1" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">DMA0SEL1</gui_name>
                <description language="ja">DMAC unit 0 source select register 1</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL2" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">DMA0SEL2</gui_name>
                <description language="ja">DMAC unit 0 source select register 2</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL3" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">DMA0SEL3</gui_name>
                <description language="ja">DMAC unit 0 source select register 3</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL4" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">DMA0SEL4</gui_name>
                <description language="ja">DMAC unit 0 source select register 4</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL5" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">DMA0SEL5</gui_name>
                <description language="ja">DMAC unit 0 source select register 5</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL6" offset="0x00000018" size="0x00000004">
                <gui_name language="ja">DMA0SEL6</gui_name>
                <description language="ja">DMAC unit 0 source select register 6</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL7" offset="0x0000001C" size="0x00000004">
                <gui_name language="ja">DMA0SEL7</gui_name>
                <description language="ja">DMAC unit 0 source select register 7</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL8" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">DMA0SEL8</gui_name>
                <description language="ja">DMAC unit 0 source select register 8</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL9" offset="0x00000024" size="0x00000004">
                <gui_name language="ja">DMA0SEL9</gui_name>
                <description language="ja">DMAC unit 0 source select register 9</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL10" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">DMA0SEL10</gui_name>
                <description language="ja">DMAC unit 0 source select register 10</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL11" offset="0x0000002C" size="0x00000004">
                <gui_name language="ja">DMA0SEL11</gui_name>
                <description language="ja">DMAC unit 0 source select register 11</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL12" offset="0x00000030" size="0x00000004">
                <gui_name language="ja">DMA0SEL12</gui_name>
                <description language="ja">DMAC unit 0 source select register 12</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL13" offset="0x00000034" size="0x00000004">
                <gui_name language="ja">DMA0SEL13</gui_name>
                <description language="ja">DMAC unit 0 source select register 13</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL14" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">DMA0SEL14</gui_name>
                <description language="ja">DMAC unit 0 source select register 14</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA0SEL15" offset="0x0000003C" size="0x00000004">
                <gui_name language="ja">DMA0SEL15</gui_name>
                <description language="ja">DMAC unit 0 source select register 15</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL0" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">DMA1SEL0</gui_name>
                <description language="ja">DMAC unit 1 source select register 0</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL1" offset="0x00000044" size="0x00000004">
                <gui_name language="ja">DMA1SEL1</gui_name>
                <description language="ja">DMAC unit 1 source select register 1</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL2" offset="0x00000048" size="0x00000004">
                <gui_name language="ja">DMA1SEL2</gui_name>
                <description language="ja">DMAC unit 1 source select register 2</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL3" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">DMA1SEL3</gui_name>
                <description language="ja">DMAC unit 1 source select register 3</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL4" offset="0x00000050" size="0x00000004">
                <gui_name language="ja">DMA1SEL4</gui_name>
                <description language="ja">DMAC unit 1 source select register 4</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL5" offset="0x00000054" size="0x00000004">
                <gui_name language="ja">DMA1SEL5</gui_name>
                <description language="ja">DMAC unit 1 source select register 5</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL6" offset="0x00000058" size="0x00000004">
                <gui_name language="ja">DMA1SEL6</gui_name>
                <description language="ja">DMAC unit 1 source select register 6</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL7" offset="0x0000005C" size="0x00000004">
                <gui_name language="ja">DMA1SEL7</gui_name>
                <description language="ja">DMAC unit 1 source select register 7</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL8" offset="0x00000060" size="0x00000004">
                <gui_name language="ja">DMA1SEL8</gui_name>
                <description language="ja">DMAC unit 1 source select register 8</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL9" offset="0x00000064" size="0x00000004">
                <gui_name language="ja">DMA1SEL9</gui_name>
                <description language="ja">DMAC unit 1 source select register 9</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL10" offset="0x00000068" size="0x00000004">
                <gui_name language="ja">DMA1SEL10</gui_name>
                <description language="ja">DMAC unit 1 source select register 10</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL11" offset="0x0000006C" size="0x00000004">
                <gui_name language="ja">DMA1SEL11</gui_name>
                <description language="ja">DMAC unit 1 source select register 11</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL12" offset="0x00000070" size="0x00000004">
                <gui_name language="ja">DMA1SEL12</gui_name>
                <description language="ja">DMAC unit 1 source select register 12</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL13" offset="0x00000074" size="0x00000004">
                <gui_name language="ja">DMA1SEL13</gui_name>
                <description language="ja">DMAC unit 1 source select register 13</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL14" offset="0x00000078" size="0x00000004">
                <gui_name language="ja">DMA1SEL14</gui_name>
                <description language="ja">DMAC unit 1 source select register 14</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMA1SEL15" offset="0x0000007C" size="0x00000004">
                <gui_name language="ja">DMA1SEL15</gui_name>
                <description language="ja">DMAC unit 1 source select register 15</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DMASTG" offset="0x00000080" size="0x00000004">
                <gui_name language="ja">DMASTG</gui_name>
                <description language="ja">DMAC software start register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR0" offset="0x00000200" size="0x00000004">
                <gui_name language="ja">IRQCR0</gui_name>
                <description language="ja">IRQ control register 0</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR1" offset="0x00000204" size="0x00000004">
                <gui_name language="ja">IRQCR1</gui_name>
                <description language="ja">IRQ control register 1</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR2" offset="0x00000208" size="0x00000004">
                <gui_name language="ja">IRQCR2</gui_name>
                <description language="ja">IRQ control register 2</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR3" offset="0x0000020C" size="0x00000004">
                <gui_name language="ja">IRQCR3</gui_name>
                <description language="ja">IRQ control register 3</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR4" offset="0x00000210" size="0x00000004">
                <gui_name language="ja">IRQCR4</gui_name>
                <description language="ja">IRQ control register 4</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR5" offset="0x00000214" size="0x00000004">
                <gui_name language="ja">IRQCR5</gui_name>
                <description language="ja">IRQ control register 5</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR6" offset="0x00000218" size="0x00000004">
                <gui_name language="ja">IRQCR6</gui_name>
                <description language="ja">IRQ control register 6</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR7" offset="0x0000021C" size="0x00000004">
                <gui_name language="ja">IRQCR7</gui_name>
                <description language="ja">IRQ control register 7</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR8" offset="0x00000220" size="0x00000004">
                <gui_name language="ja">IRQCR8</gui_name>
                <description language="ja">IRQ control register 8</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR9" offset="0x00000224" size="0x00000004">
                <gui_name language="ja">IRQCR9</gui_name>
                <description language="ja">IRQ control register 9</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR10" offset="0x00000228" size="0x00000004">
                <gui_name language="ja">IRQCR10</gui_name>
                <description language="ja">IRQ control register 10</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR11" offset="0x0000022C" size="0x00000004">
                <gui_name language="ja">IRQCR11</gui_name>
                <description language="ja">IRQ control register 11</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR12" offset="0x00000230" size="0x00000004">
                <gui_name language="ja">IRQCR12</gui_name>
                <description language="ja">IRQ control register 12</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR13" offset="0x00000234" size="0x00000004">
                <gui_name language="ja">IRQCR13</gui_name>
                <description language="ja">IRQ control register 13</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR14" offset="0x00000238" size="0x00000004">
                <gui_name language="ja">IRQCR14</gui_name>
                <description language="ja">IRQ control register 14</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQCR15" offset="0x0000023C" size="0x00000004">
                <gui_name language="ja">IRQCR15</gui_name>
                <description language="ja">IRQ control register 15</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQFLTE" offset="0x00000240" size="0x00000004">
                <gui_name language="ja">IRQFLTE</gui_name>
                <description language="ja">IRQ pin digital noise filter enable register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_IRQFLTC" offset="0x00000244" size="0x00000004">
                <gui_name language="ja">IRQFLTC</gui_name>
                <description language="ja">IRQ pin digital noise filter setting register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_NMISR" offset="0x00000248" size="0x00000004">
                <gui_name language="ja">NMISR</gui_name>
                <description language="ja">Non-maskable interrupt status register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_NMICLR" offset="0x0000024C" size="0x00000004">
                <gui_name language="ja">NMICLR</gui_name>
                <description language="ja">Non-maskable interrupt status clear register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_NMICR" offset="0x00000250" size="0x00000004">
                <gui_name language="ja">NMICR</gui_name>
                <description language="ja">NMI pin interrupt control register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_NMIFLTE" offset="0x00000254" size="0x00000004">
                <gui_name language="ja">NMIFLTE</gui_name>
                <description language="ja">NMI pin digital noise filter enable register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_NMIFLTC" offset="0x00000258" size="0x00000004">
                <gui_name language="ja">NMIFLTC</gui_name>
                <description language="ja">NMI pin digital noise filter setting register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_EPHYCR0" offset="0x0000025C" size="0x00000004">
                <gui_name language="ja">EPHYCR0</gui_name>
                <description language="ja">EtherPHY control register 0</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_EPHYCR1" offset="0x00000260" size="0x00000004">
                <gui_name language="ja">EPHYCR1</gui_name>
                <description language="ja">EtherPHY control register 1</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_EPHYCR2" offset="0x00000264" size="0x00000004">
                <gui_name language="ja">EPHYCR2</gui_name>
                <description language="ja">EtherPHY control register 2</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_EPHYFLTE" offset="0x00000268" size="0x00000004">
                <gui_name language="ja">EPHYFLTE</gui_name>
                <description language="ja">EtherPHY interrupt request pin digital noise filter enable register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_EPHYFLTC" offset="0x0000026C" size="0x00000004">
                <gui_name language="ja">EPHYFLTC</gui_name>
                <description language="ja">EtherPHY interrupt request pin digital noise filter setting register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DREQFLTE" offset="0x00000270" size="0x00000004">
                <gui_name language="ja">DREQFLTE</gui_name>
                <description language="ja">External DMA request pin digital noise filter enable register</description>
            </register>
            <register access="Read Write" base_addr="ICU" name="ICU_DREQFLTC" offset="0x00000274" size="0x00000004">
                <gui_name language="ja">DREQFLTC</gui_name>
                <description language="ja">External DMA request pin digital noise filter setting register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="SYSTEM" offset="0xA00B0000">
            <gui_name language="ja">SYSTEM</gui_name>
            <description language="ja">System controller</description>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_SCKCR" offset="0x00000020" size="0x00000004">
                <gui_name language="ja">SCKCR</gui_name>
                <description language="ja">System clock control register</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_SCKCR2" offset="0x00000024" size="0x00000004">
                <gui_name language="ja">SCKCR2</gui_name>
                <description language="ja">System clock control register 2</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_DSCR" offset="0x00000028" size="0x00000004">
                <gui_name language="ja">DSCR</gui_name>
                <description language="ja">DS I/F clock control register</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_PLL1CR" offset="0x00000034" size="0x00000004">
                <gui_name language="ja">PLL1CR</gui_name>
                <description language="ja">PLL1 control register</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_PLL1CR2" offset="0x00000038" size="0x00000004">
                <gui_name language="ja">PLL1CR2</gui_name>
                <description language="ja">PLL1 control register 2</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_LOCOCR" offset="0x00000040" size="0x00000004">
                <gui_name language="ja">LOCOCR</gui_name>
                <description language="ja">Low-speed on-chip oscillator control register</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_OSTDCR" offset="0x0000004C" size="0x00000004">
                <gui_name language="ja">OSTDCR</gui_name>
                <description language="ja">Oscillation stop detect control register</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_RSTSR0" offset="0x00000200" size="0x00000004">
                <gui_name language="ja">RSTSR0</gui_name>
                <description language="ja">Reset status register 0</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_SWRR1" offset="0x00000210" size="0x00000004">
                <gui_name language="ja">SWRR1</gui_name>
                <description language="ja">Software reset register</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_MRCTLC" offset="0x00000248" size="0x00000004">
                <gui_name language="ja">MRCTLC</gui_name>
                <description language="ja">Module reset control register C</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_MSTPCRA" offset="0x00000300" size="0x00000004">
                <gui_name language="ja">MSTPCRA</gui_name>
                <description language="ja">Module stop control register A</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_MSTPCRB" offset="0x00000304" size="0x00000004">
                <gui_name language="ja">MSTPCRB</gui_name>
                <description language="ja">Module stop control register B</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_MSTPCRC" offset="0x00000308" size="0x00000004">
                <gui_name language="ja">MSTPCRC</gui_name>
                <description language="ja">Module stop  control register C</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_MSTPCRD" offset="0x0000030C" size="0x00000004">
                <gui_name language="ja">MSTPCRD</gui_name>
                <description language="ja">Module stop  control register D</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_MSTPCRE" offset="0x00000310" size="0x00000004">
                <gui_name language="ja">MSTPCRE</gui_name>
                <description language="ja">Module stop  control register E</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_MSTPCRF" offset="0x00000314" size="0x00000004">
                <gui_name language="ja">MSTPCRF</gui_name>
                <description language="ja">Module stop  control register F</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_SYTATCMWAIT" offset="0x00000800" size="0x00000004">
                <gui_name language="ja">SYTATCMWAIT</gui_name>
                <description language="ja">ATCM wait control register</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_DBGIFCNT" offset="0x00000A00" size="0x00000004">
                <gui_name language="ja">DBGIFCNT</gui_name>
                <description language="ja">Debug interface control register</description>
            </register>
            <register access="Read Only" base_addr="SYSTEM" name="SYSTEM_MDMONR" offset="0x00000A60" size="0x00000004">
                <gui_name language="ja">MDMONR</gui_name>
                <description language="ja">Mode monitor register</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_ECMMCNT" offset="0x00000A80" size="0x00000004">
                <gui_name language="ja">ECMMCNT</gui_name>
                <description language="ja">ECM mask control register</description>
            </register>
            <register access="Read Write" base_addr="SYSTEM" name="SYSTEM_PRCR" offset="0x00000B00" size="0x00000004">
                <gui_name language="ja">PRCR</gui_name>
                <description language="ja">Protect register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="ETHERSW" offset="0xA00BF000">
            <gui_name language="ja">ETHERSW</gui_name>
            <description language="ja">Ethernet switch</description>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ETSPCMD" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">ETSPCMD</gui_name>
                <description language="ja">Ethernet system protect command register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_MACSEL" offset="0x00000004" size="0x00000004">
                <gui_name language="ja">MACSEL</gui_name>
                <description language="ja">MAC select register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_MII_CTRL0" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">MII_CTRL0</gui_name>
                <description language="ja">MII control register 0</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_MII_CTRL1" offset="0x0000000C" size="0x00000004">
                <gui_name language="ja">MII_CTRL1</gui_name>
                <description language="ja">MII control register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_MII_CTRL2" offset="0x00000010" size="0x00000004">
                <gui_name language="ja">MII_CTRL2</gui_name>
                <description language="ja">MII control register 2</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ETHPHYLNK" offset="0x00000014" size="0x00000004">
                <gui_name language="ja">ETHPHYLNK</gui_name>
                <description language="ja">Ethernet PHY LINK mode register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ETHSWMTC" offset="0x00000110" size="0x00000004">
                <gui_name language="ja">ETHSWMTC</gui_name>
                <description language="ja">Ethernet switch management TAG control register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ETHSWMD" offset="0x00000114" size="0x00000004">
                <gui_name language="ja">ETHSWMD</gui_name>
                <description language="ja">Ethernet switch operation mode setting register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ETHSFTRST" offset="0x00000118" size="0x00000004">
                <gui_name language="ja">ETHSFTRST</gui_name>
                <description language="ja">Ethernet peripheral reset register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_SWTMEN" offset="0x00000200" size="0x00000004">
                <gui_name language="ja">SWTMEN</gui_name>
                <description language="ja">Timer output enable register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_SWTMSTSEC" offset="0x00000204" size="0x00000004">
                <gui_name language="ja">SWTMSTSEC</gui_name>
                <description language="ja">Timer second start setting register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_SWTMSTNS" offset="0x00000208" size="0x00000004">
                <gui_name language="ja">SWTMSTNS</gui_name>
                <description language="ja">Timer nanosecond start setting register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_SWTMPSEC" offset="0x0000020C" size="0x00000004">
                <gui_name language="ja">SWTMPSEC</gui_name>
                <description language="ja">Timer second cycle setting register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_SWTMPNS" offset="0x00000210" size="0x00000004">
                <gui_name language="ja">SWTMPNS</gui_name>
                <description language="ja">Timer nanosecond cycle setting register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_SWTMWTH" offset="0x00000214" size="0x00000004">
                <gui_name language="ja">SWTMWTH</gui_name>
                <description language="ja">Timer pulse width setting register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_SWTMLATSEC" offset="0x0000022C" size="0x00000004">
                <gui_name language="ja">SWTMLATSEC</gui_name>
                <description language="ja">Timer second time holding register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_SWTMLATNS" offset="0x00000230" size="0x00000004">
                <gui_name language="ja">SWTMLATNS</gui_name>
                <description language="ja">Timer nanosecond time holding register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_PORT_ENA" offset="0x00001008" size="0x00000004">
                <gui_name language="ja">PORT_ENA</gui_name>
                <description language="ja">Port enable register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_UCAST_DEFAULT_MASK" offset="0x0000100C" size="0x00000004">
                <gui_name language="ja">UCAST_DEFAULT_MASK</gui_name>
                <description language="ja">Unicast default mask register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_BCAST_DEFAULT_MASK" offset="0x00001014" size="0x00000004">
                <gui_name language="ja">BCAST_DEFAULT_MASK</gui_name>
                <description language="ja">Broadcast default mask register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_MCAST_DEFAULT_MASK" offset="0x00001018" size="0x00000004">
                <gui_name language="ja">MCAST_DEFAULT_MASK</gui_name>
                <description language="ja">Multicast default mask register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_INPUT_LEARN_BLOCK" offset="0x0000101C" size="0x00000004">
                <gui_name language="ja">INPUT_LEARN_BLOCK</gui_name>
                <description language="ja">Input learning blocking register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_MGMT_CONFIG" offset="0x00001020" size="0x00000004">
                <gui_name language="ja">MGMT_CONFIG</gui_name>
                <description language="ja">Management configuration register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_MODE_CONFIG" offset="0x00001024" size="0x00000004">
                <gui_name language="ja">MODE_CONFIG</gui_name>
                <description language="ja">Mode configuration register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_VLAN_TAG_ID" offset="0x00001034" size="0x00000004">
                <gui_name language="ja">VLAN_TAG_ID</gui_name>
                <description language="ja">VLAN tag ID register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_OQMGR_STATUS" offset="0x00001080" size="0x00000004">
                <gui_name language="ja">OQMGR_STATUS</gui_name>
                <description language="ja">Output queue management status register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_QMGR_MINCELLS" offset="0x00001084" size="0x00000004">
                <gui_name language="ja">QMGR_MINCELLS</gui_name>
                <description language="ja">Output queue minimum memory register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_QMGR_ST_MINCELLS" offset="0x00001088" size="0x00000004">
                <gui_name language="ja">QMGR_ST_MINCELLS</gui_name>
                <description language="ja">Output queue minimum memory statistics register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_QMGR_CGS_STAT" offset="0x0000108C" size="0x00000004">
                <gui_name language="ja">QMGR_CGS_STAT</gui_name>
                <description language="ja">Output queue congestion status register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_QMGR_IFACE_STAT" offset="0x00001090" size="0x00000004">
                <gui_name language="ja">QMGR_IFACE_STAT</gui_name>
                <description language="ja">Queue internal interface status register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_QMGR_WEIGHTS" offset="0x00001094" size="0x00000004">
                <gui_name language="ja">QMGR_WEIGHTS</gui_name>
                <description language="ja">Queue wait register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_VLAN_PRIORITY0" offset="0x00001100" size="0x00000004">
                <gui_name language="ja">VLAN_PRIORITY0</gui_name>
                <description language="ja">VLAN priority register 0</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_VLAN_PRIORITY1" offset="0x00001104" size="0x00000004">
                <gui_name language="ja">VLAN_PRIORITY1</gui_name>
                <description language="ja">VLAN priority register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_VLAN_PRIORITY2" offset="0x00001108" size="0x00000004">
                <gui_name language="ja">VLAN_PRIORITY2</gui_name>
                <description language="ja">VLAN priority register 2</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_IP_PRIORITY0" offset="0x00001140" size="0x00000004">
                <gui_name language="ja">IP_PRIORITY0</gui_name>
                <description language="ja">IP priority register 0</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_IP_PRIORITY1" offset="0x00001144" size="0x00000004">
                <gui_name language="ja">IP_PRIORITY1</gui_name>
                <description language="ja">IP priority register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_IP_PRIORITY2" offset="0x00001148" size="0x00000004">
                <gui_name language="ja">IP_PRIORITY2</gui_name>
                <description language="ja">IP priority register 2</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_PRIORITY_CFG0" offset="0x00001180" size="0x00000004">
                <gui_name language="ja">PRIORITY_CFG0</gui_name>
                <description language="ja">Priority configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_PRIORITY_CFG1" offset="0x00001184" size="0x00000004">
                <gui_name language="ja">PRIORITY_CFG1</gui_name>
                <description language="ja">Priority configuration register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_PRIORITY_CFG2" offset="0x00001188" size="0x00000004">
                <gui_name language="ja">PRIORITY_CFG2</gui_name>
                <description language="ja">Priority configuration register 2</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_CONTROL" offset="0x000011C0" size="0x00000004">
                <gui_name language="ja">HUB_CONTROL</gui_name>
                <description language="ja">Hub control register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_STATS" offset="0x000011C4" size="0x00000004">
                <gui_name language="ja">HUB_STATS</gui_name>
                <description language="ja">Hub status register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC0lo" offset="0x000011C8" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC0lo</gui_name>
                <description language="ja">Hub input filter MAC address low register 0</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC0hi" offset="0x000011CC" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC0hi</gui_name>
                <description language="ja">Hub input filter MAC address high register 0</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC1lo" offset="0x000011D0" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC1lo</gui_name>
                <description language="ja">Hub input filter MAC address low register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC1hi" offset="0x000011D4" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC1hi</gui_name>
                <description language="ja">Hub input filter MAC address high register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC2lo" offset="0x000011D8" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC2lo</gui_name>
                <description language="ja">Hub input filter MAC address low register 2</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC2hi" offset="0x000011DC" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC2hi</gui_name>
                <description language="ja">Hub input filter MAC address high register 2</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC3lo" offset="0x000011E0" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC3lo</gui_name>
                <description language="ja">Hub input filter MAC address low register 3</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC3hi" offset="0x000011E4" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC3hi</gui_name>
                <description language="ja">Hub input filter MAC address high register 3</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC4lo" offset="0x000011E8" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC4lo</gui_name>
                <description language="ja">Hub input filter MAC address low register 4</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC4hi" offset="0x000011EC" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC4hi</gui_name>
                <description language="ja">Hub input filter MAC address high register 4</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC5lo" offset="0x000011F0" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC5lo</gui_name>
                <description language="ja">Hub input filter MAC address low register 5</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC5hi" offset="0x000011F4" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC5hi</gui_name>
                <description language="ja">Hub input filter MAC address high register 5</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC6lo" offset="0x000011F8" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC6lo</gui_name>
                <description language="ja">Hub input filter MAC address low register 6</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_HUB_FLT_MAC6hi" offset="0x000011FC" size="0x00000004">
                <gui_name language="ja">HUB_FLT_MAC6hi</gui_name>
                <description language="ja">Hub input filter MAC address high register 6</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TOTAL_BYT_FRM" offset="0x00001300" size="0x00000004">
                <gui_name language="ja">TOTAL_BYT_FRM</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TOTAL_BYT_DISC" offset="0x00001304" size="0x00000004">
                <gui_name language="ja">TOTAL_BYT_DISC</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TOTAL_FRM" offset="0x00001308" size="0x00000004">
                <gui_name language="ja">TOTAL_FRM</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TOTAL_DISC" offset="0x0000130C" size="0x00000004">
                <gui_name language="ja">TOTAL_DISC</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_ODISC0" offset="0x00001310" size="0x00000004">
                <gui_name language="ja">ODISC0</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_IDISC_BLOCKED0" offset="0x00001314" size="0x00000004">
                <gui_name language="ja">IDISC_BLOCKED0</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_ODISC1" offset="0x00001318" size="0x00000004">
                <gui_name language="ja">ODISC1</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_IDISC_BLOCKED1" offset="0x0000131C" size="0x00000004">
                <gui_name language="ja">IDISC_BLOCKED1</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_ODISC2" offset="0x00001320" size="0x00000004">
                <gui_name language="ja">ODISC2</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_IDISC_BLOCKED2" offset="0x00001324" size="0x00000004">
                <gui_name language="ja">IDISC_BLOCKED2</gui_name>
                <description language="ja">Switch statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_LRN_REC_A" offset="0x00001500" size="0x00000004">
                <gui_name language="ja">LRN_REC_A</gui_name>
                <description language="ja">Learning record A register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_LRN_REC_B" offset="0x00001504" size="0x00000004">
                <gui_name language="ja">LRN_REC_B</gui_name>
                <description language="ja">Learning record B register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_LRN_STATUS" offset="0x00001508" size="0x00000004">
                <gui_name language="ja">LRN_STATUS</gui_name>
                <description language="ja">Learning data status register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_COMMAND_CONFIG0" offset="0x00009008" size="0x00000004">
                <gui_name language="ja">COMMAND_CONFIG0</gui_name>
                <description language="ja">Command configuration register 0</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_FRM_LENGTH0" offset="0x00009014" size="0x00000004">
                <gui_name language="ja">FRM_LENGTH0</gui_name>
                <description language="ja">Maximum frame length register 0 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_SECTION_EMPTY0" offset="0x0000901C" size="0x00000004">
                <gui_name language="ja">RX_SECTION_EMPTY0</gui_name>
                <description language="ja">FIFO buffer threshold register 0 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_RX_SECTION_FULL0" offset="0x00009020" size="0x00000004">
                <gui_name language="ja">RX_SECTION_FULL0</gui_name>
                <description language="ja">FIFO buffer threshold register 0 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TX_SECTION_EMPTY0" offset="0x00009024" size="0x00000004">
                <gui_name language="ja">TX_SECTION_EMPTY0</gui_name>
                <description language="ja">FIFO buffer threshold register 0 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TX_SECTION_FULL0" offset="0x00009028" size="0x00000004">
                <gui_name language="ja">TX_SECTION_FULL0</gui_name>
                <description language="ja">FIFO buffer threshold register 0 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_ALMOST_EMPTY0" offset="0x0000902C" size="0x00000004">
                <gui_name language="ja">RX_ALMOST_EMPTY0</gui_name>
                <description language="ja">FIFO buffer threshold register 0 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_ALMOST_FULL0" offset="0x00009030" size="0x00000004">
                <gui_name language="ja">RX_ALMOST_FULL0</gui_name>
                <description language="ja">FIFO buffer threshold register 0 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TX_ALMOST_EMPTY0" offset="0x00009034" size="0x00000004">
                <gui_name language="ja">TX_ALMOST_EMPTY0</gui_name>
                <description language="ja">FIFO buffer threshold register 0 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TX_ALMOST_FULL0" offset="0x00009038" size="0x00000004">
                <gui_name language="ja">TX_ALMOST_FULL0</gui_name>
                <description language="ja">FIFO buffer threshold register 0 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_MAC_STATUS0" offset="0x00009058" size="0x00000004">
                <gui_name language="ja">MAC_STATUS0</gui_name>
                <description language="ja">MAC status register 0 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TX_IPG_LENGTH0" offset="0x0000905C" size="0x00000004">
                <gui_name language="ja">TX_IPG_LENGTH0</gui_name>
                <description language="ja">Transmit IPG length register 0 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsOctets_0" offset="0x00009100" size="0x00000004">
                <gui_name language="ja">etherStatsOctets_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_OctetsOK_0" offset="0x00009104" size="0x00000004">
                <gui_name language="ja">OctetsOK_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aAlignmentErrors_0" offset="0x00009108" size="0x00000004">
                <gui_name language="ja">aAlignmentErrors_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aPAUSEMACCtrlFrames_0" offset="0x0000910C" size="0x00000004">
                <gui_name language="ja">aPAUSEMACCtrlFrames_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_FramesOK_0" offset="0x00009110" size="0x00000004">
                <gui_name language="ja">FramesOK_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_CRCErrors_0" offset="0x00009114" size="0x00000004">
                <gui_name language="ja">CRCErrors_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_VLANOK_0" offset="0x00009118" size="0x00000004">
                <gui_name language="ja">VLANOK_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifInErrors_0" offset="0x0000911C" size="0x00000004">
                <gui_name language="ja">ifInErrors_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifInUcastPkts_0" offset="0x00009120" size="0x00000004">
                <gui_name language="ja">ifInUcastPkts_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifInMulticastPkts_0" offset="0x00009124" size="0x00000004">
                <gui_name language="ja">ifInMulticastPkts_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifInBroadcastPkts_0" offset="0x00009128" size="0x00000004">
                <gui_name language="ja">ifInBroadcastPkts_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsDropEvents_0" offset="0x0000912C" size="0x00000004">
                <gui_name language="ja">etherStatsDropEvents_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts_0" offset="0x00009130" size="0x00000004">
                <gui_name language="ja">etherStatsPkts_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsUndersizePkts_0" offset="0x00009134" size="0x00000004">
                <gui_name language="ja">etherStatsUndersizePkts_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts64Octets_0" offset="0x00009138" size="0x00000004">
                <gui_name language="ja">etherStatsPkts64Octets_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts65to127Octets_0" offset="0x0000913C" size="0x00000004">
                <gui_name language="ja">etherStatsPkts65to127Octets_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts128to255Octets_0" offset="0x00009140" size="0x00000004">
                <gui_name language="ja">etherStatsPkts128to255Octets_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts256to511Octets_0" offset="0x00009144" size="0x00000004">
                <gui_name language="ja">etherStatsPkts256to511Octets_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts512to1023Octets_0" offset="0x00009148" size="0x00000004">
                <gui_name language="ja">etherStatsPkts512to1023Octets_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts1024to1518Octets_0" offset="0x0000914C" size="0x00000004">
                <gui_name language="ja">etherStatsPkts1024to1518Octets_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts1519toMax_0" offset="0x00009150" size="0x00000004">
                <gui_name language="ja">etherStatsPkts1519toMax_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsOversizePkts_0" offset="0x00009154" size="0x00000004">
                <gui_name language="ja">etherStatsOversizePkts_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsJabbers_0" offset="0x00009158" size="0x00000004">
                <gui_name language="ja">etherStatsJabbers_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsFragments_0" offset="0x0000915C" size="0x00000004">
                <gui_name language="ja">etherStatsFragments_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aMACControlFramesReceived_0" offset="0x00009160" size="0x00000004">
                <gui_name language="ja">aMACControlFramesReceived_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aFrameTooLong_0" offset="0x00009164" size="0x00000004">
                <gui_name language="ja">aFrameTooLong_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_StackedVLANOK_0" offset="0x0000916C" size="0x00000004">
                <gui_name language="ja">StackedVLANOK_0</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsOctets_0" offset="0x00009180" size="0x00000004">
                <gui_name language="ja">TXetherStatsOctets_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TxOctetsOK_0" offset="0x00009184" size="0x00000004">
                <gui_name language="ja">TxOctetsOK_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXaPAUSEMACCtrlFrames_0" offset="0x0000918C" size="0x00000004">
                <gui_name language="ja">TXaPAUSEMACCtrlFrames_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TxFramesOK_0" offset="0x00009190" size="0x00000004">
                <gui_name language="ja">TxFramesOK_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TxCRCErrors_0" offset="0x00009194" size="0x00000004">
                <gui_name language="ja">TxCRCErrors_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TxVLANOK_0" offset="0x00009198" size="0x00000004">
                <gui_name language="ja">TxVLANOK_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifOutErrors_0" offset="0x0000919C" size="0x00000004">
                <gui_name language="ja">ifOutErrors_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifUcastPkts_0" offset="0x000091A0" size="0x00000004">
                <gui_name language="ja">ifUcastPkts_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifMulticastPkts_0" offset="0x000091A4" size="0x00000004">
                <gui_name language="ja">ifMulticastPkts_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifBroadcastPkts_0" offset="0x000091A8" size="0x00000004">
                <gui_name language="ja">ifBroadcastPkts_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsDropEvents_0" offset="0x000091AC" size="0x00000004">
                <gui_name language="ja">TXetherStatsDropEvents_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts_0" offset="0x000091B0" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsUndersizePkts_0" offset="0x000091B4" size="0x00000004">
                <gui_name language="ja">TXetherStatsUndersizePkts_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts64Octets_0" offset="0x000091B8" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts64Octets_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts65to127Octets_0" offset="0x000091BC" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts65to127Octets_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts128to255Octets_0" offset="0x000091C0" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts128to255Octets_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts256to511Octets_0" offset="0x000091C4" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts256to511Octets_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts512to1023Octets_0" offset="0x000091C8" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts512to1023Octets_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts1024to1518Octets_0" offset="0x000091CC" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts1024to1518Octets_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts1519toMax_0" offset="0x000091D0" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts1519toMax_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsOversizePkts_0" offset="0x000091D4" size="0x00000004">
                <gui_name language="ja">TXetherStatsOversizePkts_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsJabbers_0" offset="0x000091D8" size="0x00000004">
                <gui_name language="ja">TXetherStatsJabbers_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsFragments_0" offset="0x000091DC" size="0x00000004">
                <gui_name language="ja">TXetherStatsFragments_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aMACControlFrames_0" offset="0x000091E0" size="0x00000004">
                <gui_name language="ja">aMACControlFrames_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXaFrameTooLong_0" offset="0x000091E4" size="0x00000004">
                <gui_name language="ja">TXaFrameTooLong_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aMultipleCollisions_0" offset="0x000091EC" size="0x00000004">
                <gui_name language="ja">aMultipleCollisions_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aSingleCollisions_0" offset="0x000091F0" size="0x00000004">
                <gui_name language="ja">aSingleCollisions_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aLateCollisions_0" offset="0x000091F4" size="0x00000004">
                <gui_name language="ja">aLateCollisions_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aExcessCollisions_0" offset="0x000091F8" size="0x00000004">
                <gui_name language="ja">aExcessCollisions_0</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_COMMAND_CONFIG1" offset="0x0000B008" size="0x00000004">
                <gui_name language="ja">COMMAND_CONFIG1</gui_name>
                <description language="ja">Command configuration register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_FRM_LENGTH1" offset="0x0000B014" size="0x00000004">
                <gui_name language="ja">FRM_LENGTH1</gui_name>
                <description language="ja">Maximum frame length register 1 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_SECTION_EMPTY1" offset="0x0000B01C" size="0x00000004">
                <gui_name language="ja">RX_SECTION_EMPTY1</gui_name>
                <description language="ja">FIFO buffer threshold register 1 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_RX_SECTION_FULL1" offset="0x0000B020" size="0x00000004">
                <gui_name language="ja">RX_SECTION_FULL1</gui_name>
                <description language="ja">FIFO buffer threshold register 1 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TX_SECTION_EMPTY1" offset="0x0000B024" size="0x00000004">
                <gui_name language="ja">TX_SECTION_EMPTY1</gui_name>
                <description language="ja">FIFO buffer threshold register 1 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TX_SECTION_FULL1" offset="0x0000B028" size="0x00000004">
                <gui_name language="ja">TX_SECTION_FULL1</gui_name>
                <description language="ja">FIFO buffer threshold register 1 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_ALMOST_EMPTY1" offset="0x0000B02C" size="0x00000004">
                <gui_name language="ja">RX_ALMOST_EMPTY1</gui_name>
                <description language="ja">FIFO buffer threshold register 1 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_ALMOST_FULL1" offset="0x0000B030" size="0x00000004">
                <gui_name language="ja">RX_ALMOST_FULL1</gui_name>
                <description language="ja">FIFO buffer threshold register 1 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TX_ALMOST_EMPTY1" offset="0x0000B034" size="0x00000004">
                <gui_name language="ja">TX_ALMOST_EMPTY1</gui_name>
                <description language="ja">FIFO buffer threshold register 1 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TX_ALMOST_FULL1" offset="0x0000B038" size="0x00000004">
                <gui_name language="ja">TX_ALMOST_FULL1</gui_name>
                <description language="ja">FIFO buffer threshold register 1 (shared)</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_MAC_STATUS1" offset="0x0000B058" size="0x00000004">
                <gui_name language="ja">MAC_STATUS1</gui_name>
                <description language="ja">MAC status register 1 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TX_IPG_LENGTH1" offset="0x0000B05C" size="0x00000004">
                <gui_name language="ja">TX_IPG_LENGTH1</gui_name>
                <description language="ja">Transmit IPG length register 1 (shared)</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsOctets_1" offset="0x0000B100" size="0x00000004">
                <gui_name language="ja">etherStatsOctets_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_OctetsOK_1" offset="0x0000B104" size="0x00000004">
                <gui_name language="ja">OctetsOK_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aAlignmentErrors_1" offset="0x0000B108" size="0x00000004">
                <gui_name language="ja">aAlignmentErrors_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aPAUSEMACCtrlFrames_1" offset="0x0000B10C" size="0x00000004">
                <gui_name language="ja">aPAUSEMACCtrlFrames_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_FramesOK_1" offset="0x0000B110" size="0x00000004">
                <gui_name language="ja">FramesOK_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_CRCErrors_1" offset="0x0000B114" size="0x00000004">
                <gui_name language="ja">CRCErrors_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_VLANOK_1" offset="0x0000B118" size="0x00000004">
                <gui_name language="ja">VLANOK_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifInErrors_1" offset="0x0000B11C" size="0x00000004">
                <gui_name language="ja">ifInErrors_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifInUcastPkts_1" offset="0x0000B120" size="0x00000004">
                <gui_name language="ja">ifInUcastPkts_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifInMulticastPkts_1" offset="0x0000B124" size="0x00000004">
                <gui_name language="ja">ifInMulticastPkts_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifInBroadcastPkts_1" offset="0x0000B128" size="0x00000004">
                <gui_name language="ja">ifInBroadcastPkts_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsDropEvents_1" offset="0x0000B12C" size="0x00000004">
                <gui_name language="ja">etherStatsDropEvents_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts_1" offset="0x0000B130" size="0x00000004">
                <gui_name language="ja">etherStatsPkts_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsUndersizePkts_1" offset="0x0000B134" size="0x00000004">
                <gui_name language="ja">etherStatsUndersizePkts_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts64Octets_1" offset="0x0000B138" size="0x00000004">
                <gui_name language="ja">etherStatsPkts64Octets_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts65to127Octets_1" offset="0x0000B13C" size="0x00000004">
                <gui_name language="ja">etherStatsPkts65to127Octets_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts128to255Octets_1" offset="0x0000B140" size="0x00000004">
                <gui_name language="ja">etherStatsPkts128to255Octets_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts256to511Octets_1" offset="0x0000B144" size="0x00000004">
                <gui_name language="ja">etherStatsPkts256to511Octets_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts512to1023Octets_1" offset="0x0000B148" size="0x00000004">
                <gui_name language="ja">etherStatsPkts512to1023Octets_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts1024to1518Octets_1" offset="0x0000B14C" size="0x00000004">
                <gui_name language="ja">etherStatsPkts1024to1518Octets_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsPkts1519toMax_1" offset="0x0000B150" size="0x00000004">
                <gui_name language="ja">etherStatsPkts1519toMax_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsOversizePkts_1" offset="0x0000B154" size="0x00000004">
                <gui_name language="ja">etherStatsOversizePkts_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsJabbers_1" offset="0x0000B158" size="0x00000004">
                <gui_name language="ja">etherStatsJabbers_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_etherStatsFragments_1" offset="0x0000B15C" size="0x00000004">
                <gui_name language="ja">etherStatsFragments_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aMACControlFramesReceived_1" offset="0x0000B160" size="0x00000004">
                <gui_name language="ja">aMACControlFramesReceived_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aFrameTooLong_1" offset="0x0000B164" size="0x00000004">
                <gui_name language="ja">aFrameTooLong_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_StackedVLANOK_1" offset="0x0000B16C" size="0x00000004">
                <gui_name language="ja">StackedVLANOK_1</gui_name>
                <description language="ja">MAC receive statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsOctets_1" offset="0x0000B180" size="0x00000004">
                <gui_name language="ja">TXetherStatsOctets_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TxOctetsOK_1" offset="0x0000B184" size="0x00000004">
                <gui_name language="ja">TxOctetsOK_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXaPAUSEMACCtrlFrames_1" offset="0x0000B18C" size="0x00000004">
                <gui_name language="ja">TXaPAUSEMACCtrlFrames_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TxFramesOK_1" offset="0x0000B190" size="0x00000004">
                <gui_name language="ja">TxFramesOK_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TxCRCErrors_1" offset="0x0000B194" size="0x00000004">
                <gui_name language="ja">TxCRCErrors_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TxVLANOK_1" offset="0x0000B198" size="0x00000004">
                <gui_name language="ja">TxVLANOK_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifOutErrors_1" offset="0x0000B19C" size="0x00000004">
                <gui_name language="ja">ifOutErrors_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifUcastPkts_1" offset="0x0000B1A0" size="0x00000004">
                <gui_name language="ja">ifUcastPkts_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifMulticastPkts_1" offset="0x0000B1A4" size="0x00000004">
                <gui_name language="ja">ifMulticastPkts_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ifBroadcastPkts_1" offset="0x0000B1A8" size="0x00000004">
                <gui_name language="ja">ifBroadcastPkts_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsDropEvents_1" offset="0x0000B1AC" size="0x00000004">
                <gui_name language="ja">TXetherStatsDropEvents_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts_1" offset="0x0000B1B0" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsUndersizePkts_1" offset="0x0000B1B4" size="0x00000004">
                <gui_name language="ja">TXetherStatsUndersizePkts_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts64Octets_1" offset="0x0000B1B8" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts64Octets_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts65to127Octets_1" offset="0x0000B1BC" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts65to127Octets_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts128to255Octets_1" offset="0x0000B1C0" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts128to255Octets_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts256to511Octets_1" offset="0x0000B1C4" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts256to511Octets_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts512to1023Octets_1" offset="0x0000B1C8" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts512to1023Octets_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts1024to1518Octets_1" offset="0x0000B1CC" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts1024to1518Octets_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsPkts1519toMax_1" offset="0x0000B1D0" size="0x00000004">
                <gui_name language="ja">TXetherStatsPkts1519toMax_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsOversizePkts_1" offset="0x0000B1D4" size="0x00000004">
                <gui_name language="ja">TXetherStatsOversizePkts_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsJabbers_1" offset="0x0000B1D8" size="0x00000004">
                <gui_name language="ja">TXetherStatsJabbers_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXetherStatsFragments_1" offset="0x0000B1DC" size="0x00000004">
                <gui_name language="ja">TXetherStatsFragments_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aMACControlFrames_1" offset="0x0000B1E0" size="0x00000004">
                <gui_name language="ja">aMACControlFrames_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TXaFrameTooLong_1" offset="0x0000B1E4" size="0x00000004">
                <gui_name language="ja">TXaFrameTooLong_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aMultipleCollisions_1" offset="0x0000B1EC" size="0x00000004">
                <gui_name language="ja">aMultipleCollisions_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aSingleCollisions_1" offset="0x0000B1F0" size="0x00000004">
                <gui_name language="ja">aSingleCollisions_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aLateCollisions_1" offset="0x0000B1F4" size="0x00000004">
                <gui_name language="ja">aLateCollisions_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_aExcessCollisions_1" offset="0x0000B1F8" size="0x00000004">
                <gui_name language="ja">aExcessCollisions_1</gui_name>
                <description language="ja">MAC transmit statistics counter</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TSM_CONFIG" offset="0x0000D004" size="0x00000004">
                <gui_name language="ja">TSM_CONFIG</gui_name>
                <description language="ja">Timer module configuration register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_TSM_IRQ_STAT_ACK" offset="0x0000D008" size="0x00000004">
                <gui_name language="ja">TSM_IRQ_STAT_ACK</gui_name>
                <description language="ja">Timer interrupt status/acknowledge register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_PORT0_CTRL" offset="0x0000D020" size="0x00000004">
                <gui_name language="ja">PORT0_CTRL</gui_name>
                <description language="ja">Port timestamp control/status register 0</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_PORT0_TIME" offset="0x0000D024" size="0x00000004">
                <gui_name language="ja">PORT0_TIME</gui_name>
                <description language="ja">Port timestamp register 0</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_PORT1_CTRL" offset="0x0000D028" size="0x00000004">
                <gui_name language="ja">PORT1_CTRL</gui_name>
                <description language="ja">Port timestamp control/status register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_PORT1_TIME" offset="0x0000D02C" size="0x00000004">
                <gui_name language="ja">PORT1_TIME</gui_name>
                <description language="ja">Port timestamp register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ATIME_CTRL" offset="0x0000D120" size="0x00000004">
                <gui_name language="ja">ATIME_CTRL</gui_name>
                <description language="ja">Timer control register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ATIME" offset="0x0000D124" size="0x00000004">
                <gui_name language="ja">ATIME</gui_name>
                <description language="ja">Timer nanosecond register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ATIME_OFFSET" offset="0x0000D128" size="0x00000004">
                <gui_name language="ja">ATIME_OFFSET</gui_name>
                <description language="ja">Timer offset correction register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ATIME_EVT_PERIOD" offset="0x0000D12C" size="0x00000004">
                <gui_name language="ja">ATIME_EVT_PERIOD</gui_name>
                <description language="ja">Timer cycle event generation register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ATIME_CORR" offset="0x0000D130" size="0x00000004">
                <gui_name language="ja">ATIME_CORR</gui_name>
                <description language="ja">Timer drift correction register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ATIME_INC" offset="0x0000D134" size="0x00000004">
                <gui_name language="ja">ATIME_INC</gui_name>
                <description language="ja">Timer increment register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ATIME_SEC" offset="0x0000D138" size="0x00000004">
                <gui_name language="ja">ATIME_SEC</gui_name>
                <description language="ja">Timer second register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_ATIME_CORR_OFFS" offset="0x0000D13C" size="0x00000004">
                <gui_name language="ja">ATIME_CORR_OFFS</gui_name>
                <description language="ja">Timer offset correction count register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_DLR_CONTROL" offset="0x0000F000" size="0x00000004">
                <gui_name language="ja">DLR_CONTROL</gui_name>
                <description language="ja">DLR control register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_DLR_STATUS" offset="0x0000F004" size="0x00000004">
                <gui_name language="ja">DLR_STATUS</gui_name>
                <description language="ja">DLR status register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_DLR_ETH_TYP" offset="0x0000F008" size="0x00000004">
                <gui_name language="ja">DLR_ETH_TYP</gui_name>
                <description language="ja">DLR EtherType register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_DLR_IRQ_CTRL" offset="0x0000F00C" size="0x00000004">
                <gui_name language="ja">DLR_IRQ_CTRL</gui_name>
                <description language="ja">DLR interrupt control register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_DLR_IRQ_STAT_ACK" offset="0x0000F010" size="0x00000004">
                <gui_name language="ja">DLR_IRQ_STAT_ACK</gui_name>
                <description language="ja">DLR interrupt status/acknowledge register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_LOC_MAClo" offset="0x0000F014" size="0x00000004">
                <gui_name language="ja">LOC_MAClo</gui_name>
                <description language="ja">DLR local MAC address  low register</description>
            </register>
            <register access="Read Write" base_addr="ETHERSW" name="ETHERSW_LOC_MAChi" offset="0x0000F018" size="0x00000004">
                <gui_name language="ja">LOC_MAChi</gui_name>
                <description language="ja">DLR local MAC address  high register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_SUPR_MAClo" offset="0x0000F020" size="0x00000004">
                <gui_name language="ja">SUPR_MAClo</gui_name>
                <description language="ja">DLR supervisor MAC address low register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_SUPR_MAChi" offset="0x0000F024" size="0x00000004">
                <gui_name language="ja">SUPR_MAChi</gui_name>
                <description language="ja">DLR supervisor MAC address high register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_STATE_VLAN" offset="0x0000F028" size="0x00000004">
                <gui_name language="ja">STATE_VLAN</gui_name>
                <description language="ja">DLR ring status/VLAN register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_BEC_TMOUT" offset="0x0000F02C" size="0x00000004">
                <gui_name language="ja">BEC_TMOUT</gui_name>
                <description language="ja">DLR beacon timeout timer register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_BEC_INTRVL" offset="0x0000F030" size="0x00000004">
                <gui_name language="ja">BEC_INTRVL</gui_name>
                <description language="ja">DLR beacon interval register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_SUPR_IPADR" offset="0x0000F034" size="0x00000004">
                <gui_name language="ja">SUPR_IPADR</gui_name>
                <description language="ja">DLR supervisor IP address register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_ETH_STYP_VER" offset="0x0000F038" size="0x00000004">
                <gui_name language="ja">ETH_STYP_VER</gui_name>
                <description language="ja">DLR sub-type/protocol version register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_INV_TMOUT" offset="0x0000F03C" size="0x00000004">
                <gui_name language="ja">INV_TMOUT</gui_name>
                <description language="ja">DLR beacon illegal time-out timer register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_SEQ_ID" offset="0x0000F040" size="0x00000004">
                <gui_name language="ja">SEQ_ID</gui_name>
                <description language="ja">DLR sequence ID register</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_STAT0" offset="0x0000F060" size="0x00000004">
                <gui_name language="ja">RX_STAT0</gui_name>
                <description language="ja">DLR MAC statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_ERR_STAT0" offset="0x0000F064" size="0x00000004">
                <gui_name language="ja">RX_ERR_STAT0</gui_name>
                <description language="ja">DLR MAC statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TX_STAT0" offset="0x0000F068" size="0x00000004">
                <gui_name language="ja">TX_STAT0</gui_name>
                <description language="ja">DLR MAC statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_STAT1" offset="0x0000F070" size="0x00000004">
                <gui_name language="ja">RX_STAT1</gui_name>
                <description language="ja">DLR MAC statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_RX_ERR_STAT1" offset="0x0000F074" size="0x00000004">
                <gui_name language="ja">RX_ERR_STAT1</gui_name>
                <description language="ja">DLR MAC statistics counter</description>
            </register>
            <register access="Read Only" base_addr="ETHERSW" name="ETHERSW_TX_STAT1" offset="0x0000F078" size="0x00000004">
                <gui_name language="ja">TX_STAT1</gui_name>
                <description language="ja">DLR MAC statistics counter</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="ETHERC" offset="0xA00E0000">
            <gui_name language="ja">ETHERC</gui_name>
            <description language="ja">Ethernet controller</description>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_C0TYPE" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">C0TYPE</gui_name>
                <description language="ja">Hardware function type register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_C0STAT" offset="0x00000008" size="0x00000004">
                <gui_name language="ja">C0STAT</gui_name>
                <description language="ja">Hardware function state register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_SYSC" offset="0x0000F000" size="0x00000004">
                <gui_name language="ja">SYSC</gui_name>
                <description language="ja">Hardware function command register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_R4" offset="0x0000F004" size="0x00000004">
                <gui_name language="ja">R4</gui_name>
                <description language="ja">Hardware function argument register 4</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_R5" offset="0x0000F008" size="0x00000004">
                <gui_name language="ja">R5</gui_name>
                <description language="ja">Hardware function argument register 5</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_R6" offset="0x0000F00C" size="0x00000004">
                <gui_name language="ja">R6</gui_name>
                <description language="ja">Hardware function argument register 6</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_R7" offset="0x0000F010" size="0x00000004">
                <gui_name language="ja">R7</gui_name>
                <description language="ja">Hardware function argument register 7</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_CMD" offset="0x0000F014" size="0x00000004">
                <gui_name language="ja">CMD</gui_name>
                <description language="ja">Hardware function command register</description>
            </register>
            <register access="Read Only" base_addr="ETHERC" name="ETHERC_R0" offset="0x0000F020" size="0x00000004">
                <gui_name language="ja">R0</gui_name>
                <description language="ja">Hardware function return value register 0</description>
            </register>
            <register access="Read Only" base_addr="ETHERC" name="ETHERC_R1" offset="0x0000F024" size="0x00000004">
                <gui_name language="ja">R1</gui_name>
                <description language="ja">Hardware function return value register 1</description>
            </register>
            <register access="Read Only" base_addr="ETHERC" name="ETHERC_GMAC_TXID" offset="0x0001000C" size="0x00000004">
                <gui_name language="ja">GMAC_TXID</gui_name>
                <description language="ja">TX ID register</description>
            </register>
            <register access="Read Only" base_addr="ETHERC" name="ETHERC_GMAC_TXRESULT" offset="0x00010010" size="0x00000004">
                <gui_name language="ja">GMAC_TXRESULT</gui_name>
                <description language="ja">TX RESULT register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_MODE" offset="0x00010020" size="0x00000004">
                <gui_name language="ja">GMAC_MODE</gui_name>
                <description language="ja">MODE register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_RXMODE" offset="0x00010024" size="0x00000004">
                <gui_name language="ja">GMAC_RXMODE</gui_name>
                <description language="ja">RX MODE register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_TXMODE" offset="0x00010028" size="0x00000004">
                <gui_name language="ja">GMAC_TXMODE</gui_name>
                <description language="ja">TX MODE register</description>
            </register>
            <register access="Write Only" base_addr="ETHERC" name="ETHERC_GMAC_RESET" offset="0x00010030" size="0x00000004">
                <gui_name language="ja">GMAC_RESET</gui_name>
                <description language="ja">RESET register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_PAUSE1" offset="0x00010080" size="0x00000004">
                <gui_name language="ja">GMAC_PAUSE1</gui_name>
                <description language="ja">PAUSE packet data register 1</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_PAUSE2" offset="0x00010084" size="0x00000004">
                <gui_name language="ja">GMAC_PAUSE2</gui_name>
                <description language="ja">PAUSE packet data register 2</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_PAUSE3" offset="0x00010088" size="0x00000004">
                <gui_name language="ja">GMAC_PAUSE3</gui_name>
                <description language="ja">PAUSE packet data register 3</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_PAUSE4" offset="0x0001008C" size="0x00000004">
                <gui_name language="ja">GMAC_PAUSE4</gui_name>
                <description language="ja">PAUSE packet data register 4</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_PAUSE5" offset="0x00010090" size="0x00000004">
                <gui_name language="ja">GMAC_PAUSE5</gui_name>
                <description language="ja">PAUSE packet data register 5</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_FLWCTL" offset="0x00010098" size="0x00000004">
                <gui_name language="ja">GMAC_FLWCTL</gui_name>
                <description language="ja">RX FLOWCONTROL register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_PAUSPKT" offset="0x0001009C" size="0x00000004">
                <gui_name language="ja">GMAC_PAUSPKT</gui_name>
                <description language="ja">PAUSE register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_MIIM" offset="0x000100A0" size="0x00000004">
                <gui_name language="ja">GMAC_MIIM</gui_name>
                <description language="ja">MIM register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR0A" offset="0x00010100" size="0x00000004">
                <gui_name language="ja">GMAC_ADR0A</gui_name>
                <description language="ja">MAC address register 0A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR0B" offset="0x00010104" size="0x00000004">
                <gui_name language="ja">GMAC_ADR0B</gui_name>
                <description language="ja">MAC address register 0B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR1A" offset="0x00010108" size="0x00000004">
                <gui_name language="ja">GMAC_ADR1A</gui_name>
                <description language="ja">MAC address register 1A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR1B" offset="0x0001010C" size="0x00000004">
                <gui_name language="ja">GMAC_ADR1B</gui_name>
                <description language="ja">MAC address register 1B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR2A" offset="0x00010110" size="0x00000004">
                <gui_name language="ja">GMAC_ADR2A</gui_name>
                <description language="ja">MAC address register 2A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR2B" offset="0x00010114" size="0x00000004">
                <gui_name language="ja">GMAC_ADR2B</gui_name>
                <description language="ja">MAC address register 2B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR3A" offset="0x00010118" size="0x00000004">
                <gui_name language="ja">GMAC_ADR3A</gui_name>
                <description language="ja">MAC address register 3A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR3B" offset="0x0001011C" size="0x00000004">
                <gui_name language="ja">GMAC_ADR3B</gui_name>
                <description language="ja">MAC address register 3B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR4A" offset="0x00010120" size="0x00000004">
                <gui_name language="ja">GMAC_ADR4A</gui_name>
                <description language="ja">MAC address register 4A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR4B" offset="0x00010124" size="0x00000004">
                <gui_name language="ja">GMAC_ADR4B</gui_name>
                <description language="ja">MAC address register 4B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR5A" offset="0x00010128" size="0x00000004">
                <gui_name language="ja">GMAC_ADR5A</gui_name>
                <description language="ja">MAC address register 5A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR5B" offset="0x0001012C" size="0x00000004">
                <gui_name language="ja">GMAC_ADR5B</gui_name>
                <description language="ja">MAC address register 5B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR6A" offset="0x00010130" size="0x00000004">
                <gui_name language="ja">GMAC_ADR6A</gui_name>
                <description language="ja">MAC address register 6A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR6B" offset="0x00010134" size="0x00000004">
                <gui_name language="ja">GMAC_ADR6B</gui_name>
                <description language="ja">MAC address register 6B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR7A" offset="0x00010138" size="0x00000004">
                <gui_name language="ja">GMAC_ADR7A</gui_name>
                <description language="ja">MAC address register 7A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR7B" offset="0x0001013C" size="0x00000004">
                <gui_name language="ja">GMAC_ADR7B</gui_name>
                <description language="ja">MAC address register 7B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR8A" offset="0x00010140" size="0x00000004">
                <gui_name language="ja">GMAC_ADR8A</gui_name>
                <description language="ja">MAC address register 8A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR8B" offset="0x00010144" size="0x00000004">
                <gui_name language="ja">GMAC_ADR8B</gui_name>
                <description language="ja">MAC address register 8B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR9A" offset="0x00010148" size="0x00000004">
                <gui_name language="ja">GMAC_ADR9A</gui_name>
                <description language="ja">MAC address register 9A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR9B" offset="0x0001014C" size="0x00000004">
                <gui_name language="ja">GMAC_ADR9B</gui_name>
                <description language="ja">MAC address register 9B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR10A" offset="0x00010150" size="0x00000004">
                <gui_name language="ja">GMAC_ADR10A</gui_name>
                <description language="ja">MAC address register 10A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR10B" offset="0x00010154" size="0x00000004">
                <gui_name language="ja">GMAC_ADR10B</gui_name>
                <description language="ja">MAC address register 10B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR11A" offset="0x00010158" size="0x00000004">
                <gui_name language="ja">GMAC_ADR11A</gui_name>
                <description language="ja">MAC address register 11A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR11B" offset="0x0001015C" size="0x00000004">
                <gui_name language="ja">GMAC_ADR11B</gui_name>
                <description language="ja">MAC address register 11B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR12A" offset="0x00010160" size="0x00000004">
                <gui_name language="ja">GMAC_ADR12A</gui_name>
                <description language="ja">MAC address register 12A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR12B" offset="0x00010164" size="0x00000004">
                <gui_name language="ja">GMAC_ADR12B</gui_name>
                <description language="ja">MAC address register 12B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR13A" offset="0x00010168" size="0x00000004">
                <gui_name language="ja">GMAC_ADR13A</gui_name>
                <description language="ja">MAC address register 13A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR13B" offset="0x0001016C" size="0x00000004">
                <gui_name language="ja">GMAC_ADR13B</gui_name>
                <description language="ja">MAC address register 13B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR14A" offset="0x00010170" size="0x00000004">
                <gui_name language="ja">GMAC_ADR14A</gui_name>
                <description language="ja">MAC address register 14A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR14B" offset="0x00010174" size="0x00000004">
                <gui_name language="ja">GMAC_ADR14B</gui_name>
                <description language="ja">MAC address register 14B</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR15A" offset="0x00010178" size="0x00000004">
                <gui_name language="ja">GMAC_ADR15A</gui_name>
                <description language="ja">MAC address register 15A</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ADR15B" offset="0x0001017C" size="0x00000004">
                <gui_name language="ja">GMAC_ADR15B</gui_name>
                <description language="ja">MAC address register 15B</description>
            </register>
            <register access="Read Only" base_addr="ETHERC" name="ETHERC_GMAC_RXFIFO" offset="0x00010200" size="0x00000004">
                <gui_name language="ja">GMAC_RXFIFO</gui_name>
                <description language="ja">RX FIFO status register</description>
            </register>
            <register access="Read Only" base_addr="ETHERC" name="ETHERC_GMAC_TXFIFO" offset="0x00010204" size="0x00000004">
                <gui_name language="ja">GMAC_TXFIFO</gui_name>
                <description language="ja">TX FIFO status register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_ACC" offset="0x00010208" size="0x00000004">
                <gui_name language="ja">GMAC_ACC</gui_name>
                <description language="ja">TCPIPACC register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_RXMAC_ENA" offset="0x00010220" size="0x00000004">
                <gui_name language="ja">GMAC_RXMAC_ENA</gui_name>
                <description language="ja">RX MAC ENABLE register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_LPI_MODE" offset="0x00010224" size="0x00000004">
                <gui_name language="ja">GMAC_LPI_MODE</gui_name>
                <description language="ja">LPI mode control register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_GMAC_LPI_TIMING" offset="0x00010228" size="0x00000004">
                <gui_name language="ja">GMAC_LPI_TIMING</gui_name>
                <description language="ja">LIP CLIENT timing control register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_BUFID" offset="0x00011100" size="0x00000004">
                <gui_name language="ja">BUFID</gui_name>
                <description language="ja">Receive FIFO information register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_ETHSW10HDEN" offset="0x0001201C" size="0x00000004">
                <gui_name language="ja">ETHSW10HDEN</gui_name>
                <description language="ja">Ether Switch 10-Mbps/half-duplex mode setting register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_SPCMD" offset="0x00012100" size="0x00000004">
                <gui_name language="ja">SPCMD</gui_name>
                <description language="ja">System protect command register</description>
            </register>
            <register access="Read Write" base_addr="ETHERC" name="ETHERC_EMACRST" offset="0x00012110" size="0x00000004">
                <gui_name language="ja">EMACRST</gui_name>
                <description language="ja">Ethernet MAC reset register</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" name="ECCRAM" offset="0xA00F3000">
            <gui_name language="ja">ECCRAM</gui_name>
            <description language="ja">ECC controller for RAM</description>
            <register access="Read Write" base_addr="ECCRAM" name="ECCRAM_RAMPCMD" offset="0x00000000" size="0x00000004">
                <gui_name language="ja">RAMPCMD</gui_name>
                <description language="ja">Protection command register</description>
            </register>
            <register access="Read Write" base_addr="ECCRAM" name="ECCRAM_RAMEDC" offset="0x00000100" size="0x00000004">
                <gui_name language="ja">RAMEDC</gui_name>
                <description language="ja">ECC decoder configuration register</description>
            </register>
            <register access="Read Write" base_addr="ECCRAM" name="ECCRAM_RAMEEC" offset="0x00000104" size="0x00000004">
                <gui_name language="ja">RAMEEC</gui_name>
                <description language="ja">ECC encoder configuration register</description>
            </register>
            <register access="Read Only" base_addr="ECCRAM" name="ECCRAM_RAMDBEST" offset="0x00000108" size="0x00000004">
                <gui_name language="ja">RAMDBEST</gui_name>
                <description language="ja">2-bit ECC error status register</description>
            </register>
            <register access="Read Only" base_addr="ECCRAM" name="ECCRAM_RAMDBEAD" offset="0x0000010C" size="0x00000004">
                <gui_name language="ja">RAMDBEAD</gui_name>
                <description language="ja">2-bit ECC error address register</description>
            </register>
            <register access="Read Only" base_addr="ECCRAM" name="ECCRAM_RAMDBECNT" offset="0x00000110" size="0x00000004">
                <gui_name language="ja">RAMDBECNT</gui_name>
                <description language="ja">2-bit ECC error counter register</description>
            </register>
        </peripheral>
    </board>
</boards>
