{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497205978412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497205978417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 20:32:57 2017 " "Processing started: Sun Jun 11 20:32:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497205978417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205978417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adc_mic_lcd -c adc_mic_lcd " "Command: quartus_sta adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205978417 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1497205978538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205978852 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205978852 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205978852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205978902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205978902 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979336 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497205979462 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497205979462 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497205979462 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497205979462 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497205979462 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979462 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979483 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979496 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979550 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497205979553 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497205979553 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497205979553 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PP\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PP\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497205979553 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979554 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY_n " "Node: RESET_DELAY_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 RESET_DELAY_n " "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 is being clocked by RESET_DELAY_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205979577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979577 "|adc_mic_lcd|RESET_DELAY_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_WCLK " "Node: AUDIO_WCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_shift_register:mem1\|filter:filt0\|reg_q\[0\] AUDIO_WCLK " "Register config_shift_register:mem1\|filter:filt0\|reg_q\[0\] is being clocked by AUDIO_WCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205979577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979577 "|adc_mic_lcd|AUDIO_WCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205979577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979577 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[0\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[0\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205979577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979577 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205979578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979578 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497205979580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497205979580 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979580 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979595 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497205979600 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497205979600 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979600 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1497205979601 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497205979620 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1497205979641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.766 " "Worst-case setup slack is -7.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.766             -73.042 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   -7.766             -73.042 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.145            -178.471 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.145            -178.471 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.916               0.000 MAX10_CLK2_50  " "   13.916               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.479               0.000 MAX10_CLK1_50  " "   14.479               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.652               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   25.652               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.221               0.000 altera_reserved_tck  " "   45.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.272 " "Worst-case hold slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 altera_reserved_tck  " "    0.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.340               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 MAX10_CLK1_50  " "    0.450               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 MAX10_CLK2_50  " "    0.639               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.470 " "Worst-case recovery slack is -6.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.470            -138.624 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.470            -138.624 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.095            -153.170 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.095            -153.170 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.661               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   17.661               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.607               0.000 altera_reserved_tck  " "   97.607               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.904 " "Worst-case removal slack is 0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 altera_reserved_tck  " "    0.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.927               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.449               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.449               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.552               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.552               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.597 " "Worst-case minimum pulse width slack is 9.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597               0.000 MAX10_CLK2_50  " "    9.597               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.638               0.000 MAX10_CLK1_50  " "    9.638               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.889               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    9.889               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.889               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.889               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.944               0.000 MAX10_CLK3_50  " "    9.944               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.859               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.859               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.444               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   45.444               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.536               0.000 altera_reserved_tck  " "   49.536               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205979699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979699 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.978 ns " "Worst Case Available Settling Time: 35.978 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205979725 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979725 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497205979734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205979780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982114 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY_n " "Node: RESET_DELAY_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 RESET_DELAY_n " "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 is being clocked by RESET_DELAY_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982428 "|adc_mic_lcd|RESET_DELAY_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_WCLK " "Node: AUDIO_WCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_shift_register:mem1\|filter:filt0\|reg_q\[0\] AUDIO_WCLK " "Register config_shift_register:mem1\|filter:filt0\|reg_q\[0\] is being clocked by AUDIO_WCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982428 "|adc_mic_lcd|AUDIO_WCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982428 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[0\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[0\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982428 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982428 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497205982430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497205982430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982431 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497205982436 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497205982436 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.837 " "Worst-case setup slack is -6.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.837             -56.502 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   -6.837             -56.502 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.418            -155.229 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.418            -155.229 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.443               0.000 MAX10_CLK2_50  " "   14.443               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.969               0.000 MAX10_CLK1_50  " "   14.969               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.020               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.020               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.670               0.000 altera_reserved_tck  " "   45.670               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 altera_reserved_tck  " "    0.273               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.306               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.307               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.308               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 MAX10_CLK1_50  " "    0.415               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 MAX10_CLK2_50  " "    0.591               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.645 " "Worst-case recovery slack is -5.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.645            -120.706 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.645            -120.706 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.231            -131.175 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.231            -131.175 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.858               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   17.858               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.831               0.000 altera_reserved_tck  " "   97.831               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.828 " "Worst-case removal slack is 0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 altera_reserved_tck  " "    0.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.854               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.823               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.823               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.889               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.587 " "Worst-case minimum pulse width slack is 9.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 MAX10_CLK2_50  " "    9.587               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.642               0.000 MAX10_CLK1_50  " "    9.642               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.865               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.865               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.868               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    9.868               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.930               0.000 MAX10_CLK3_50  " "    9.930               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.847               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.847               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.500               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   45.500               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549               0.000 altera_reserved_tck  " "   49.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.387 ns " "Worst Case Available Settling Time: 36.387 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982537 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982537 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497205982547 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY_n " "Node: RESET_DELAY_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 RESET_DELAY_n " "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 is being clocked by RESET_DELAY_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982847 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982847 "|adc_mic_lcd|RESET_DELAY_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_WCLK " "Node: AUDIO_WCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_shift_register:mem1\|filter:filt0\|reg_q\[0\] AUDIO_WCLK " "Register config_shift_register:mem1\|filter:filt0\|reg_q\[0\] is being clocked by AUDIO_WCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982847 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982847 "|adc_mic_lcd|AUDIO_WCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982847 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982847 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[0\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[0\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982848 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497205982848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982848 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497205982850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497205982850 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982851 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497205982855 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497205982855 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.250 " "Worst-case setup slack is -3.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.250             -21.476 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   -3.250             -21.476 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.744             -77.205 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.744             -77.205 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.223               0.000 MAX10_CLK2_50  " "   17.223               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.447               0.000 MAX10_CLK1_50  " "   17.447               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.165               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.165               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.261               0.000 altera_reserved_tck  " "   48.261               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 altera_reserved_tck  " "    0.101               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.147               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.149               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.150               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 MAX10_CLK1_50  " "    0.173               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 MAX10_CLK2_50  " "    0.246               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.065 " "Worst-case recovery slack is -3.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065             -65.494 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.065             -65.494 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.508             -62.919 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.508             -62.919 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.054               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.054               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.932               0.000 altera_reserved_tck  " "   98.932               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.402 " "Worst-case removal slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.402               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.876               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.876               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.947               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.947               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.328 " "Worst-case minimum pulse width slack is 9.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.328               0.000 MAX10_CLK2_50  " "    9.328               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.331               0.000 MAX10_CLK1_50  " "    9.331               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.921               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.921               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.929               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    9.929               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.974               0.000 MAX10_CLK3_50  " "    9.974               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.880               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.880               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.772               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   45.772               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.393               0.000 altera_reserved_tck  " "   49.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497205982918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982918 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.668 ns " "Worst Case Available Settling Time: 38.668 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497205982945 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205982945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205984274 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205984279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497205984416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 20:33:04 2017 " "Processing ended: Sun Jun 11 20:33:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497205984416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497205984416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497205984416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497205984416 ""}
