{
  "Top": "MicroblazeToSwitch",
  "RtlTop": "MicroblazeToSwitch",
  "RtlPrefix": "",
  "RtlSubPrefix": "MicroblazeToSwitch_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "best_bid_sw": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "best_bid_sw",
          "usage": "data",
          "direction": "in"
        }]
    },
    "best_ask_sw": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "best_ask_sw",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rxDataMonitor": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<axiWord, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "rxDataMonitor",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "rxMetadataMonitor": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<metadata, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "rxMetadataMonitor",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "rxLengthMonitor": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<ap_uint<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "rxLengthMonitor",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "MicroblazeToSwitch"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4",
    "Latency": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "MicroblazeToSwitch",
    "Version": "1.0",
    "DisplayName": "Microblazetoswitch",
    "Revision": "2114104111",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_MicroblazeToSwitch_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/microblaze_to_switch_src\/MBtoSW.cpp",
      "..\/..\/microblaze_to_switch_src\/MBtoSW.hpp"
    ],
    "TestBench": ["..\/..\/microblaze_to_switch_src\/MBtoSW_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/MicroblazeToSwitch_control_s_axi.vhd",
      "impl\/vhdl\/MicroblazeToSwitch_regslice_both.vhd",
      "impl\/vhdl\/MicroblazeToSwitch.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/MicroblazeToSwitch_control_s_axi.v",
      "impl\/verilog\/MicroblazeToSwitch_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/MicroblazeToSwitch_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/MicroblazeToSwitch_regslice_both.v",
      "impl\/verilog\/MicroblazeToSwitch.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/data\/MicroblazeToSwitch.mdd",
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/data\/MicroblazeToSwitch.tcl",
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/data\/MicroblazeToSwitch.yaml",
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/src\/xmicroblazetoswitch.c",
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/src\/xmicroblazetoswitch.h",
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/src\/xmicroblazetoswitch_hw.h",
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/src\/xmicroblazetoswitch_linux.c",
      "impl\/misc\/drivers\/MicroblazeToSwitch_v1_0\/src\/xmicroblazetoswitch_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/MicroblazeToSwitch.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "best_bid_sw",
          "access": "W",
          "description": "Data signal of best_bid_sw",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "best_bid_sw",
              "access": "W",
              "description": "Bit 31 to 0 of best_bid_sw"
            }]
        },
        {
          "offset": "0x18",
          "name": "best_ask_sw",
          "access": "W",
          "description": "Data signal of best_ask_sw",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "best_ask_sw",
              "access": "W",
              "description": "Bit 31 to 0 of best_ask_sw"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "best_bid_sw"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "best_ask_sw"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:rxDataMonitor:rxMetadataMonitor:rxLengthMonitor",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "rxDataMonitor": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "128",
      "portPrefix": "rxDataMonitor_",
      "ports": [
        "rxDataMonitor_TDATA",
        "rxDataMonitor_TREADY",
        "rxDataMonitor_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "rxDataMonitor"
        }]
    },
    "rxMetadataMonitor": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "96",
      "portPrefix": "rxMetadataMonitor_",
      "ports": [
        "rxMetadataMonitor_TDATA",
        "rxMetadataMonitor_TREADY",
        "rxMetadataMonitor_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "rxMetadataMonitor"
        }]
    },
    "rxLengthMonitor": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "rxLengthMonitor_",
      "ports": [
        "rxLengthMonitor_TDATA",
        "rxLengthMonitor_TREADY",
        "rxLengthMonitor_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "rxLengthMonitor"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "rxDataMonitor_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "rxDataMonitor_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "rxDataMonitor_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "rxMetadataMonitor_TDATA": {
      "dir": "out",
      "width": "96"
    },
    "rxMetadataMonitor_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "rxMetadataMonitor_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "rxLengthMonitor_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "rxLengthMonitor_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "rxLengthMonitor_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "MicroblazeToSwitch",
      "BindInstances": "add_ln51_fu_143_p2 select_ln51_fu_161_p3 control_s_axi_U"
    },
    "Info": {"MicroblazeToSwitch": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"MicroblazeToSwitch": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "4",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.500"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "119",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "255",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-29 07:31:08 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
