

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Thu Dec 26 20:23:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.947|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13465|  13465|  13465|  13465|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  13464|  13464|      1683|          -|          -|     8|    no    |
        | + Loop 1.1          |   1680|   1680|       240|          -|          -|     7|    no    |
        |  ++ Loop 1.1.1      |    238|    238|        34|          -|          -|     7|    no    |
        |   +++ Loop 1.1.1.1  |     32|     32|         4|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    246|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      28|     17|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     190|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     218|    373|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U48  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    |SeparableConv2D_2_w_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s  |        0|  15|  15|    0|    64|   15|     1|          960|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  28|  17|    0|    72|   28|     2|         1064|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln16_fu_178_p2     |     +    |      0|  0|  15|           9|           6|
    |add_ln23_1_fu_305_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln23_2_fu_319_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln23_6_fu_290_p2   |     +    |      0|  0|  15|           9|           6|
    |add_ln23_fu_296_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln30_1_fu_362_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln30_fu_354_p2     |     +    |      0|  0|  15|           7|           7|
    |buffer_2_fu_391_p2     |     +    |      0|  0|  23|          16|          16|
    |in_d_fu_280_p2         |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_190_p2        |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_222_p2        |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_260_p2        |     +    |      0|  0|  12|           3|           1|
    |sub_ln23_fu_244_p2     |     -    |      0|  0|  15|           7|           7|
    |icmp_ln16_fu_184_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln17_fu_216_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln18_fu_254_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln20_fu_274_p2    |   icmp   |      0|  0|  11|           4|           5|
    |select_ln27_fu_341_p3  |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 246|         112|          96|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |buffer_0_reg_142  |   9|          2|   16|         32|
    |in_d_0_reg_152    |   9|          2|    4|          8|
    |out_d_0_reg_98    |   9|          2|    4|          8|
    |out_h_0_reg_120   |   9|          2|    3|          6|
    |out_w_0_reg_131   |   9|          2|    3|          6|
    |phi_mul1_reg_109  |   9|          2|    9|         18|
    |phi_mul_reg_163   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         24|   49|        106|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_2_w_3_reg_505  |  15|   0|   15|          0|
    |add_ln16_reg_408               |   9|   0|    9|          0|
    |add_ln23_6_reg_485             |   9|   0|    9|          0|
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |buffer_0_reg_142               |  16|   0|   16|          0|
    |in_d_0_reg_152                 |   4|   0|    4|          0|
    |in_d_reg_480                   |   4|   0|    4|          0|
    |input_load_reg_500             |  16|   0|   16|          0|
    |out_d_0_reg_98                 |   4|   0|    4|          0|
    |out_d_reg_416                  |   4|   0|    4|          0|
    |out_h_0_reg_120                |   3|   0|    3|          0|
    |out_h_reg_444                  |   3|   0|    3|          0|
    |out_w_0_reg_131                |   3|   0|    3|          0|
    |out_w_reg_462                  |   3|   0|    3|          0|
    |phi_mul1_reg_109               |   9|   0|    9|          0|
    |phi_mul_reg_163                |   9|   0|    9|          0|
    |sext_ln19_reg_436              |  16|   0|   16|          0|
    |sext_ln23_reg_454              |  10|   0|   10|          0|
    |shl_ln_reg_431                 |   3|   0|    6|          3|
    |sub_ln23_reg_449               |   7|   0|    7|          0|
    |trunc_ln23_reg_426             |   3|   0|    3|          0|
    |trunc_ln3_reg_510              |  16|   0|   16|          0|
    |zext_ln16_reg_403              |   9|   0|   10|          1|
    |zext_ln20_2_reg_472            |   3|   0|    9|          6|
    |zext_ln20_reg_467              |   3|   0|    7|          4|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 190|   0|  204|         14|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

