verilog work "CLA_4_bit.v"
verilog work "CLA_16_bit_ripple.v"
verilog work "CLA_16_bit_rippleTestBench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
