Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,64
design__inferred_latch__count,0
design__instance__count,2557
design__instance__area,20081.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,22
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00018051372899208218
power__switching__total,0.0000641320802969858
power__leakage__total,1.9355397284925857E-8
power__total,0.0002446651633363217
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4212254275718789
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4212254275718789
timing__hold__ws__corner:nom_tt_025C_1v80,0.30910153089767417
timing__setup__ws__corner:nom_tt_025C_1v80,74.23777003261502
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.309102
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,94.085518
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,8
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,22
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.553505923428582
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.553505923428582
timing__hold__ws__corner:nom_ss_100C_1v60,0.8564355023132052
timing__setup__ws__corner:nom_ss_100C_1v60,68.84301679134657
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.856435
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,87.897141
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,22
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3663724149982697
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3663724149982697
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10645834515258296
timing__setup__ws__corner:nom_ff_n40C_1v95,76.36468029628301
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.106458
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,96.478119
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,8
design__max_fanout_violation__count,22
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.36451517835899927
clock__skew__worst_setup,0.36451517835899927
timing__hold__ws,0.10483275655395201
timing__setup__ws,68.77622577229614
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104833
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,87.812408
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 200.0 200.0
design__core__bbox,5.52 10.88 194.12 187.68
design__io,107
design__die__area,40000
design__core__area,33344.5
design__instance__count__stdcell,2557
design__instance__area__stdcell,20081.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.602251
design__instance__utilization__stdcell,0.602251
design__instance__count__class:buffer,7
design__instance__count__class:inverter,64
design__instance__count__class:sequential_cell,279
design__instance__count__class:multi_input_combinational_cell,1335
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2469
design__instance__count__class:tap_cell,469
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,1938851
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,29483.1
design__violations,0
design__instance__count__class:timing_repair_buffer,258
design__instance__count__class:clock_buffer,39
design__instance__count__class:clock_inverter,23
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,171
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,83
antenna_diodes_count,0
route__net,2014
route__net__special,2
route__drc_errors__iter:1,652
route__wirelength__iter:1,33202
route__drc_errors__iter:2,234
route__wirelength__iter:2,32818
route__drc_errors__iter:3,179
route__wirelength__iter:3,32753
route__drc_errors__iter:4,9
route__wirelength__iter:4,32721
route__drc_errors__iter:5,0
route__wirelength__iter:5,32724
route__drc_errors,0
route__wirelength,32724
route__vias,12929
route__vias__singlecut,12929
route__vias__multicut,0
design__disconnected_pin__count,33
design__critical_disconnected_pin__count,0
route__wirelength__max,290.38
timing__unannotated_net__count__corner:nom_tt_025C_1v80,126
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,126
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,126
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,22
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4183434550518979
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4183434550518979
timing__hold__ws__corner:min_tt_025C_1v80,0.3068004270806052
timing__setup__ws__corner:min_tt_025C_1v80,74.28672642849348
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306800
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,94.138382
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,126
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,8
design__max_fanout_violation__count__corner:min_ss_100C_1v60,22
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.549158956075024
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.549158956075024
timing__hold__ws__corner:min_ss_100C_1v60,0.8521886770793007
timing__setup__ws__corner:min_ss_100C_1v60,68.91709797907207
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.852189
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,87.979408
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,126
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,22
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.36451517835899927
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.36451517835899927
timing__hold__ws__corner:min_ff_n40C_1v95,0.10483275655395201
timing__setup__ws__corner:min_ff_n40C_1v95,76.4042859494944
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.104833
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,96.512070
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,126
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,22
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.42455754002992496
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.42455754002992496
timing__hold__ws__corner:max_tt_025C_1v80,0.3114760204587464
timing__setup__ws__corner:max_tt_025C_1v80,74.19718383040055
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.311476
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,94.036377
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,126
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,8
design__max_fanout_violation__count__corner:max_ss_100C_1v60,22
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5586781195796828
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5586781195796828
timing__hold__ws__corner:max_ss_100C_1v60,0.8605265632523496
timing__setup__ws__corner:max_ss_100C_1v60,68.77622577229614
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.860527
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,87.812408
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,126
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,22
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3686836496007249
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3686836496007249
timing__hold__ws__corner:max_ff_n40C_1v95,0.10825296521149361
timing__setup__ws__corner:max_ff_n40C_1v95,76.32993475552166
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.108253
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,96.446609
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,126
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,126
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000483632
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000465445
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000114759
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000465445
design_powergrid__voltage__worst,0.0000465445
design_powergrid__voltage__worst__net:vccd1,1.79995
design_powergrid__drop__worst,0.0000483632
design_powergrid__drop__worst__net:vccd1,0.0000483632
design_powergrid__voltage__worst__net:vssd1,0.0000465445
design_powergrid__drop__worst__net:vssd1,0.0000465445
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001099999999999999971398746689832393030883395113050937652587890625
ir__drop__worst,0.000048399999999999997386292138745744750849553383886814117431640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
