Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: slaveFIFO2b_fpga_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "slaveFIFO2b_fpga_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "slaveFIFO2b_fpga_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : slaveFIFO2b_fpga_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_ZLP.v" into library work
Parsing module <slaveFIFO2b_ZLP>.
Analyzing Verilog file "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_streamOUT.v" into library work
Parsing module <slaveFIFO2b_streamOUT>.
Analyzing Verilog file "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_streamIN.v" into library work
Parsing module <slaveFIFO2b_streamIN>.
Analyzing Verilog file "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_partial.v" into library work
Parsing module <slaveFIFO2b_partial>.
Analyzing Verilog file "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_loopback.v" into library work
Parsing module <slaveFIFO2b_loopback>.
Analyzing Verilog file "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\clk_wiz_v3_2_2.v" into library work
Parsing module <clk_wiz_v3_2_2>.
Analyzing Verilog file "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_fpga_top.v" into library work
Parsing module <slaveFIFO2b_fpga_top>.
WARNING:HDLCompiler:370 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_fpga_top.v" Line 23: Empty port in module declaration

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <slaveFIFO2b_fpga_top>.

Elaborating module <clk_wiz_v3_2_2>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=37,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=10,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=37.037,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\clk_wiz_v3_2_2.v" Line 116: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\clk_wiz_v3_2_2.v" Line 117: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\clk_wiz_v3_2_2.v" Line 118: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\clk_wiz_v3_2_2.v" Line 119: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\clk_wiz_v3_2_2.v" Line 120: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <ODDR2>.

Elaborating module <slaveFIFO2b_loopback>.

Elaborating module <fifo>.

Elaborating module <slaveFIFO2b_partial>.

Elaborating module <slaveFIFO2b_ZLP>.

Elaborating module <slaveFIFO2b_streamIN>.

Elaborating module <slaveFIFO2b_streamOUT>.
WARNING:HDLCompiler:1127 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_fpga_top.v" Line 246: Assignment to sloe_streamOUT_ ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <slaveFIFO2b_fpga_top>.
    Related source file is "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_fpga_top.v".
        PARTIAL = 3'b001
        ZLP = 3'b010
        STREAM_IN = 3'b011
        STREAM_OUT = 3'b100
        LOOPBACK = 3'b101
        fpga_master_mode_idle = 3'b000
        fpga_master_mode_partial = 3'b001
        fpga_master_mode_zlp = 3'b010
        fpga_master_mode_stream_in = 3'b011
        fpga_master_mode_stream_out = 3'b100
        fpga_master_mode_loopback = 3'b101
INFO:Xst:3210 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_fpga_top.v" line 237: Output port <sloe_streamOUT_> of the instance <stream_out_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <slwr>.
    Found 32-bit register for signal <fdata_d>.
    Found 32-bit register for signal <data_out_reg>.
    Found 3-bit register for signal <mode>.
    Found 3-bit register for signal <current_fpga_master_mode>.
    Found 2-bit register for signal <faddr>.
    Found 1-bit register for signal <flaga_d>.
    Found 1-bit register for signal <flagb_d>.
    Found 1-bit register for signal <flagc_d>.
    Found 1-bit register for signal <flagd_d>.
    Found finite state machine <FSM_0> for signal <current_fpga_master_mode>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | lock (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <fpga_master_data_out<31>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<30>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<29>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<28>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<27>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<26>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<25>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<24>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<23>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<22>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<21>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<20>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<19>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<18>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<17>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<16>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<15>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<14>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<13>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<12>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<11>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<10>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<9>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<8>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<7>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<6>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<5>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<4>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<3>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<2>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<1>> created at line 505
    Found 1-bit tristate buffer for signal <fpga_master_data_out<0>> created at line 505
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <slaveFIFO2b_fpga_top> synthesized.

Synthesizing Unit <clk_wiz_v3_2_2>.
    Related source file is "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\clk_wiz_v3_2_2.v".
    Summary:
	no macro.
Unit <clk_wiz_v3_2_2> synthesized.

Synthesizing Unit <slaveFIFO2b_loopback>.
    Related source file is "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_loopback.v".
        loop_back_idle = 4'b0000
        loop_back_flagc_rcvd = 4'b0001
        loop_back_wait_flagd = 4'b0010
        loop_back_read = 4'b0011
        loop_back_read_rd_and_oe_delay = 4'b0100
        loop_back_read_oe_delay = 4'b0101
        loop_back_wait_flaga = 4'b0110
        loop_back_wait_flagb = 4'b0111
        loop_back_write = 4'b1000
        loop_back_write_wr_delay = 4'b1001
        loop_back_flush_fifo = 4'b1010
INFO:Xst:3210 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_loopback.v" line 192: Output port <fifo_full> of the instance <fifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_loopback.v" line 192: Output port <fifo_empty> of the instance <fifo_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <slrd_loopback_d2_>.
    Found 1-bit register for signal <slrd_loopback_d3_>.
    Found 1-bit register for signal <slrd_loopback_d1_>.
    Found 2-bit register for signal <oe_delay_cnt>.
    Found 4-bit register for signal <current_loop_back_state>.
    Found 1-bit register for signal <rd_oe_delay_cnt>.
    Found finite state machine <FSM_1> for signal <current_loop_back_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | reset_ (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <oe_delay_cnt[1]_GND_7_o_sub_25_OUT> created at line 100.
    Found 1-bit adder for signal <rd_oe_delay_cnt_GND_7_o_add_20_OUT<0>> created at line 88.
    Found 1-bit comparator greater for signal <GND_7_o_rd_oe_delay_cnt_LessThan_20_o> created at line 86
    Found 2-bit comparator greater for signal <GND_7_o_oe_delay_cnt[1]_LessThan_24_o> created at line 99
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slaveFIFO2b_loopback> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\fifo.v".
    Found 256x32-bit dual-port RAM <Mram_data_array> for signal <data_array>.
    Found 1-bit register for signal <fifo_empty>.
    Found 8-bit register for signal <read_ptr>.
    Found 8-bit register for signal <write_ptr>.
    Found 9-bit register for signal <write_occupancy>.
    Found 9-bit register for signal <read_occupancy>.
    Found 1-bit register for signal <write_busy_d>.
    Found 1-bit register for signal <fifo_full>.
    Found 32-bit register for signal <dout>.
    Found 9-bit subtractor for signal <read_occupancy[8]_GND_8_o_sub_19_OUT> created at line 121.
    Found 9-bit subtractor for signal <write_occupancy[8]_GND_8_o_sub_23_OUT> created at line 135.
    Found 8-bit adder for signal <write_ptr[7]_GND_8_o_add_3_OUT> created at line 62.
    Found 8-bit adder for signal <read_ptr[7]_GND_8_o_add_8_OUT> created at line 74.
    Found 9-bit adder for signal <read_occupancy[8]_GND_8_o_add_19_OUT> created at line 122.
    Found 9-bit adder for signal <write_occupancy[8]_GND_8_o_add_23_OUT> created at line 136.
    Found 9-bit 4-to-1 multiplexer for signal <write_busy_d_read_occupancy[8]_wide_mux_20_OUT> created at line 119.
    Found 9-bit 4-to-1 multiplexer for signal <write_busy_write_occupancy[8]_wide_mux_24_OUT> created at line 133.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <fifo> synthesized.

Synthesizing Unit <slaveFIFO2b_partial>.
    Related source file is "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_partial.v".
        partial_idle = 3'b000
        partial_wait_flagb = 3'b001
        partial_write = 3'b010
        partial_write_wr_delay = 3'b011
        partial_wait = 3'b100
    Found 4-bit register for signal <strob_cnt>.
    Found 4-bit register for signal <short_pkt_cnt>.
    Found 3-bit register for signal <current_partial_state>.
    Found 32-bit register for signal <data_gen_partial>.
    Found 1-bit register for signal <strob>.
    Found finite state machine <FSM_2> for signal <current_partial_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | reset_ (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <short_pkt_cnt[3]_GND_11_o_add_5_OUT> created at line 37.
    Found 4-bit adder for signal <strob_cnt[3]_GND_11_o_add_11_OUT> created at line 48.
    Found 32-bit adder for signal <data_gen_partial[31]_GND_11_o_add_32_OUT> created at line 125.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slaveFIFO2b_partial> synthesized.

Synthesizing Unit <slaveFIFO2b_ZLP>.
    Related source file is "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_ZLP.v".
        zlp_idle = 3'b000
        zlp_wait_flagb = 3'b001
        zlp_write = 3'b010
        zlp_write_wr_delay = 3'b011
        zlp_wait = 3'b100
    Found 3-bit register for signal <current_zlp_state>.
    Found 32-bit register for signal <data_gen_zlp>.
    Found 4-bit register for signal <strob_cnt>.
    Found 1-bit register for signal <strob>.
    Found finite state machine <FSM_3> for signal <current_zlp_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | reset_ (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <strob_cnt[3]_GND_12_o_add_4_OUT> created at line 38.
    Found 32-bit adder for signal <data_gen_zlp[31]_GND_12_o_add_26_OUT> created at line 116.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slaveFIFO2b_ZLP> synthesized.

Synthesizing Unit <slaveFIFO2b_streamIN>.
    Related source file is "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_streamIN.v".
        stream_in_idle = 3'b000
        stream_in_wait_flagb = 3'b001
        stream_in_write = 3'b010
        stream_in_write_wr_delay = 3'b011
    Found 32-bit register for signal <data_gen_stream_in>.
    Found 3-bit register for signal <current_stream_in_state>.
    Found finite state machine <FSM_4> for signal <current_stream_in_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | reset_ (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <data_gen_stream_in[31]_GND_13_o_add_16_OUT> created at line 69.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slaveFIFO2b_streamIN> synthesized.

Synthesizing Unit <slaveFIFO2b_streamOUT>.
    Related source file is "C:\Users\rskv\Desktop\New folder (2)\fpga_slavefifo2b_verilog\fpga_slavefifo2b_verilog\slaveFIFO2b_streamOUT.v".
        stream_out_idle = 3'b000
        stream_out_flagc_rcvd = 3'b001
        stream_out_wait_flagd = 3'b010
        stream_out_read = 3'b011
        stream_out_read_rd_and_oe_delay = 3'b100
        stream_out_read_oe_delay = 3'b101
WARNING:Xst:647 - Input <stream_out_data_from_fx3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <oe_delay_cnt>.
    Found 3-bit register for signal <current_stream_out_state>.
    Found 1-bit register for signal <rd_oe_delay_cnt>.
    Found finite state machine <FSM_5> for signal <current_stream_out_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | reset_ (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <oe_delay_cnt[1]_GND_14_o_sub_13_OUT> created at line 51.
    Found 1-bit adder for signal <rd_oe_delay_cnt_GND_14_o_add_8_OUT<0>> created at line 39.
    Found 1-bit comparator greater for signal <GND_14_o_rd_oe_delay_cnt_LessThan_8_o> created at line 37
    Found 2-bit comparator greater for signal <GND_14_o_oe_delay_cnt[1]_LessThan_12_o> created at line 50
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slaveFIFO2b_streamOUT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 14
 1-bit adder                                           : 2
 2-bit subtractor                                      : 2
 32-bit adder                                          : 3
 4-bit adder                                           : 3
 8-bit adder                                           : 2
 9-bit addsub                                          : 2
# Registers                                            : 32
 1-bit register                                        : 15
 2-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 6
 4-bit register                                        : 3
 8-bit register                                        : 2
 9-bit register                                        : 2
# Comparators                                          : 4
 1-bit comparator greater                              : 2
 2-bit comparator greater                              : 2
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 8
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into accumulator <write_occupancy>: 1 register on signal <write_occupancy>.
The following registers are absorbed into accumulator <read_occupancy>: 1 register on signal <read_occupancy>.
The following registers are absorbed into accumulator <read_ptr>: 1 register on signal <read_ptr>.
The following registers are absorbed into accumulator <write_ptr>: 1 register on signal <write_ptr>.
INFO:Xst:3226 - The RAM <Mram_data_array> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <fifo_clk>      | rise     |
    |     weA            | connected to signal <write_busy>    | high     |
    |     addrA          | connected to signal <write_ptr>     |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <fifo_clk>      | rise     |
    |     addrB          | connected to signal <read_index>    |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <slaveFIFO2b_ZLP>.
The following registers are absorbed into counter <data_gen_zlp>: 1 register on signal <data_gen_zlp>.
The following registers are absorbed into counter <strob_cnt>: 1 register on signal <strob_cnt>.
Unit <slaveFIFO2b_ZLP> synthesized (advanced).

Synthesizing (advanced) Unit <slaveFIFO2b_loopback>.
The following registers are absorbed into counter <oe_delay_cnt>: 1 register on signal <oe_delay_cnt>.
The following registers are absorbed into counter <rd_oe_delay_cnt>: 1 register on signal <rd_oe_delay_cnt>.
Unit <slaveFIFO2b_loopback> synthesized (advanced).

Synthesizing (advanced) Unit <slaveFIFO2b_partial>.
The following registers are absorbed into counter <strob_cnt>: 1 register on signal <strob_cnt>.
The following registers are absorbed into counter <short_pkt_cnt>: 1 register on signal <short_pkt_cnt>.
The following registers are absorbed into counter <data_gen_partial>: 1 register on signal <data_gen_partial>.
Unit <slaveFIFO2b_partial> synthesized (advanced).

Synthesizing (advanced) Unit <slaveFIFO2b_streamIN>.
The following registers are absorbed into counter <data_gen_stream_in>: 1 register on signal <data_gen_stream_in>.
Unit <slaveFIFO2b_streamIN> synthesized (advanced).

Synthesizing (advanced) Unit <slaveFIFO2b_streamOUT>.
The following registers are absorbed into counter <oe_delay_cnt>: 1 register on signal <oe_delay_cnt>.
The following registers are absorbed into counter <rd_oe_delay_cnt>: 1 register on signal <rd_oe_delay_cnt>.
Unit <slaveFIFO2b_streamOUT> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 1
 9-bit addsub                                          : 2
# Counters                                             : 10
 1-bit up counter                                      : 2
 2-bit down counter                                    : 2
 32-bit up counter                                     : 3
 4-bit up counter                                      : 3
# Accumulators                                         : 4
 8-bit up loadable accumulator                         : 2
 9-bit updown loadable accumulator                     : 2
# Registers                                            : 82
 Flip-Flops                                            : 82
# Comparators                                          : 4
 1-bit comparator greater                              : 2
 2-bit comparator greater                              : 2
# Multiplexers                                         : 14
 32-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <fifo_address_d_0> in Unit <slaveFIFO2b_fpga_top> is equivalent to the following FF/Latch, which will be removed : <fifo_address_d_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_fpga_master_mode[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <current_stream_in_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <loopback_inst/FSM_1> on signal <current_loop_back_state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000010000
 0101  | 00000100000
 0110  | 00001000000
 0111  | 00010000000
 1000  | 00100000000
 1001  | 01000000000
 1010  | 10000000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <partial_inst/FSM_2> on signal <current_partial_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <zlp_inst/FSM_3> on signal <current_zlp_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 100   | 010
 011   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <stream_out_inst/FSM_5> on signal <current_stream_out_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
INFO:Xst:1901 - Instance inst_clk/pll_base_inst in unit inst_clk/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <slaveFIFO2b_fpga_top> ...

Optimizing unit <slaveFIFO2b_loopback> ...

Optimizing unit <fifo> ...

Optimizing unit <slaveFIFO2b_partial> ...

Optimizing unit <slaveFIFO2b_ZLP> ...

Optimizing unit <slaveFIFO2b_streamOUT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block slaveFIFO2b_fpga_top, actual ratio is 4.
FlipFlop current_fpga_master_mode_FSM_FFd1 has been replicated 4 time(s)
FlipFlop current_fpga_master_mode_FSM_FFd2 has been replicated 5 time(s)
FlipFlop current_fpga_master_mode_FSM_FFd3 has been replicated 3 time(s)
FlipFlop loopback_inst/current_loop_back_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop loopback_inst/current_loop_back_state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop loopback_inst/slrd_loopback_d3_ has been replicated 2 time(s)
FlipFlop partial_inst/current_partial_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop stream_in_inst/current_stream_in_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop zlp_inst/current_zlp_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop zlp_inst/current_zlp_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop zlp_inst/current_zlp_state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 276
 Flip-Flops                                            : 276

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : slaveFIFO2b_fpga_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 584
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 29
#      LUT3                        : 31
#      LUT4                        : 115
#      LUT5                        : 63
#      LUT6                        : 116
#      MUXCY                       : 109
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 114
# FlipFlops/Latches                : 277
#      FDC                         : 156
#      FDCE                        : 112
#      FDP                         : 8
#      ODDR2                       : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 52
#      IBUF                        : 8
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 11
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             277  out of  18224     1%  
 Number of Slice LUTs:                  357  out of   9112     3%  
    Number used as Logic:               357  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    397
   Number with an unused Flip Flop:     120  out of    397    30%  
   Number with an unused LUT:            40  out of    397    10%  
   Number of fully used LUT-FF pairs:   237  out of    397    59%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  52  out of    232    22%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
inst_clk/pll_base_inst/CLKOUT0     | BUFG                   | 279   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.594ns (Maximum Frequency: 278.222MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 6.091ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_clk/pll_base_inst/CLKOUT0'
  Clock period: 3.594ns (frequency: 278.222MHz)
  Total number of paths / destination ports: 10349 / 401
-------------------------------------------------------------------------
Delay:               3.594ns (Levels of Logic = 3)
  Source:            loopback_inst/fifo_inst/write_occupancy_8 (FF)
  Destination:       loopback_inst/fifo_inst/fifo_full (FF)
  Source Clock:      inst_clk/pll_base_inst/CLKOUT0 rising
  Destination Clock: inst_clk/pll_base_inst/CLKOUT0 rising

  Data Path: loopback_inst/fifo_inst/write_occupancy_8 to loopback_inst/fifo_inst/fifo_full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   1.028  loopback_inst/fifo_inst/write_occupancy_8 (loopback_inst/fifo_inst/write_occupancy_8)
     LUT6:I1->O            1   0.203   0.580  loopback_inst/fifo_inst/GND_8_o_GND_8_o_equal_27_o6 (loopback_inst/fifo_inst/GND_8_o_GND_8_o_equal_27_o6)
     LUT6:I5->O            1   0.205   0.827  loopback_inst/fifo_inst/GND_8_o_GND_8_o_equal_27_o7 (loopback_inst/fifo_inst/GND_8_o_GND_8_o_equal_27_o7)
     LUT6:I2->O            1   0.203   0.000  loopback_inst/fifo_inst/GND_8_o_GND_8_o_equal_27_o9 (loopback_inst/fifo_inst/GND_8_o_GND_8_o_equal_27_o)
     FDC:D                     0.102          loopback_inst/fifo_inst/fifo_full
    ----------------------------------------
    Total                      3.594ns (1.160ns logic, 2.434ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_clk/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            mode_p<0> (PAD)
  Destination:       mode_0 (FF)
  Destination Clock: inst_clk/pll_base_inst/CLKOUT0 rising

  Data Path: mode_p<0> to mode_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  mode_p_0_IBUF (mode_p_0_IBUF)
     FDC:D                     0.102          mode_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_clk/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 98 / 39
-------------------------------------------------------------------------
Offset:              6.091ns (Levels of Logic = 2)
  Source:            current_fpga_master_mode_FSM_FFd3 (FF)
  Destination:       slrd (PAD)
  Source Clock:      inst_clk/pll_base_inst/CLKOUT0 rising

  Data Path: current_fpga_master_mode_FSM_FFd3 to slrd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            119   0.447   2.292  current_fpga_master_mode_FSM_FFd3 (current_fpga_master_mode_FSM_FFd3)
     LUT6:I0->O            1   0.203   0.579  slrd1 (slrd_OBUF)
     OBUF:I->O                 2.571          slrd_OBUF (slrd)
    ----------------------------------------
    Total                      6.091ns (3.221ns logic, 2.870ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock inst_clk/pll_base_inst/CLKOUT0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
inst_clk/pll_base_inst/CLKOUT0|    3.594|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.11 secs
 
--> 

Total memory usage is 260144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    7 (   0 filtered)

