module top_module (
    input clk,
    input areset,
    input x,
    output z
); 
    parameter s0 = 1'b0, s1 = 1'b1;
    reg state, nstate;
    
    always @ (posedge clk or posedge areset) begin
        if(areset)
            state <= s0;
        else
            state <= nstate;
    end
    
    always @ (*) begin
        case(state)
            s0 : nstate = x ? s1 : s0;
            s1 : nstate = s1;
        endcase
    end
    
    assign z = state ^ x;

endmodule
