; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -vplan-vec -debug-only=ovls < %s 2>&1 | FileCheck %s
; REQUIRES: asserts

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

define void @foo(i32* nocapture %ary, i32 %param) {
;  for (i = 0; i < 1024; i += 4) {
;    if (param & 1) {
;      t0 = ary[i + 0] + 7;
;      t1 = ary[i + 1] + 11;
;      t2 = ary[i + 2] + 12;
;      t3 = ary[i + 3] + 61;
;      ary[i + 0] = t0;
;      ary[i + 1] = t1;
;      ary[i + 2] = t2;
;      ary[i + 3] = t3;
;    }
;  }
;
; CHECK:       Printing Groups- Total Groups 2
; CHECK-NEXT:  Group#1
; CHECK-NEXT:      Vector Length(in bytes): 64
; CHECK-NEXT:      AccType: SLoad, Stride (in bytes): 16
; CHECK-NEXT:      AccessMask(per byte, R to L): 1111111111111111
; CHECK-NEXT:   #1 <4 x 32> SLoad
; CHECK-NEXT:   #2 <4 x 32> SLoad
; CHECK-NEXT:   #3 <4 x 32> SLoad
; CHECK-NEXT:   #4 <4 x 32> SLoad
; CHECK-NEXT:  Group#2
; CHECK-NEXT:      Vector Length(in bytes): 64
; CHECK-NEXT:      AccType: SStore, Stride (in bytes): 16
; CHECK-NEXT:      AccessMask(per byte, R to L): 1111111111111111
; CHECK-NEXT:   #5 <4 x 32> SStore
; CHECK-NEXT:   #6 <4 x 32> SStore
; CHECK-NEXT:   #7 <4 x 32> SStore
; CHECK-NEXT:   #8 <4 x 32> SStore
;
; CHECK:       vector.body:
; CHECK:         br i1 [[TMP1:%.*]], label [[VPLANNEDBB40:%.*]], label [[VPLANNEDBB50:%.*]]
; CHECK:       VPlannedBB5:
; CHECK-NEXT:    [[SCALAR_GEP:%.*]] = getelementptr inbounds i32, i32* [[ARY:%.*]], i64 [[UNI_PHI:%.*]]
; CHECK-NEXT:    [[TMP2:%.*]] = bitcast i32* [[SCALAR_GEP]] to <16 x i32>*
; CHECK-NEXT:    [[TMP3:%.*]] = load <16 x i32>, <16 x i32>* [[TMP2]], align 4
; CHECK-NEXT:    [[TMP4:%.*]] = shufflevector <16 x i32> [[TMP3]], <16 x i32> [[TMP3]], <4 x i32> <i32 0, i32 4, i32 8, i32 12>
; CHECK-NEXT:    [[TMP5:%.*]] = shufflevector <16 x i32> [[TMP3]], <16 x i32> [[TMP3]], <4 x i32> <i32 1, i32 5, i32 9, i32 13>
; CHECK-NEXT:    [[TMP6:%.*]] = shufflevector <16 x i32> [[TMP3]], <16 x i32> [[TMP3]], <4 x i32> <i32 2, i32 6, i32 10, i32 14>
; CHECK-NEXT:    [[TMP7:%.*]] = shufflevector <16 x i32> [[TMP3]], <16 x i32> [[TMP3]], <4 x i32> <i32 3, i32 7, i32 11, i32 15>
; CHECK-NEXT:    [[TMP8:%.*]] = add nsw <4 x i32> [[TMP4]], <i32 7, i32 7, i32 7, i32 7>
; CHECK-NEXT:    [[TMP9:%.*]] = add nsw <4 x i32> [[TMP5]], <i32 11, i32 11, i32 11, i32 11>
; CHECK-NEXT:    [[TMP10:%.*]] = add nsw <4 x i32> [[TMP6]], <i32 12, i32 12, i32 12, i32 12>
; CHECK-NEXT:    [[TMP11:%.*]] = add nsw <4 x i32> [[TMP7]], <i32 61, i32 61, i32 61, i32 61>
; CHECK-NEXT:    [[TMP12:%.*]] = shufflevector <4 x i32> [[TMP8]], <4 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
; CHECK-NEXT:    [[TMP13:%.*]] = shufflevector <16 x i32> undef, <16 x i32> [[TMP12]], <16 x i32> <i32 16, i32 1, i32 2, i32 3, i32 17, i32 5, i32 6, i32 7, i32 18, i32 9, i32 10, i32 11, i32 19, i32 13, i32 14, i32 15>
; CHECK-NEXT:    [[TMP14:%.*]] = shufflevector <4 x i32> [[TMP9]], <4 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
; CHECK-NEXT:    [[TMP15:%.*]] = shufflevector <16 x i32> [[TMP13]], <16 x i32> [[TMP14]], <16 x i32> <i32 0, i32 16, i32 2, i32 3, i32 4, i32 17, i32 6, i32 7, i32 8, i32 18, i32 10, i32 11, i32 12, i32 19, i32 14, i32 15>
; CHECK-NEXT:    [[TMP16:%.*]] = shufflevector <4 x i32> [[TMP10]], <4 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
; CHECK-NEXT:    [[TMP17:%.*]] = shufflevector <16 x i32> [[TMP15]], <16 x i32> [[TMP16]], <16 x i32> <i32 0, i32 1, i32 16, i32 3, i32 4, i32 5, i32 17, i32 7, i32 8, i32 9, i32 18, i32 11, i32 12, i32 13, i32 19, i32 15>
; CHECK-NEXT:    [[TMP18:%.*]] = shufflevector <4 x i32> [[TMP11]], <4 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
; CHECK-NEXT:    [[TMP19:%.*]] = shufflevector <16 x i32> [[TMP17]], <16 x i32> [[TMP18]], <16 x i32> <i32 0, i32 1, i32 2, i32 16, i32 4, i32 5, i32 6, i32 17, i32 8, i32 9, i32 10, i32 18, i32 12, i32 13, i32 14, i32 19>
; CHECK-NEXT:    [[TMP20:%.*]] = bitcast i32* [[SCALAR_GEP]] to <16 x i32>*
; CHECK-NEXT:    store <16 x i32> [[TMP19]], <16 x i32>* [[TMP20]], align 4
; CHECK-NEXT:    br label [[VPLANNEDBB4:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB4:
; CHECK:         br i1 [[TMP24:%.*]], label [[VECTOR_BODY:%.*]], label [[VPLANNEDBB6:%.*]], [[LOOP0:!llvm.loop !.*]]
;
entry:
  %entry.region = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.SIMDLEN"(i32 4) ]
  br label %for.body

for.body:                                         ; preds = %entry, %for.inc
  %indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %for.inc ]
  %and = and i32 %param, 1
  %tobool = icmp eq i32 %and, 0
  br i1 %tobool, label %for.inc, label %if.then

if.then:                                          ; preds = %for.body
  %arrayidx = getelementptr inbounds i32, i32* %ary, i64 %indvars.iv
  %0 = load i32, i32* %arrayidx, align 4
  %add7 = add nsw i32 %0, 7
  %1 = or i64 %indvars.iv, 1
  %arrayidx6 = getelementptr inbounds i32, i32* %ary, i64 %1
  %2 = load i32, i32* %arrayidx6, align 4
  %add11 = add nsw i32 %2, 11
  %3 = or i64 %indvars.iv, 2
  %arrayidx10 = getelementptr inbounds i32, i32* %ary, i64 %3
  %4 = load i32, i32* %arrayidx10, align 4
  %add12 = add nsw i32 %4, 12
  %5 = or i64 %indvars.iv, 3
  %arrayidx14 = getelementptr inbounds i32, i32* %ary, i64 %5
  %6 = load i32, i32* %arrayidx14, align 4
  %add61 = add nsw i32 %6, 61
  store i32 %add7, i32* %arrayidx, align 4
  store i32 %add11, i32* %arrayidx6, align 4
  store i32 %add12, i32* %arrayidx10, align 4
  store i32 %add61, i32* %arrayidx14, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body, %if.then
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 4
  %cmp = icmp ult i64 %indvars.iv.next, 1024
  br i1 %cmp, label %for.body, label %for.end

for.end:                                          ; preds = %for.body
  call void @llvm.directive.region.exit(token %entry.region) [ "DIR.OMP.END.SIMD"() ]
  ret void
}

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)
