# Active SVF file /home/IC/Final_System/DFT/SYS_TOP_dft.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Final_System/DFT/SYS_TOP_dft.svf
# Timestamp : Wed Oct  1 07:10:58 2025
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Final_System/DFT } \
    { analyze { -format verilog -library WORK \{ /home/IC/Final_System/RTL/ALU/ALU.v /home/IC/Final_System/RTL/ASY_FIFO/AS_FIFO_TOP.v /home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v /home/IC/Final_System/RTL/ASY_FIFO/FIFO_MEM.v /home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v /home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v /home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v /home/IC/Final_System/RTL/CLK_DIV_MUX/RX_CLKDIV_MUX.v /home/IC/Final_System/RTL/CLK_Gating/CLK_GATE.v /home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v /home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v /home/IC/Final_System/RTL/RegFile/Reg_File.v /home/IC/Final_System/RTL/RST_SYNC/RST_SYN.v /home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v /home/IC/Final_System/RTL/UART/UART_TX/FSM.v /home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v /home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v /home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v /home/IC/Final_System/RTL/UART/UART_TX/UART_TOP.v /home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v /home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v /home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v /home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v /home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v /home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v /home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v /home/IC/Final_System/RTL/UART/UART_RX/UART_RX_TOP.v /home/IC/Final_System/RTL/SYS_TOP/mux2X1.v /home/IC/Final_System/RTL/SYS_TOP/SYS_TOP_dft.v \} } } } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { DFT_REF_MUX } \
  -linked { mux2X1 } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { SYS_Cntroller } \
  -linked { SYS_CTRL_D_Width8_Addr_Size4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { UART_TX_ClkDiv } \
  -linked { Integer_ClkDiv_ratio_Width8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { UART_RX_ClkDiv } \
  -linked { Integer_ClkDiv_ratio_Width4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { CLKDIV_MUX } \
  -linked { RX_CLKDIV_MUX_Width4 } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { UART_RX } \
  -linked { UART_RX_TOP_Data_Width8 } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { UART_TX } \
  -linked { UART_TOP } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { UART_FIFO } \
  -linked { AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2 } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { U0_PULSE_GEN } \
  -linked { PULSE_GEN } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { REF_RST_SYNC } \
  -linked { RST_SYN_NUM_STAGES2 } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { Data_SYNC } \
  -linked { DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { U_CLK_GATE } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { U0_ALU } \
  -linked { ALU_IN_Width8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/ALU/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP_dft } \
  -instance { RegFile } \
  -linked { Reg_File_WIDTH8_DEPTH16_ADDR4 } 

guide_instance_map \
  -design { UART_RX_TOP_Data_Width8 } \
  -instance { U1 } \
  -linked { Data_Sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP_Data_Width8 } \
  -instance { U2 } \
  -linked { Deserializer_Data_Width8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP_Data_Width8 } \
  -instance { U3 } \
  -linked { Edge_Bit_Counter_Data_Width8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP_Data_Width8 } \
  -instance { U4 } \
  -linked { Parity_Check_Data_Width8 } 

guide_instance_map \
  -design { UART_RX_TOP_Data_Width8 } \
  -instance { U5 } \
  -linked { Start_Check } 

guide_instance_map \
  -design { UART_RX_TOP_Data_Width8 } \
  -instance { U6 } \
  -linked { Stop_Check } 

guide_instance_map \
  -design { UART_RX_TOP_Data_Width8 } \
  -instance { U7 } \
  -linked { RX_FSM_Data_Width8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TOP } \
  -instance { U1_MUX_4x1 } \
  -linked { MUX_4x1 } 

guide_instance_map \
  -design { UART_TOP } \
  -instance { U2_Parity_Calc } \
  -linked { Parity_Calc } 

guide_instance_map \
  -design { UART_TOP } \
  -instance { U3_Serializer } \
  -linked { Serializer_1byte } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TOP } \
  -instance { U4_FSM } \
  -linked { FSM } 

guide_instance_map \
  -design { AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2 } \
  -instance { U0_FIFO_W } \
  -linked { FIFO_W_Addr_Size3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2 } \
  -instance { U1_W2R_SYNC } \
  -linked { BIT_SYNC_2_00000004 } 

guide_instance_map \
  -design { AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2 } \
  -instance { U2_FIFO_R } \
  -linked { FIFO_R_Addr_Size3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2 } \
  -instance { U4_FIFO_MEM } \
  -linked { FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8 } 

guide_environment \
  { { elaborate { -library work SYS_TOP_dft } } \
    { current_design SYS_TOP_dft } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { REF_RST_SYNC RST_SYN_NUM_STAGES2_0 } \
    { UART_RST_SYNC RST_SYN_NUM_STAGES2_0 } \
    { UART_FIFO/U1_W2R_SYNC BIT_SYNC_2_00000004_0 } \
    { UART_FIFO/U3_R2W_SYNC BIT_SYNC_2_00000004_0 } \
    { RST_N_MUX mux2X1_0 } \
    { Domain1_SYNC_RST_MUX mux2X1_0 } \
    { Domain2_SYNC_RST_MUX mux2X1_0 } \
    { DFT_REF_MUX mux2X1_1 } \
    { UART_CLK_MUX mux2X1_1 } \
    { RX_CLK_MUX mux2X1_1 } \
    { TX_CLK_MUX mux2X1_1 } } 

guide_transformation \
  -design { ALU_IN_Width8 } \
  -type { share } \
  -input { 8 src8 } \
  -input { 8 src9 } \
  -output { 1 src13 } \
  -output { 1 src12 } \
  -output { 1 src11 } \
  -pre_resource { { 1 } eq_81 = EQ { { src8 } { src9 } } } \
  -pre_resource { { 1 } gt_85 = UGT { { src8 } { src9 } } } \
  -pre_resource { { 1 } lt_89 = ULT { { src8 } { src9 } } } \
  -pre_assign { src13 = { eq_81.out.1 } } \
  -pre_assign { src12 = { gt_85.out.1 } } \
  -pre_assign { src11 = { lt_89.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r70 = CMP6 { { src8 } { src9 } { 0 } } } \
  -post_assign { src13 = { r70.out.5 } } \
  -post_assign { src12 = { r70.out.3 } } \
  -post_assign { src11 = { r70.out.1 } } 

guide_transformation \
  -design { ALU_IN_Width8 } \
  -type { map } \
  -input { 8 src8 } \
  -input { 8 src9 } \
  -output { 9 src10 } \
  -pre_resource { { 9 } add_39 = UADD { { src8 ZERO 9 } { src9 ZERO 9 } } } \
  -pre_assign { src10 = { add_39.out.1 } } \
  -post_resource { { 9 } add_39 = ADD { { src8 ZERO 9 } { src9 ZERO 9 } } } \
  -post_assign { src10 = { add_39.out.1 } } 

guide_transformation \
  -design { ALU_IN_Width8 } \
  -type { map } \
  -input { 8 src8 } \
  -input { 8 src9 } \
  -output { 9 src15 } \
  -pre_resource { { 9 } sub_43 = USUB { { src8 ZERO 9 } { src9 ZERO 9 } } } \
  -pre_assign { src15 = { sub_43.out.1 } } \
  -post_resource { { 9 } sub_43 = SUB { { src8 ZERO 9 } { src9 ZERO 9 } } } \
  -post_assign { src15 = { sub_43.out.1 } } 

guide_transformation \
  -design { ALU_IN_Width8 } \
  -type { map } \
  -input { 8 src8 } \
  -input { 8 src9 } \
  -output { 16 src14 } \
  -pre_resource { { 16 } mult_47 = MULT_TC { { src8 } { src9 } { 0 } } } \
  -pre_assign { src14 = { mult_47.out.1 } } \
  -post_resource { { 16 } mult_47 = MULT_TC { { src8 } { src9 } { 0 } } } \
  -post_assign { src14 = { mult_47.out.1 } } 

guide_transformation \
  -design { ALU_IN_Width8 } \
  -type { map } \
  -input { 8 src8 } \
  -input { 8 src9 } \
  -output { 8 src16 } \
  -pre_resource { { 8 } div_51 = UDIV { { src8 } { src9 } } } \
  -pre_assign { src16 = { div_51.out.1 } } \
  -post_resource { { 8 } div_51 = UDIV { { src8 } { src9 } } } \
  -post_assign { src16 = { div_51.out.1 } } 

guide_transformation \
  -design { FIFO_R_Addr_Size3 } \
  -type { map } \
  -input { 4 src45 } \
  -output { 4 src47 } \
  -pre_resource { { 4 } add_38 = UADD { { src45 } { `b0001 } } } \
  -pre_assign { src47 = { add_38.out.1 } } \
  -post_resource { { 4 } add_38 = ADD { { src45 } { `b0001 } } } \
  -post_assign { src47 = { add_38.out.1 } } 

guide_transformation \
  -design { FIFO_R_Addr_Size3 } \
  -type { map } \
  -input { 4 src42 } \
  -input { 4 src43 } \
  -output { 1 src44 } \
  -pre_resource { { 1 } eq_67 = EQ { { src42 } { src43 } } } \
  -pre_assign { src44 = { eq_67.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_67 = CMP6 { { src42 } { src43 } { 0 } } } \
  -post_assign { src44 = { eq_67.out.5 } } 

guide_transformation \
  -design { FIFO_W_Addr_Size3 } \
  -type { map } \
  -input { 4 src51 } \
  -output { 4 src53 } \
  -pre_resource { { 4 } add_40 = UADD { { src51 } { `b0001 } } } \
  -pre_assign { src53 = { add_40.out.1 } } \
  -post_resource { { 4 } add_40 = ADD { { src51 } { `b0001 } } } \
  -post_assign { src53 = { add_40.out.1 } } 

guide_transformation \
  -design { FIFO_W_Addr_Size3 } \
  -type { map } \
  -input { 2 src48 } \
  -input { 2 src49 } \
  -output { 1 src50 } \
  -pre_resource { { 1 } eq_71 = EQ { { src48 } { src49 } } } \
  -pre_assign { src50 = { eq_71.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_71 = CMP6 { { src48 } { src49 } { 0 } } } \
  -post_assign { src50 = { eq_71.out.5 } } 

guide_transformation \
  -design { Serializer_1byte } \
  -type { share } \
  -input { 4 src73 } \
  -output { 4 src75 } \
  -output { 4 src76 } \
  -pre_resource { { 4 } sub_44 = USUB { { src73 } { `b0001 } } } \
  -pre_resource { { 4 } sub_49 = USUB { { src73 } { `b0001 } } } \
  -pre_assign { src75 = { sub_44.out.1 } } \
  -pre_assign { src76 = { sub_49.out.1 } } \
  -post_resource { { 4 } r59 = SUB { { src73 } { `b0001 } } } \
  -post_assign { src75 = { r59.out.1 } } \
  -post_assign { src76 = { r59.out.1 } } 

guide_transformation \
  -design { RX_FSM_Data_Width8 } \
  -type { share } \
  -input { 6 src107 } \
  -input { 6 src106 } \
  -output { 1 src109 } \
  -output { 1 src113 } \
  -output { 1 src112 } \
  -pre_resource { { 1 } eq_113 = EQ { { src107 } { src106 } } } \
  -pre_resource { { 1 } eq_128 = EQ { { src107 } { src106 } } } \
  -pre_resource { { 1 } eq_143 = EQ { { src107 } { src106 } } } \
  -pre_assign { src109 = { eq_113.out.1 } } \
  -pre_assign { src113 = { eq_128.out.1 } } \
  -pre_assign { src112 = { eq_143.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r87 = CMP6 { { src107 } { src106 } { 0 } } } \
  -post_assign { src109 = { r87.out.5 } } \
  -post_assign { src113 = { r87.out.5 } } \
  -post_assign { src112 = { r87.out.5 } } 

guide_transformation \
  -design { RX_FSM_Data_Width8 } \
  -type { share } \
  -input { 6 src107 } \
  -input { 6 src102 } \
  -output { 1 src114 } \
  -output { 1 src115 } \
  -pre_resource { { 1 } eq_154 = EQ { { src107 } { src102 } } } \
  -pre_resource { { 1 } eq_162 = EQ { { src107 } { src102 } } } \
  -pre_assign { src114 = { eq_154.out.1 } } \
  -pre_assign { src115 = { eq_162.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r88 = CMP6 { { src107 } { src102 } { 0 } } } \
  -post_assign { src114 = { r88.out.5 } } \
  -post_assign { src115 = { r88.out.5 } } 

guide_transformation \
  -design { RX_FSM_Data_Width8 } \
  -type { share } \
  -input { 6 src107 } \
  -input { 6 src104 } \
  -output { 1 src108 } \
  -output { 1 src111 } \
  -output { 1 src110 } \
  -pre_resource { { 1 } eq_219 = EQ { { src107 } { src104 } } } \
  -pre_resource { { 1 } eq_238 = EQ { { src107 } { src104 } } } \
  -pre_resource { { 1 } eq_250 = EQ { { src107 } { src104 } } } \
  -pre_assign { src108 = { eq_219.out.1 } } \
  -pre_assign { src111 = { eq_238.out.1 } } \
  -pre_assign { src110 = { eq_250.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r89 = CMP6 { { src107 } { src104 } { 0 } } } \
  -post_assign { src108 = { r89.out.5 } } \
  -post_assign { src111 = { r89.out.5 } } \
  -post_assign { src110 = { r89.out.5 } } 

guide_transformation \
  -design { RX_FSM_Data_Width8 } \
  -type { map } \
  -input { 6 src100 } \
  -output { 6 src106 } \
  -pre_resource { { 6 } sub_76 = USUB { { src100 } { `b000001 } } } \
  -pre_assign { src106 = { sub_76.out.1 } } \
  -post_resource { { 6 } sub_76 = SUB { { src100 } { `b000001 } } } \
  -post_assign { src106 = { sub_76.out.1 } } 

guide_transformation \
  -design { RX_FSM_Data_Width8 } \
  -type { map } \
  -input { 6 src100 } \
  -output { 6 src102 } \
  -pre_resource { { 6 } sub_77 = USUB { { src100 } { `b000010 } } } \
  -pre_assign { src102 = { sub_77.out.1 } } \
  -post_resource { { 6 } sub_77 = SUB { { src100 } { `b000010 } } } \
  -post_assign { src102 = { sub_77.out.1 } } 

guide_transformation \
  -design { RX_FSM_Data_Width8 } \
  -type { map } \
  -input { 5 src103 } \
  -output { 6 src104 } \
  -pre_resource { { 6 } add_78 = UADD { { src103 ZERO 6 } { `b000010 } } } \
  -pre_assign { src104 = { add_78.out.1 } } \
  -post_resource { { 6 } add_78 = ADD { { src103 ZERO 6 } { `b000010 } } } \
  -post_assign { src104 = { add_78.out.1 } } 

guide_transformation \
  -design { Edge_Bit_Counter_Data_Width8 } \
  -type { map } \
  -input { 6 src161 } \
  -output { 7 src163 } \
  -pre_resource { { 7 } sub_28 = USUB { { src161 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src163 = { sub_28.out.1 } } \
  -post_resource { { 7 } sub_28 = SUB { { src161 ZERO 7 } { `b0000001 } } } \
  -post_assign { src163 = { sub_28.out.1 } } 

guide_transformation \
  -design { Edge_Bit_Counter_Data_Width8 } \
  -type { map } \
  -input { 6 src164 } \
  -input { 32 src165 } \
  -output { 1 src166 } \
  -pre_resource { { 1 } eq_28 = EQ { { src164 ZERO 32 } { src165 } } } \
  -pre_assign { src166 = { eq_28.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_28 = CMP6 { { src164 ZERO 32 } { src165 } { 0 } } } \
  -post_assign { src166 = { eq_28.out.5 } } 

guide_transformation \
  -design { Edge_Bit_Counter_Data_Width8 } \
  -type { map } \
  -input { 6 src164 } \
  -output { 6 src169 } \
  -pre_resource { { 6 } add_39 = UADD { { src164 } { `b000001 } } } \
  -pre_assign { src169 = { add_39.out.1 } } \
  -post_resource { { 6 } add_39 = ADD { { src164 } { `b000001 } } } \
  -post_assign { src169 = { add_39.out.1 } } 

guide_transformation \
  -design { Edge_Bit_Counter_Data_Width8 } \
  -type { map } \
  -input { 4 src167 } \
  -output { 4 src168 } \
  -pre_resource { { 4 } add_59 = UADD { { src167 } { `b0001 } } } \
  -pre_assign { src168 = { add_59.out.1 } } \
  -post_resource { { 4 } add_59 = ADD { { src167 } { `b0001 } } } \
  -post_assign { src168 = { add_59.out.1 } } 

guide_transformation \
  -design { Deserializer_Data_Width8 } \
  -type { map } \
  -input { 6 src177 } \
  -output { 6 src179 } \
  -pre_resource { { 6 } sub_46 = USUB { { src177 } { `b000001 } } } \
  -pre_assign { src179 = { sub_46.out.1 } } \
  -post_resource { { 6 } sub_46 = SUB { { src177 } { `b000001 } } } \
  -post_assign { src179 = { sub_46.out.1 } } 

guide_transformation \
  -design { Deserializer_Data_Width8 } \
  -type { map } \
  -input { 6 src180 } \
  -input { 6 src179 } \
  -output { 1 src181 } \
  -pre_resource { { 1 } eq_46 = EQ { { src180 } { src179 } } } \
  -pre_assign { src181 = { eq_46.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_46 = CMP6 { { src180 } { src179 } { 0 } } } \
  -post_assign { src181 = { eq_46.out.5 } } 

guide_transformation \
  -design { Deserializer_Data_Width8 } \
  -type { map } \
  -input { 4 src182 } \
  -output { 4 src183 } \
  -pre_resource { { 4 } add_48 = UADD { { src182 } { `b0001 } } } \
  -pre_assign { src183 = { add_48.out.1 } } \
  -post_resource { { 4 } add_48 = ADD { { src182 } { `b0001 } } } \
  -post_assign { src183 = { add_48.out.1 } } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 5 src189 } \
  -output { 5 src192 } \
  -pre_resource { { 5 } add_28 = UADD { { src189 } { `b00001 } } } \
  -pre_assign { src192 = { add_28.out.1 } } \
  -post_resource { { 5 } add_28 = ADD { { src189 } { `b00001 } } } \
  -post_assign { src192 = { add_28.out.1 } } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 5 src189 } \
  -output { 5 src191 } \
  -pre_resource { { 5 } sub_29 = USUB { { src189 } { `b00001 } } } \
  -pre_assign { src191 = { sub_29.out.1 } } \
  -post_resource { { 5 } sub_29 = SUB { { src189 } { `b00001 } } } \
  -post_assign { src191 = { sub_29.out.1 } } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 6 src193 } \
  -input { 5 src191 } \
  -output { 1 src194 } \
  -pre_resource { { 1 } eq_41 = EQ { { src193 } { src191 ZERO 6 } } } \
  -pre_assign { src194 = { eq_41.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_41 = CMP6 { { src193 } { src191 ZERO 6 } { 0 } } } \
  -post_assign { src194 = { eq_41.out.5 } } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 6 src193 } \
  -input { 5 src189 } \
  -output { 1 src195 } \
  -pre_resource { { 1 } eq_46 = EQ { { src193 } { src189 ZERO 6 } } } \
  -pre_assign { src195 = { eq_46.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_46 = CMP6 { { src193 } { src189 ZERO 6 } { 0 } } } \
  -post_assign { src195 = { eq_46.out.5 } } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 6 src193 } \
  -input { 5 src192 } \
  -output { 1 src196 } \
  -pre_resource { { 1 } eq_51 = EQ { { src193 } { src192 ZERO 6 } } } \
  -pre_assign { src196 = { eq_51.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_51 = CMP6 { { src193 } { src192 ZERO 6 } { 0 } } } \
  -post_assign { src196 = { eq_51.out.5 } } 

guide_transformation \
  -design { Integer_ClkDiv_ratio_Width4 } \
  -type { share } \
  -input { 3 src218 } \
  -input { 3 src217 } \
  -output { 1 src219 } \
  -output { 1 src220 } \
  -output { 1 src222 } \
  -pre_resource { { 1 } eq_55 = EQ { { src218 } { src217 } } } \
  -pre_resource { { 1 } eq_60 = EQ { { src218 } { src217 } } } \
  -pre_resource { { 1 } gt_66 = UGT { { src218 } { src217 } } } \
  -pre_assign { src219 = { eq_55.out.1 } } \
  -pre_assign { src220 = { eq_60.out.1 } } \
  -pre_assign { src222 = { gt_66.out.1 } } \
  -post_resource { { 0 0 1 0 1 0 } r71 = CMP6 { { src218 } { src217 } { 0 } } } \
  -post_assign { src219 = { r71.out.5 } } \
  -post_assign { src220 = { r71.out.5 } } \
  -post_assign { src222 = { r71.out.3 } } 

guide_transformation \
  -design { Integer_ClkDiv_ratio_Width4 } \
  -type { map } \
  -input { 3 src215 } \
  -output { 3 src217 } \
  -pre_resource { { 3 } sub_31 = USUB { { src215 } { `b001 } } } \
  -pre_assign { src217 = { sub_31.out.1 } } \
  -post_resource { { 3 } sub_31 = SUB { { src215 } { `b001 } } } \
  -post_assign { src217 = { sub_31.out.1 } } 

guide_transformation \
  -design { Integer_ClkDiv_ratio_Width4 } \
  -type { map } \
  -input { 3 src218 } \
  -input { 3 src215 } \
  -output { 1 src221 } \
  -pre_resource { { 1 } eq_60_2 = EQ { { src218 } { src215 } } } \
  -pre_assign { src221 = { eq_60_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_60_2 = CMP6 { { src218 } { src215 } { 0 } } } \
  -post_assign { src221 = { eq_60_2.out.5 } } 

guide_transformation \
  -design { Integer_ClkDiv_ratio_Width4 } \
  -type { map } \
  -input { 3 src218 } \
  -output { 3 src223 } \
  -pre_resource { { 3 } add_73 = UADD { { src218 } { `b001 } } } \
  -pre_assign { src223 = { add_73.out.1 } } \
  -post_resource { { 3 } add_73 = ADD { { src218 } { `b001 } } } \
  -post_assign { src223 = { add_73.out.1 } } 

guide_transformation \
  -design { Integer_ClkDiv_ratio_Width8 } \
  -type { share } \
  -input { 7 src240 } \
  -input { 7 src239 } \
  -output { 1 src241 } \
  -output { 1 src242 } \
  -output { 1 src244 } \
  -pre_resource { { 1 } eq_55 = EQ { { src240 } { src239 } } } \
  -pre_resource { { 1 } eq_60 = EQ { { src240 } { src239 } } } \
  -pre_resource { { 1 } gt_66 = UGT { { src240 } { src239 } } } \
  -pre_assign { src241 = { eq_55.out.1 } } \
  -pre_assign { src242 = { eq_60.out.1 } } \
  -pre_assign { src244 = { gt_66.out.1 } } \
  -post_resource { { 0 0 1 0 1 0 } r71 = CMP6 { { src240 } { src239 } { 0 } } } \
  -post_assign { src241 = { r71.out.5 } } \
  -post_assign { src242 = { r71.out.5 } } \
  -post_assign { src244 = { r71.out.3 } } 

guide_transformation \
  -design { Integer_ClkDiv_ratio_Width8 } \
  -type { map } \
  -input { 7 src237 } \
  -output { 7 src239 } \
  -pre_resource { { 7 } sub_31 = USUB { { src237 } { `b0000001 } } } \
  -pre_assign { src239 = { sub_31.out.1 } } \
  -post_resource { { 7 } sub_31 = SUB { { src237 } { `b0000001 } } } \
  -post_assign { src239 = { sub_31.out.1 } } 

guide_transformation \
  -design { Integer_ClkDiv_ratio_Width8 } \
  -type { map } \
  -input { 7 src240 } \
  -input { 7 src237 } \
  -output { 1 src243 } \
  -pre_resource { { 1 } eq_60_2 = EQ { { src240 } { src237 } } } \
  -pre_assign { src243 = { eq_60_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_60_2 = CMP6 { { src240 } { src237 } { 0 } } } \
  -post_assign { src243 = { eq_60_2.out.5 } } 

guide_transformation \
  -design { Integer_ClkDiv_ratio_Width8 } \
  -type { map } \
  -input { 7 src240 } \
  -output { 7 src245 } \
  -pre_resource { { 7 } add_73 = UADD { { src240 } { `b0000001 } } } \
  -pre_assign { src245 = { add_73.out.1 } } \
  -post_resource { { 7 } add_73 = ADD { { src240 } { `b0000001 } } } \
  -post_assign { src245 = { add_73.out.1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { TX_CLK_MUX mux2X1_2 } \
    { RX_CLK_MUX mux2X1_3 } \
    { UART_CLK_MUX mux2X1_4 } \
    { UART_RST_SYNC RST_SYN_NUM_STAGES2_1 } \
    { UART_FIFO/U3_R2W_SYNC BIT_SYNC_2_00000004_1 } \
    { Domain2_SYNC_RST_MUX mux2X1_5 } \
    { Domain1_SYNC_RST_MUX mux2X1_6 } \
    { Domain2_SYNC_RST_MUX/U1 mux2X1_0_MUX_OP_2_1_1_0 } \
    { Domain1_SYNC_RST_MUX/U1 mux2X1_0_MUX_OP_2_1_1_1 } \
    { RST_N_MUX/U1 mux2X1_0_MUX_OP_2_1_1_2 } \
    { TX_CLK_MUX/U1 mux2X1_1_MUX_OP_2_1_1_0 } \
    { RX_CLK_MUX/U1 mux2X1_1_MUX_OP_2_1_1_1 } \
    { UART_CLK_MUX/U1 mux2X1_1_MUX_OP_2_1_1_2 } \
    { DFT_REF_MUX/U1 mux2X1_1_MUX_OP_2_1_1_3 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { U0_ALU/div_51 ALU_IN_Width8_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU_IN_Width8 } \
  -type { map } \
  -input { 8 src36 } \
  -input { 8 src37 } \
  -output { 16 src38 } \
  -pre_resource { { 16 } mult_47 = MULT_TC { { src36 } { src37 } { 0 } } } \
  -pre_assign { src38 = { mult_47.out.1 } } \
  -post_resource { { 16 } mult_47 = MULT_TC { { src36 } { src37 } { 0 } } } \
  -post_assign { src38 = { mult_47.out.1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { U0_ALU/dp_cluster_0/mult_47 ALU_IN_Width8_DW02_mult_0 } } 

guide_multiplier \
  -design { SYS_TOP_dft } \
  -instance { U0_ALU/div_51 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYS_TOP_dft } \
  -instance { U0_ALU/mult_47 } \
  -arch { csa } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { REF_RST_SYNC RST_SYN_NUM_STAGES2_test_0 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { RegFile Reg_File_WIDTH8_DEPTH16_ADDR4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { SYS_Cntroller SYS_CTRL_D_Width8_Addr_Size4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { U0_ALU ALU_IN_Width8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { U0_PULSE_GEN PULSE_GEN_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_FIFO AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_FIFO/U0_FIFO_W FIFO_W_Addr_Size3_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_FIFO/U1_W2R_SYNC BIT_SYNC_2_00000004_test_0 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_FIFO/U2_FIFO_R FIFO_R_Addr_Size3_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_FIFO/U3_R2W_SYNC BIT_SYNC_2_00000004_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_FIFO/U4_FIFO_MEM FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RST_SYNC RST_SYN_NUM_STAGES2_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RX UART_RX_TOP_Data_Width8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RX/U1 Data_Sampling_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RX/U2 Deserializer_Data_Width8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RX/U3 Edge_Bit_Counter_Data_Width8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RX/U4 Parity_Check_Data_Width8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RX/U5 Start_Check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RX/U6 Stop_Check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RX/U7 RX_FSM_Data_Width8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_RX_ClkDiv Integer_ClkDiv_ratio_Width4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_TX UART_TOP_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_TX/U2_Parity_Calc Parity_Calc_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_TX/U3_Serializer Serializer_1byte_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_TX/U4_FSM FSM_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_TX_ClkDiv Integer_ClkDiv_ratio_Width8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { UART_TX/U1_MUX_4x1 MUX_4x1_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { Data_SYNC DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1 } } 

guide_scan_input \
  -design { SYS_TOP_dft } \
  -disable_value { 0 } \
  -ports { SE } 

guide_scan_input \
  -design { SYS_TOP_dft } \
  -disable_value { 1 } \
  -ports { test_mode } 

guide_ununiquify \
  -design { SYS_TOP_dft } \
  { { Domain1_SYNC_RST_MUX mux2X1_5 } \
    { RST_N_MUX mux2X1_5 } \
    { TX_CLK_MUX mux2X1_5 } \
    { RX_CLK_MUX mux2X1_5 } \
    { UART_CLK_MUX mux2X1_5 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { TX_CLK_MUX mux2X1_2 } \
    { RX_CLK_MUX mux2X1_2 } \
    { UART_CLK_MUX mux2X1_2 } } 

guide_uniquify \
  -design { SYS_TOP_dft } \
  { { Domain2_SYNC_RST_MUX mux2X1_5 } \
    { Domain1_SYNC_RST_MUX mux2X1_6 } \
    { RST_N_MUX mux2X1_0 } \
    { TX_CLK_MUX mux2X1_2 } \
    { RX_CLK_MUX mux2X1_3 } \
    { UART_CLK_MUX mux2X1_4 } } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output netlists/SYS_TOP_dft.ddc } } \
    { write_file { -format verilog -hierarchy -output netlists/SYS_TOP_dft.v } } } 

#---- Recording stopped at Wed Oct  1 07:12:24 2025

setup
