Simulator report for LAB4
Mon Mar 28 10:18:17 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 16.0 s       ;
; Simulation Netlist Size     ; 236 nodes    ;
; Simulation Coverage         ;      36.99 % ;
; Total Number of Transitions ; 3902         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; End time                                                                                   ; 16 s       ;               ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; LAB4.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      36.99 % ;
; Total nodes checked                                 ; 236          ;
; Total output ports checked                          ; 246          ;
; Total output ports with complete 1/0-value coverage ; 91           ;
; Total output ports with no 1/0-value coverage       ; 155          ;
; Total output ports with no 1-value coverage         ; 155          ;
; Total output ports with no 0-value coverage         ; 155          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                        ;
+--------------------------------+--------------------------------+------------------+
; Node Name                      ; Output Port Name               ; Output Port Type ;
+--------------------------------+--------------------------------+------------------+
; |Lab4|Add0~0                   ; |Lab4|Add0~0                   ; combout          ;
; |Lab4|Add0~0                   ; |Lab4|Add0~1                   ; cout             ;
; |Lab4|Add0~2                   ; |Lab4|Add0~2                   ; combout          ;
; |Lab4|Add0~2                   ; |Lab4|Add0~3                   ; cout             ;
; |Lab4|Add0~4                   ; |Lab4|Add0~4                   ; combout          ;
; |Lab4|Add0~4                   ; |Lab4|Add0~5                   ; cout             ;
; |Lab4|Add0~6                   ; |Lab4|Add0~6                   ; combout          ;
; |Lab4|state.STATE1             ; |Lab4|state.STATE1             ; regout           ;
; |Lab4|state.STATE5             ; |Lab4|state.STATE5             ; regout           ;
; |Lab4|state.STATE0             ; |Lab4|state.STATE0             ; regout           ;
; |Lab4|state.STATE2             ; |Lab4|state.STATE2             ; regout           ;
; |Lab4|WideOr2~0                ; |Lab4|WideOr2~0                ; combout          ;
; |Lab4|Selector3~0              ; |Lab4|Selector3~0              ; combout          ;
; |Lab4|state.STATE3             ; |Lab4|state.STATE3             ; regout           ;
; |Lab4|state.STATE4             ; |Lab4|state.STATE4             ; regout           ;
; |Lab4|Selector2~0              ; |Lab4|Selector2~0              ; combout          ;
; |Lab4|Selector2~1              ; |Lab4|Selector2~1              ; combout          ;
; |Lab4|OneHzModCLK              ; |Lab4|OneHzModCLK              ; regout           ;
; |Lab4|Selector1~0              ; |Lab4|Selector1~0              ; combout          ;
; |Lab4|Selector0~0              ; |Lab4|Selector0~0              ; combout          ;
; |Lab4|WideOr1~0                ; |Lab4|WideOr1~0                ; combout          ;
; |Lab4|WideOr0                  ; |Lab4|WideOr0                  ; combout          ;
; |Lab4|SevenSegment:D7S0|Mux6~0 ; |Lab4|SevenSegment:D7S0|Mux6~0 ; combout          ;
; |Lab4|SevenSegment:D7S0|Mux5~0 ; |Lab4|SevenSegment:D7S0|Mux5~0 ; combout          ;
; |Lab4|SevenSegment:D7S0|Mux4~0 ; |Lab4|SevenSegment:D7S0|Mux4~0 ; combout          ;
; |Lab4|SevenSegment:D7S0|Mux3~0 ; |Lab4|SevenSegment:D7S0|Mux3~0 ; combout          ;
; |Lab4|SevenSegment:D7S0|Mux2~0 ; |Lab4|SevenSegment:D7S0|Mux2~0 ; combout          ;
; |Lab4|SevenSegment:D7S0|Mux1~0 ; |Lab4|SevenSegment:D7S0|Mux1~0 ; combout          ;
; |Lab4|SevenSegment:D7S0|Mux0~0 ; |Lab4|SevenSegment:D7S0|Mux0~0 ; combout          ;
; |Lab4|state_counter[0]         ; |Lab4|state_counter[0]         ; regout           ;
; |Lab4|state_counter[1]         ; |Lab4|state_counter[1]         ; regout           ;
; |Lab4|SevenSegment:D7S4|Mux6~0 ; |Lab4|SevenSegment:D7S4|Mux6~0 ; combout          ;
; |Lab4|SevenSegment:D7S4|Mux4~0 ; |Lab4|SevenSegment:D7S4|Mux4~0 ; combout          ;
; |Lab4|SevenSegment:D7S4|Mux3~0 ; |Lab4|SevenSegment:D7S4|Mux3~0 ; combout          ;
; |Lab4|SevenSegment:D7S4|Mux2~0 ; |Lab4|SevenSegment:D7S4|Mux2~0 ; combout          ;
; |Lab4|SevenSegment:D7S4|Mux1~0 ; |Lab4|SevenSegment:D7S4|Mux1~0 ; combout          ;
; |Lab4|SevenSegment:D7S4|Mux0~0 ; |Lab4|SevenSegment:D7S4|Mux0~0 ; combout          ;
; |Lab4|Equal1~0                 ; |Lab4|Equal1~0                 ; combout          ;
; |Lab4|Equal2~0                 ; |Lab4|Equal2~0                 ; combout          ;
; |Lab4|Selector5~0              ; |Lab4|Selector5~0              ; combout          ;
; |Lab4|Selector9~0              ; |Lab4|Selector9~0              ; combout          ;
; |Lab4|Selector9~1              ; |Lab4|Selector9~1              ; combout          ;
; |Lab4|Selector4~0              ; |Lab4|Selector4~0              ; combout          ;
; |Lab4|Selector10~1             ; |Lab4|Selector10~1             ; combout          ;
; |Lab4|Selector6~0              ; |Lab4|Selector6~0              ; combout          ;
; |Lab4|Selector6~1              ; |Lab4|Selector6~1              ; combout          ;
; |Lab4|Selector11~1             ; |Lab4|Selector11~1             ; combout          ;
; |Lab4|Selector7~0              ; |Lab4|Selector7~0              ; combout          ;
; |Lab4|Selector8~0              ; |Lab4|Selector8~0              ; combout          ;
; |Lab4|mod_counter[2]           ; |Lab4|mod_counter[2]           ; regout           ;
; |Lab4|mod_counter[1]           ; |Lab4|mod_counter[1]           ; regout           ;
; |Lab4|Equal0~6                 ; |Lab4|Equal0~6                 ; combout          ;
; |Lab4|mod_counter[0]           ; |Lab4|mod_counter[0]           ; regout           ;
; |Lab4|OneHzModCLK~0            ; |Lab4|OneHzModCLK~0            ; combout          ;
; |Lab4|OneHzModCLK~1            ; |Lab4|OneHzModCLK~1            ; combout          ;
; |Lab4|Equal1~1                 ; |Lab4|Equal1~1                 ; combout          ;
; |Lab4|WideOr0~0                ; |Lab4|WideOr0~0                ; combout          ;
; |Lab4|WideOr17~0               ; |Lab4|WideOr17~0               ; combout          ;
; |Lab4|WideOr17~1               ; |Lab4|WideOr17~1               ; combout          ;
; |Lab4|state_counter~6          ; |Lab4|state_counter~6          ; combout          ;
; |Lab4|Add1~0                   ; |Lab4|Add1~0                   ; combout          ;
; |Lab4|state_counter~7          ; |Lab4|state_counter~7          ; combout          ;
; |Lab4|state_counter~8          ; |Lab4|state_counter~8          ; combout          ;
; |Lab4|state_counter~9          ; |Lab4|state_counter~9          ; combout          ;
; |Lab4|mod_counter~25           ; |Lab4|mod_counter~25           ; combout          ;
; |Lab4|mod_counter~26           ; |Lab4|mod_counter~26           ; combout          ;
; |Lab4|state_counter~11         ; |Lab4|state_counter~11         ; combout          ;
; |Lab4|state_counter[0]~12      ; |Lab4|state_counter[0]~12      ; combout          ;
; |Lab4|ledr[0]                  ; |Lab4|ledr[0]                  ; padio            ;
; |Lab4|ledr[11]                 ; |Lab4|ledr[11]                 ; padio            ;
; |Lab4|ledg[0]                  ; |Lab4|ledg[0]                  ; padio            ;
; |Lab4|ledg[1]                  ; |Lab4|ledg[1]                  ; padio            ;
; |Lab4|ledg[3]                  ; |Lab4|ledg[3]                  ; padio            ;
; |Lab4|ledg[7]                  ; |Lab4|ledg[7]                  ; padio            ;
; |Lab4|ledg[8]                  ; |Lab4|ledg[8]                  ; padio            ;
; |Lab4|hex0[0]                  ; |Lab4|hex0[0]                  ; padio            ;
; |Lab4|hex0[1]                  ; |Lab4|hex0[1]                  ; padio            ;
; |Lab4|hex0[2]                  ; |Lab4|hex0[2]                  ; padio            ;
; |Lab4|hex0[3]                  ; |Lab4|hex0[3]                  ; padio            ;
; |Lab4|hex0[4]                  ; |Lab4|hex0[4]                  ; padio            ;
; |Lab4|hex0[5]                  ; |Lab4|hex0[5]                  ; padio            ;
; |Lab4|hex0[6]                  ; |Lab4|hex0[6]                  ; padio            ;
; |Lab4|hex2[0]                  ; |Lab4|hex2[0]                  ; padio            ;
; |Lab4|hex2[2]                  ; |Lab4|hex2[2]                  ; padio            ;
; |Lab4|hex2[3]                  ; |Lab4|hex2[3]                  ; padio            ;
; |Lab4|hex2[4]                  ; |Lab4|hex2[4]                  ; padio            ;
; |Lab4|hex2[5]                  ; |Lab4|hex2[5]                  ; padio            ;
; |Lab4|hex2[6]                  ; |Lab4|hex2[6]                  ; padio            ;
; |Lab4|clock_50                 ; |Lab4|clock_50~corein          ; combout          ;
; |Lab4|OneHzModCLK~clkctrl      ; |Lab4|OneHzModCLK~clkctrl      ; outclk           ;
; |Lab4|clock_50~clkctrl         ; |Lab4|clock_50~clkctrl         ; outclk           ;
+--------------------------------+--------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                           ;
+--------------------------------+--------------------------------+------------------+
; Node Name                      ; Output Port Name               ; Output Port Type ;
+--------------------------------+--------------------------------+------------------+
; |Lab4|Add0~6                   ; |Lab4|Add0~7                   ; cout             ;
; |Lab4|Add0~8                   ; |Lab4|Add0~8                   ; combout          ;
; |Lab4|Add0~8                   ; |Lab4|Add0~9                   ; cout             ;
; |Lab4|Add0~10                  ; |Lab4|Add0~10                  ; combout          ;
; |Lab4|Add0~10                  ; |Lab4|Add0~11                  ; cout             ;
; |Lab4|Add0~12                  ; |Lab4|Add0~12                  ; combout          ;
; |Lab4|Add0~12                  ; |Lab4|Add0~13                  ; cout             ;
; |Lab4|Add0~14                  ; |Lab4|Add0~14                  ; combout          ;
; |Lab4|Add0~14                  ; |Lab4|Add0~15                  ; cout             ;
; |Lab4|Add0~16                  ; |Lab4|Add0~16                  ; combout          ;
; |Lab4|Add0~16                  ; |Lab4|Add0~17                  ; cout             ;
; |Lab4|Add0~18                  ; |Lab4|Add0~18                  ; combout          ;
; |Lab4|Add0~18                  ; |Lab4|Add0~19                  ; cout             ;
; |Lab4|Add0~20                  ; |Lab4|Add0~20                  ; combout          ;
; |Lab4|Add0~20                  ; |Lab4|Add0~21                  ; cout             ;
; |Lab4|Add0~22                  ; |Lab4|Add0~22                  ; combout          ;
; |Lab4|Add0~22                  ; |Lab4|Add0~23                  ; cout             ;
; |Lab4|Add0~24                  ; |Lab4|Add0~24                  ; combout          ;
; |Lab4|Add0~24                  ; |Lab4|Add0~25                  ; cout             ;
; |Lab4|Add0~26                  ; |Lab4|Add0~26                  ; combout          ;
; |Lab4|Add0~26                  ; |Lab4|Add0~27                  ; cout             ;
; |Lab4|Add0~28                  ; |Lab4|Add0~28                  ; combout          ;
; |Lab4|Add0~28                  ; |Lab4|Add0~29                  ; cout             ;
; |Lab4|Add0~30                  ; |Lab4|Add0~30                  ; combout          ;
; |Lab4|Add0~30                  ; |Lab4|Add0~31                  ; cout             ;
; |Lab4|Add0~32                  ; |Lab4|Add0~32                  ; combout          ;
; |Lab4|Add0~32                  ; |Lab4|Add0~33                  ; cout             ;
; |Lab4|Add0~34                  ; |Lab4|Add0~34                  ; combout          ;
; |Lab4|Add0~34                  ; |Lab4|Add0~35                  ; cout             ;
; |Lab4|Add0~36                  ; |Lab4|Add0~36                  ; combout          ;
; |Lab4|Add0~36                  ; |Lab4|Add0~37                  ; cout             ;
; |Lab4|Add0~38                  ; |Lab4|Add0~38                  ; combout          ;
; |Lab4|Add0~38                  ; |Lab4|Add0~39                  ; cout             ;
; |Lab4|Add0~40                  ; |Lab4|Add0~40                  ; combout          ;
; |Lab4|Add0~40                  ; |Lab4|Add0~41                  ; cout             ;
; |Lab4|Add0~42                  ; |Lab4|Add0~42                  ; combout          ;
; |Lab4|Add0~42                  ; |Lab4|Add0~43                  ; cout             ;
; |Lab4|Add0~44                  ; |Lab4|Add0~44                  ; combout          ;
; |Lab4|Add0~44                  ; |Lab4|Add0~45                  ; cout             ;
; |Lab4|Add0~46                  ; |Lab4|Add0~46                  ; combout          ;
; |Lab4|Add0~46                  ; |Lab4|Add0~47                  ; cout             ;
; |Lab4|Add0~48                  ; |Lab4|Add0~48                  ; combout          ;
; |Lab4|state.STATE6             ; |Lab4|state.STATE6             ; regout           ;
; |Lab4|state.STATE7             ; |Lab4|state.STATE7             ; regout           ;
; |Lab4|state_counter[2]         ; |Lab4|state_counter[2]         ; regout           ;
; |Lab4|state_counter[3]         ; |Lab4|state_counter[3]         ; regout           ;
; |Lab4|SevenSegment:D7S4|Mux5~0 ; |Lab4|SevenSegment:D7S4|Mux5~0 ; combout          ;
; |Lab4|waitCounterNS[0]         ; |Lab4|waitCounterNS[0]         ; regout           ;
; |Lab4|waitCounterNS[1]         ; |Lab4|waitCounterNS[1]         ; regout           ;
; |Lab4|waitCounterNS[2]         ; |Lab4|waitCounterNS[2]         ; regout           ;
; |Lab4|waitCounterNS[3]         ; |Lab4|waitCounterNS[3]         ; regout           ;
; |Lab4|SevenSegment:D7S2|Mux6~0 ; |Lab4|SevenSegment:D7S2|Mux6~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux5~0 ; |Lab4|SevenSegment:D7S2|Mux5~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux4~0 ; |Lab4|SevenSegment:D7S2|Mux4~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux3~0 ; |Lab4|SevenSegment:D7S2|Mux3~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux2~0 ; |Lab4|SevenSegment:D7S2|Mux2~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux1~0 ; |Lab4|SevenSegment:D7S2|Mux1~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux0~0 ; |Lab4|SevenSegment:D7S2|Mux0~0 ; combout          ;
; |Lab4|waitCounterEW[0]         ; |Lab4|waitCounterEW[0]         ; regout           ;
; |Lab4|waitCounterEW[1]         ; |Lab4|waitCounterEW[1]         ; regout           ;
; |Lab4|waitCounterEW[2]         ; |Lab4|waitCounterEW[2]         ; regout           ;
; |Lab4|waitCounterEW[3]         ; |Lab4|waitCounterEW[3]         ; regout           ;
; |Lab4|SevenSegment:D7S3|Mux6~0 ; |Lab4|SevenSegment:D7S3|Mux6~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux5~0 ; |Lab4|SevenSegment:D7S3|Mux5~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux4~0 ; |Lab4|SevenSegment:D7S3|Mux4~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux3~0 ; |Lab4|SevenSegment:D7S3|Mux3~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux2~0 ; |Lab4|SevenSegment:D7S3|Mux2~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux1~0 ; |Lab4|SevenSegment:D7S3|Mux1~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux0~0 ; |Lab4|SevenSegment:D7S3|Mux0~0 ; combout          ;
; |Lab4|Equal3~0                 ; |Lab4|Equal3~0                 ; combout          ;
; |Lab4|Selector11~0             ; |Lab4|Selector11~0             ; combout          ;
; |Lab4|Selector10~0             ; |Lab4|Selector10~0             ; combout          ;
; |Lab4|Selector10~2             ; |Lab4|Selector10~2             ; combout          ;
; |Lab4|Selector11~2             ; |Lab4|Selector11~2             ; combout          ;
; |Lab4|mod_counter[24]          ; |Lab4|mod_counter[24]          ; regout           ;
; |Lab4|mod_counter[23]          ; |Lab4|mod_counter[23]          ; regout           ;
; |Lab4|mod_counter[22]          ; |Lab4|mod_counter[22]          ; regout           ;
; |Lab4|mod_counter[21]          ; |Lab4|mod_counter[21]          ; regout           ;
; |Lab4|Equal0~0                 ; |Lab4|Equal0~0                 ; combout          ;
; |Lab4|mod_counter[20]          ; |Lab4|mod_counter[20]          ; regout           ;
; |Lab4|mod_counter[19]          ; |Lab4|mod_counter[19]          ; regout           ;
; |Lab4|mod_counter[18]          ; |Lab4|mod_counter[18]          ; regout           ;
; |Lab4|mod_counter[17]          ; |Lab4|mod_counter[17]          ; regout           ;
; |Lab4|Equal0~1                 ; |Lab4|Equal0~1                 ; combout          ;
; |Lab4|mod_counter[16]          ; |Lab4|mod_counter[16]          ; regout           ;
; |Lab4|mod_counter[15]          ; |Lab4|mod_counter[15]          ; regout           ;
; |Lab4|mod_counter[14]          ; |Lab4|mod_counter[14]          ; regout           ;
; |Lab4|mod_counter[13]          ; |Lab4|mod_counter[13]          ; regout           ;
; |Lab4|Equal0~2                 ; |Lab4|Equal0~2                 ; combout          ;
; |Lab4|mod_counter[12]          ; |Lab4|mod_counter[12]          ; regout           ;
; |Lab4|mod_counter[11]          ; |Lab4|mod_counter[11]          ; regout           ;
; |Lab4|mod_counter[10]          ; |Lab4|mod_counter[10]          ; regout           ;
; |Lab4|mod_counter[9]           ; |Lab4|mod_counter[9]           ; regout           ;
; |Lab4|Equal0~3                 ; |Lab4|Equal0~3                 ; combout          ;
; |Lab4|Equal0~4                 ; |Lab4|Equal0~4                 ; combout          ;
; |Lab4|mod_counter[8]           ; |Lab4|mod_counter[8]           ; regout           ;
; |Lab4|mod_counter[7]           ; |Lab4|mod_counter[7]           ; regout           ;
; |Lab4|mod_counter[6]           ; |Lab4|mod_counter[6]           ; regout           ;
; |Lab4|mod_counter[5]           ; |Lab4|mod_counter[5]           ; regout           ;
; |Lab4|Equal0~5                 ; |Lab4|Equal0~5                 ; combout          ;
; |Lab4|mod_counter[4]           ; |Lab4|mod_counter[4]           ; regout           ;
; |Lab4|mod_counter[3]           ; |Lab4|mod_counter[3]           ; regout           ;
; |Lab4|WideOr17~2               ; |Lab4|WideOr17~2               ; combout          ;
; |Lab4|state_counter~10         ; |Lab4|state_counter~10         ; combout          ;
; |Lab4|RedTimeRecoder~21        ; |Lab4|RedTimeRecoder~21        ; combout          ;
; |Lab4|waitCounterNS~6          ; |Lab4|waitCounterNS~6          ; combout          ;
; |Lab4|waitCounterNS~7          ; |Lab4|waitCounterNS~7          ; combout          ;
; |Lab4|Add2~0                   ; |Lab4|Add2~0                   ; combout          ;
; |Lab4|waitCounterNS~8          ; |Lab4|waitCounterNS~8          ; combout          ;
; |Lab4|waitCounterEW~6          ; |Lab4|waitCounterEW~6          ; combout          ;
; |Lab4|RedTimeRecoder~22        ; |Lab4|RedTimeRecoder~22        ; combout          ;
; |Lab4|waitCounterEW~7          ; |Lab4|waitCounterEW~7          ; combout          ;
; |Lab4|Add3~0                   ; |Lab4|Add3~0                   ; combout          ;
; |Lab4|waitCounterEW~8          ; |Lab4|waitCounterEW~8          ; combout          ;
; |Lab4|waitCounterNS~9          ; |Lab4|waitCounterNS~9          ; combout          ;
; |Lab4|waitCounterEW~9          ; |Lab4|waitCounterEW~9          ; combout          ;
; |Lab4|ledr[1]                  ; |Lab4|ledr[1]                  ; padio            ;
; |Lab4|ledr[2]                  ; |Lab4|ledr[2]                  ; padio            ;
; |Lab4|ledr[3]                  ; |Lab4|ledr[3]                  ; padio            ;
; |Lab4|ledr[4]                  ; |Lab4|ledr[4]                  ; padio            ;
; |Lab4|ledr[5]                  ; |Lab4|ledr[5]                  ; padio            ;
; |Lab4|ledr[6]                  ; |Lab4|ledr[6]                  ; padio            ;
; |Lab4|ledr[7]                  ; |Lab4|ledr[7]                  ; padio            ;
; |Lab4|ledr[8]                  ; |Lab4|ledr[8]                  ; padio            ;
; |Lab4|ledr[9]                  ; |Lab4|ledr[9]                  ; padio            ;
; |Lab4|ledr[10]                 ; |Lab4|ledr[10]                 ; padio            ;
; |Lab4|ledr[12]                 ; |Lab4|ledr[12]                 ; padio            ;
; |Lab4|ledr[13]                 ; |Lab4|ledr[13]                 ; padio            ;
; |Lab4|ledr[14]                 ; |Lab4|ledr[14]                 ; padio            ;
; |Lab4|ledr[15]                 ; |Lab4|ledr[15]                 ; padio            ;
; |Lab4|ledr[16]                 ; |Lab4|ledr[16]                 ; padio            ;
; |Lab4|ledr[17]                 ; |Lab4|ledr[17]                 ; padio            ;
; |Lab4|ledg[2]                  ; |Lab4|ledg[2]                  ; padio            ;
; |Lab4|ledg[4]                  ; |Lab4|ledg[4]                  ; padio            ;
; |Lab4|ledg[5]                  ; |Lab4|ledg[5]                  ; padio            ;
; |Lab4|ledg[6]                  ; |Lab4|ledg[6]                  ; padio            ;
; |Lab4|hex2[1]                  ; |Lab4|hex2[1]                  ; padio            ;
; |Lab4|hex4[0]                  ; |Lab4|hex4[0]                  ; padio            ;
; |Lab4|hex4[1]                  ; |Lab4|hex4[1]                  ; padio            ;
; |Lab4|hex4[2]                  ; |Lab4|hex4[2]                  ; padio            ;
; |Lab4|hex4[3]                  ; |Lab4|hex4[3]                  ; padio            ;
; |Lab4|hex4[4]                  ; |Lab4|hex4[4]                  ; padio            ;
; |Lab4|hex4[5]                  ; |Lab4|hex4[5]                  ; padio            ;
; |Lab4|hex4[6]                  ; |Lab4|hex4[6]                  ; padio            ;
; |Lab4|hex6[0]                  ; |Lab4|hex6[0]                  ; padio            ;
; |Lab4|hex6[1]                  ; |Lab4|hex6[1]                  ; padio            ;
; |Lab4|hex6[2]                  ; |Lab4|hex6[2]                  ; padio            ;
; |Lab4|hex6[3]                  ; |Lab4|hex6[3]                  ; padio            ;
; |Lab4|hex6[4]                  ; |Lab4|hex6[4]                  ; padio            ;
; |Lab4|hex6[5]                  ; |Lab4|hex6[5]                  ; padio            ;
; |Lab4|hex6[6]                  ; |Lab4|hex6[6]                  ; padio            ;
; |Lab4|sw[14]                   ; |Lab4|sw[14]~corein            ; combout          ;
; |Lab4|sw[15]                   ; |Lab4|sw[15]~corein            ; combout          ;
; |Lab4|sw[16]                   ; |Lab4|sw[16]~corein            ; combout          ;
; |Lab4|sw[17]                   ; |Lab4|sw[17]~corein            ; combout          ;
+--------------------------------+--------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                           ;
+--------------------------------+--------------------------------+------------------+
; Node Name                      ; Output Port Name               ; Output Port Type ;
+--------------------------------+--------------------------------+------------------+
; |Lab4|Add0~6                   ; |Lab4|Add0~7                   ; cout             ;
; |Lab4|Add0~8                   ; |Lab4|Add0~8                   ; combout          ;
; |Lab4|Add0~8                   ; |Lab4|Add0~9                   ; cout             ;
; |Lab4|Add0~10                  ; |Lab4|Add0~10                  ; combout          ;
; |Lab4|Add0~10                  ; |Lab4|Add0~11                  ; cout             ;
; |Lab4|Add0~12                  ; |Lab4|Add0~12                  ; combout          ;
; |Lab4|Add0~12                  ; |Lab4|Add0~13                  ; cout             ;
; |Lab4|Add0~14                  ; |Lab4|Add0~14                  ; combout          ;
; |Lab4|Add0~14                  ; |Lab4|Add0~15                  ; cout             ;
; |Lab4|Add0~16                  ; |Lab4|Add0~16                  ; combout          ;
; |Lab4|Add0~16                  ; |Lab4|Add0~17                  ; cout             ;
; |Lab4|Add0~18                  ; |Lab4|Add0~18                  ; combout          ;
; |Lab4|Add0~18                  ; |Lab4|Add0~19                  ; cout             ;
; |Lab4|Add0~20                  ; |Lab4|Add0~20                  ; combout          ;
; |Lab4|Add0~20                  ; |Lab4|Add0~21                  ; cout             ;
; |Lab4|Add0~22                  ; |Lab4|Add0~22                  ; combout          ;
; |Lab4|Add0~22                  ; |Lab4|Add0~23                  ; cout             ;
; |Lab4|Add0~24                  ; |Lab4|Add0~24                  ; combout          ;
; |Lab4|Add0~24                  ; |Lab4|Add0~25                  ; cout             ;
; |Lab4|Add0~26                  ; |Lab4|Add0~26                  ; combout          ;
; |Lab4|Add0~26                  ; |Lab4|Add0~27                  ; cout             ;
; |Lab4|Add0~28                  ; |Lab4|Add0~28                  ; combout          ;
; |Lab4|Add0~28                  ; |Lab4|Add0~29                  ; cout             ;
; |Lab4|Add0~30                  ; |Lab4|Add0~30                  ; combout          ;
; |Lab4|Add0~30                  ; |Lab4|Add0~31                  ; cout             ;
; |Lab4|Add0~32                  ; |Lab4|Add0~32                  ; combout          ;
; |Lab4|Add0~32                  ; |Lab4|Add0~33                  ; cout             ;
; |Lab4|Add0~34                  ; |Lab4|Add0~34                  ; combout          ;
; |Lab4|Add0~34                  ; |Lab4|Add0~35                  ; cout             ;
; |Lab4|Add0~36                  ; |Lab4|Add0~36                  ; combout          ;
; |Lab4|Add0~36                  ; |Lab4|Add0~37                  ; cout             ;
; |Lab4|Add0~38                  ; |Lab4|Add0~38                  ; combout          ;
; |Lab4|Add0~38                  ; |Lab4|Add0~39                  ; cout             ;
; |Lab4|Add0~40                  ; |Lab4|Add0~40                  ; combout          ;
; |Lab4|Add0~40                  ; |Lab4|Add0~41                  ; cout             ;
; |Lab4|Add0~42                  ; |Lab4|Add0~42                  ; combout          ;
; |Lab4|Add0~42                  ; |Lab4|Add0~43                  ; cout             ;
; |Lab4|Add0~44                  ; |Lab4|Add0~44                  ; combout          ;
; |Lab4|Add0~44                  ; |Lab4|Add0~45                  ; cout             ;
; |Lab4|Add0~46                  ; |Lab4|Add0~46                  ; combout          ;
; |Lab4|Add0~46                  ; |Lab4|Add0~47                  ; cout             ;
; |Lab4|Add0~48                  ; |Lab4|Add0~48                  ; combout          ;
; |Lab4|state.STATE6             ; |Lab4|state.STATE6             ; regout           ;
; |Lab4|state.STATE7             ; |Lab4|state.STATE7             ; regout           ;
; |Lab4|state_counter[2]         ; |Lab4|state_counter[2]         ; regout           ;
; |Lab4|state_counter[3]         ; |Lab4|state_counter[3]         ; regout           ;
; |Lab4|SevenSegment:D7S4|Mux5~0 ; |Lab4|SevenSegment:D7S4|Mux5~0 ; combout          ;
; |Lab4|waitCounterNS[0]         ; |Lab4|waitCounterNS[0]         ; regout           ;
; |Lab4|waitCounterNS[1]         ; |Lab4|waitCounterNS[1]         ; regout           ;
; |Lab4|waitCounterNS[2]         ; |Lab4|waitCounterNS[2]         ; regout           ;
; |Lab4|waitCounterNS[3]         ; |Lab4|waitCounterNS[3]         ; regout           ;
; |Lab4|SevenSegment:D7S2|Mux6~0 ; |Lab4|SevenSegment:D7S2|Mux6~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux5~0 ; |Lab4|SevenSegment:D7S2|Mux5~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux4~0 ; |Lab4|SevenSegment:D7S2|Mux4~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux3~0 ; |Lab4|SevenSegment:D7S2|Mux3~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux2~0 ; |Lab4|SevenSegment:D7S2|Mux2~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux1~0 ; |Lab4|SevenSegment:D7S2|Mux1~0 ; combout          ;
; |Lab4|SevenSegment:D7S2|Mux0~0 ; |Lab4|SevenSegment:D7S2|Mux0~0 ; combout          ;
; |Lab4|waitCounterEW[0]         ; |Lab4|waitCounterEW[0]         ; regout           ;
; |Lab4|waitCounterEW[1]         ; |Lab4|waitCounterEW[1]         ; regout           ;
; |Lab4|waitCounterEW[2]         ; |Lab4|waitCounterEW[2]         ; regout           ;
; |Lab4|waitCounterEW[3]         ; |Lab4|waitCounterEW[3]         ; regout           ;
; |Lab4|SevenSegment:D7S3|Mux6~0 ; |Lab4|SevenSegment:D7S3|Mux6~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux5~0 ; |Lab4|SevenSegment:D7S3|Mux5~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux4~0 ; |Lab4|SevenSegment:D7S3|Mux4~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux3~0 ; |Lab4|SevenSegment:D7S3|Mux3~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux2~0 ; |Lab4|SevenSegment:D7S3|Mux2~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux1~0 ; |Lab4|SevenSegment:D7S3|Mux1~0 ; combout          ;
; |Lab4|SevenSegment:D7S3|Mux0~0 ; |Lab4|SevenSegment:D7S3|Mux0~0 ; combout          ;
; |Lab4|Equal3~0                 ; |Lab4|Equal3~0                 ; combout          ;
; |Lab4|Selector11~0             ; |Lab4|Selector11~0             ; combout          ;
; |Lab4|Selector10~0             ; |Lab4|Selector10~0             ; combout          ;
; |Lab4|Selector10~2             ; |Lab4|Selector10~2             ; combout          ;
; |Lab4|Selector11~2             ; |Lab4|Selector11~2             ; combout          ;
; |Lab4|mod_counter[24]          ; |Lab4|mod_counter[24]          ; regout           ;
; |Lab4|mod_counter[23]          ; |Lab4|mod_counter[23]          ; regout           ;
; |Lab4|mod_counter[22]          ; |Lab4|mod_counter[22]          ; regout           ;
; |Lab4|mod_counter[21]          ; |Lab4|mod_counter[21]          ; regout           ;
; |Lab4|Equal0~0                 ; |Lab4|Equal0~0                 ; combout          ;
; |Lab4|mod_counter[20]          ; |Lab4|mod_counter[20]          ; regout           ;
; |Lab4|mod_counter[19]          ; |Lab4|mod_counter[19]          ; regout           ;
; |Lab4|mod_counter[18]          ; |Lab4|mod_counter[18]          ; regout           ;
; |Lab4|mod_counter[17]          ; |Lab4|mod_counter[17]          ; regout           ;
; |Lab4|Equal0~1                 ; |Lab4|Equal0~1                 ; combout          ;
; |Lab4|mod_counter[16]          ; |Lab4|mod_counter[16]          ; regout           ;
; |Lab4|mod_counter[15]          ; |Lab4|mod_counter[15]          ; regout           ;
; |Lab4|mod_counter[14]          ; |Lab4|mod_counter[14]          ; regout           ;
; |Lab4|mod_counter[13]          ; |Lab4|mod_counter[13]          ; regout           ;
; |Lab4|Equal0~2                 ; |Lab4|Equal0~2                 ; combout          ;
; |Lab4|mod_counter[12]          ; |Lab4|mod_counter[12]          ; regout           ;
; |Lab4|mod_counter[11]          ; |Lab4|mod_counter[11]          ; regout           ;
; |Lab4|mod_counter[10]          ; |Lab4|mod_counter[10]          ; regout           ;
; |Lab4|mod_counter[9]           ; |Lab4|mod_counter[9]           ; regout           ;
; |Lab4|Equal0~3                 ; |Lab4|Equal0~3                 ; combout          ;
; |Lab4|Equal0~4                 ; |Lab4|Equal0~4                 ; combout          ;
; |Lab4|mod_counter[8]           ; |Lab4|mod_counter[8]           ; regout           ;
; |Lab4|mod_counter[7]           ; |Lab4|mod_counter[7]           ; regout           ;
; |Lab4|mod_counter[6]           ; |Lab4|mod_counter[6]           ; regout           ;
; |Lab4|mod_counter[5]           ; |Lab4|mod_counter[5]           ; regout           ;
; |Lab4|Equal0~5                 ; |Lab4|Equal0~5                 ; combout          ;
; |Lab4|mod_counter[4]           ; |Lab4|mod_counter[4]           ; regout           ;
; |Lab4|mod_counter[3]           ; |Lab4|mod_counter[3]           ; regout           ;
; |Lab4|WideOr17~2               ; |Lab4|WideOr17~2               ; combout          ;
; |Lab4|state_counter~10         ; |Lab4|state_counter~10         ; combout          ;
; |Lab4|RedTimeRecoder~21        ; |Lab4|RedTimeRecoder~21        ; combout          ;
; |Lab4|waitCounterNS~6          ; |Lab4|waitCounterNS~6          ; combout          ;
; |Lab4|waitCounterNS~7          ; |Lab4|waitCounterNS~7          ; combout          ;
; |Lab4|Add2~0                   ; |Lab4|Add2~0                   ; combout          ;
; |Lab4|waitCounterNS~8          ; |Lab4|waitCounterNS~8          ; combout          ;
; |Lab4|waitCounterEW~6          ; |Lab4|waitCounterEW~6          ; combout          ;
; |Lab4|RedTimeRecoder~22        ; |Lab4|RedTimeRecoder~22        ; combout          ;
; |Lab4|waitCounterEW~7          ; |Lab4|waitCounterEW~7          ; combout          ;
; |Lab4|Add3~0                   ; |Lab4|Add3~0                   ; combout          ;
; |Lab4|waitCounterEW~8          ; |Lab4|waitCounterEW~8          ; combout          ;
; |Lab4|waitCounterNS~9          ; |Lab4|waitCounterNS~9          ; combout          ;
; |Lab4|waitCounterEW~9          ; |Lab4|waitCounterEW~9          ; combout          ;
; |Lab4|ledr[1]                  ; |Lab4|ledr[1]                  ; padio            ;
; |Lab4|ledr[2]                  ; |Lab4|ledr[2]                  ; padio            ;
; |Lab4|ledr[3]                  ; |Lab4|ledr[3]                  ; padio            ;
; |Lab4|ledr[4]                  ; |Lab4|ledr[4]                  ; padio            ;
; |Lab4|ledr[5]                  ; |Lab4|ledr[5]                  ; padio            ;
; |Lab4|ledr[6]                  ; |Lab4|ledr[6]                  ; padio            ;
; |Lab4|ledr[7]                  ; |Lab4|ledr[7]                  ; padio            ;
; |Lab4|ledr[8]                  ; |Lab4|ledr[8]                  ; padio            ;
; |Lab4|ledr[9]                  ; |Lab4|ledr[9]                  ; padio            ;
; |Lab4|ledr[10]                 ; |Lab4|ledr[10]                 ; padio            ;
; |Lab4|ledr[12]                 ; |Lab4|ledr[12]                 ; padio            ;
; |Lab4|ledr[13]                 ; |Lab4|ledr[13]                 ; padio            ;
; |Lab4|ledr[14]                 ; |Lab4|ledr[14]                 ; padio            ;
; |Lab4|ledr[15]                 ; |Lab4|ledr[15]                 ; padio            ;
; |Lab4|ledr[16]                 ; |Lab4|ledr[16]                 ; padio            ;
; |Lab4|ledr[17]                 ; |Lab4|ledr[17]                 ; padio            ;
; |Lab4|ledg[2]                  ; |Lab4|ledg[2]                  ; padio            ;
; |Lab4|ledg[4]                  ; |Lab4|ledg[4]                  ; padio            ;
; |Lab4|ledg[5]                  ; |Lab4|ledg[5]                  ; padio            ;
; |Lab4|ledg[6]                  ; |Lab4|ledg[6]                  ; padio            ;
; |Lab4|hex2[1]                  ; |Lab4|hex2[1]                  ; padio            ;
; |Lab4|hex4[0]                  ; |Lab4|hex4[0]                  ; padio            ;
; |Lab4|hex4[1]                  ; |Lab4|hex4[1]                  ; padio            ;
; |Lab4|hex4[2]                  ; |Lab4|hex4[2]                  ; padio            ;
; |Lab4|hex4[3]                  ; |Lab4|hex4[3]                  ; padio            ;
; |Lab4|hex4[4]                  ; |Lab4|hex4[4]                  ; padio            ;
; |Lab4|hex4[5]                  ; |Lab4|hex4[5]                  ; padio            ;
; |Lab4|hex4[6]                  ; |Lab4|hex4[6]                  ; padio            ;
; |Lab4|hex6[0]                  ; |Lab4|hex6[0]                  ; padio            ;
; |Lab4|hex6[1]                  ; |Lab4|hex6[1]                  ; padio            ;
; |Lab4|hex6[2]                  ; |Lab4|hex6[2]                  ; padio            ;
; |Lab4|hex6[3]                  ; |Lab4|hex6[3]                  ; padio            ;
; |Lab4|hex6[4]                  ; |Lab4|hex6[4]                  ; padio            ;
; |Lab4|hex6[5]                  ; |Lab4|hex6[5]                  ; padio            ;
; |Lab4|hex6[6]                  ; |Lab4|hex6[6]                  ; padio            ;
; |Lab4|sw[14]                   ; |Lab4|sw[14]~corein            ; combout          ;
; |Lab4|sw[15]                   ; |Lab4|sw[15]~corein            ; combout          ;
; |Lab4|sw[16]                   ; |Lab4|sw[16]~corein            ; combout          ;
; |Lab4|sw[17]                   ; |Lab4|sw[17]~corein            ; combout          ;
+--------------------------------+--------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Mar 28 10:18:16 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off LAB4 -c LAB4
Info: Using vector source file "N:/ECE124/lab 4/LAB4.vwf"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[0]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[1]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[2]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[3]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[4]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[5]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[6]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[7]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[8]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[9]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[10]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[11]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[12]"
Warning: Can't find signal in vector source file for input pin "|Lab4|sw[13]"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      36.99 %
Info: Number of transitions in simulation is 3902
Info: Quartus II Simulator was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Mon Mar 28 10:18:17 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


