#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f7f7fa58550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f7f7fa556c0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x7f7f7fa69c50_0 .net "active", 0 0, v0x7f7f7fa67fe0_0;  1 drivers
v0x7f7f7fa69d00_0 .var "clk", 0 0;
v0x7f7f7fa69d90_0 .var "clk_enable", 0 0;
v0x7f7f7fa69e20_0 .net "data_address", 31 0, L_0x7f7f7fa6d630;  1 drivers
v0x7f7f7fa69eb0_0 .net "data_read", 0 0, L_0x7f7f7fa6c270;  1 drivers
v0x7f7f7fa69f80_0 .var "data_readdata", 31 0;
v0x7f7f7fa6a010_0 .net "data_write", 0 0, L_0x7f7f7fa6c200;  1 drivers
v0x7f7f7fa6a0c0_0 .net "data_writedata", 31 0, L_0x7f7f7fa6cfe0;  1 drivers
v0x7f7f7fa6a170_0 .net "instr_address", 31 0, L_0x7f7f7f909600;  1 drivers
v0x7f7f7fa6a2a0_0 .var "instr_readdata", 31 0;
v0x7f7f7fa6a330_0 .net "register_v0", 31 0, L_0x7f7f7fa6cf70;  1 drivers
v0x7f7f7fa6a400_0 .var "reset", 0 0;
S_0x7f7f7fa3d320 .scope module, "dut" "mips_cpu_harvard" 3 59, 4 1 0, S_0x7f7f7fa556c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7f7f7fa6c200 .functor BUFZ 1, L_0x7f7f7fa6bd90, C4<0>, C4<0>, C4<0>;
L_0x7f7f7fa6c270 .functor BUFZ 1, L_0x7f7f7fa6bcf0, C4<0>, C4<0>, C4<0>;
L_0x7f7f7fa6c960 .functor BUFZ 1, L_0x7f7f7fa6bbc0, C4<0>, C4<0>, C4<0>;
L_0x7f7f7fa6cfe0 .functor BUFZ 32, L_0x7f7f7fa6ce80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f7f7fa6d170 .functor BUFZ 32, L_0x7f7f7fa6cbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f7f7fa6d630 .functor BUFZ 32, v0x7f7f7fa63d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f7f7e5048a0 .functor OR 1, L_0x7f7f7e504420, L_0x7f7f7e5047c0, C4<0>, C4<0>;
L_0x7f7f7f904d30 .functor AND 1, L_0x7f7f7f904e90, L_0x7f7f7f909940, C4<1>, C4<1>;
L_0x7f7f7f909600 .functor BUFZ 32, v0x7f7f7fa65a80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7f7fa671c0_0 .net *"_ivl_11", 4 0, L_0x7f7f7fa6c560;  1 drivers
v0x7f7f7fa67250_0 .net *"_ivl_13", 4 0, L_0x7f7f7fa6c600;  1 drivers
L_0x7f7f7e763200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa672e0_0 .net/2u *"_ivl_26", 15 0, L_0x7f7f7e763200;  1 drivers
v0x7f7f7fa67370_0 .net *"_ivl_29", 15 0, L_0x7f7f7fa6d220;  1 drivers
L_0x7f7f7e763290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa67400_0 .net/2u *"_ivl_36", 31 0, L_0x7f7f7e763290;  1 drivers
v0x7f7f7fa674b0_0 .net *"_ivl_40", 31 0, L_0x7f7f7e5042d0;  1 drivers
L_0x7f7f7e7632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa67560_0 .net *"_ivl_43", 25 0, L_0x7f7f7e7632d8;  1 drivers
L_0x7f7f7e763320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa67610_0 .net/2u *"_ivl_44", 31 0, L_0x7f7f7e763320;  1 drivers
v0x7f7f7fa676c0_0 .net *"_ivl_46", 0 0, L_0x7f7f7e504420;  1 drivers
v0x7f7f7fa677d0_0 .net *"_ivl_48", 31 0, L_0x7f7f7e504540;  1 drivers
L_0x7f7f7e763368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa67870_0 .net *"_ivl_51", 25 0, L_0x7f7f7e763368;  1 drivers
L_0x7f7f7e7633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa67920_0 .net/2u *"_ivl_52", 31 0, L_0x7f7f7e7633b0;  1 drivers
v0x7f7f7fa679d0_0 .net *"_ivl_54", 0 0, L_0x7f7f7e5047c0;  1 drivers
v0x7f7f7fa67a70_0 .net *"_ivl_58", 31 0, L_0x7f7f7e5049d0;  1 drivers
L_0x7f7f7e7633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa67b20_0 .net *"_ivl_61", 25 0, L_0x7f7f7e7633f8;  1 drivers
L_0x7f7f7e763440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa67bd0_0 .net/2u *"_ivl_62", 31 0, L_0x7f7f7e763440;  1 drivers
v0x7f7f7fa67c80_0 .net *"_ivl_64", 0 0, L_0x7f7f7f904e90;  1 drivers
v0x7f7f7fa67e10_0 .net *"_ivl_67", 5 0, L_0x7f7f7f904f30;  1 drivers
L_0x7f7f7e763488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa67ea0_0 .net/2u *"_ivl_68", 5 0, L_0x7f7f7e763488;  1 drivers
v0x7f7f7fa67f40_0 .net *"_ivl_70", 0 0, L_0x7f7f7f909940;  1 drivers
v0x7f7f7fa67fe0_0 .var "active", 0 0;
v0x7f7f7fa68080_0 .net "alu_control_out", 3 0, v0x7f7f7fa641e0_0;  1 drivers
v0x7f7f7fa68160_0 .net "alu_fcode", 5 0, L_0x7f7f7fa6d090;  1 drivers
v0x7f7f7fa681f0_0 .net "alu_op", 1 0, L_0x7f7f7fa6c060;  1 drivers
v0x7f7f7fa68280_0 .net "alu_op1", 31 0, L_0x7f7f7fa6d170;  1 drivers
v0x7f7f7fa68310_0 .net "alu_op2", 31 0, L_0x7f7f7fa6d4b0;  1 drivers
v0x7f7f7fa683a0_0 .net "alu_out", 31 0, v0x7f7f7fa63d90_0;  1 drivers
v0x7f7f7fa68450_0 .net "alu_src", 0 0, L_0x7f7f7fa6b9e0;  1 drivers
v0x7f7f7fa68500_0 .net "alu_z_flag", 0 0, L_0x7f7f7fa6d720;  1 drivers
v0x7f7f7fa685b0_0 .net "branch", 0 0, L_0x7f7f7fa6be40;  1 drivers
v0x7f7f7fa68660_0 .net "clk", 0 0, v0x7f7f7fa69d00_0;  1 drivers
v0x7f7f7fa68730_0 .net "clk_enable", 0 0, v0x7f7f7fa69d90_0;  1 drivers
v0x7f7f7fa687c0_0 .net "curr_addr", 31 0, v0x7f7f7fa65a80_0;  1 drivers
v0x7f7f7fa67d30_0 .net "curr_addr_p4", 31 0, L_0x7f7f7e504130;  1 drivers
v0x7f7f7fa68a50_0 .net "data_address", 31 0, L_0x7f7f7fa6d630;  alias, 1 drivers
v0x7f7f7fa68ae0_0 .net "data_read", 0 0, L_0x7f7f7fa6c270;  alias, 1 drivers
v0x7f7f7fa68b70_0 .net "data_readdata", 31 0, v0x7f7f7fa69f80_0;  1 drivers
v0x7f7f7fa68c00_0 .net "data_write", 0 0, L_0x7f7f7fa6c200;  alias, 1 drivers
v0x7f7f7fa68c90_0 .net "data_writedata", 31 0, L_0x7f7f7fa6cfe0;  alias, 1 drivers
v0x7f7f7fa68d20_0 .net "instr_address", 31 0, L_0x7f7f7f909600;  alias, 1 drivers
v0x7f7f7fa68dd0_0 .net "instr_opcode", 5 0, L_0x7f7f7fa6b1d0;  1 drivers
v0x7f7f7fa68e90_0 .net "instr_readdata", 31 0, v0x7f7f7fa6a2a0_0;  1 drivers
v0x7f7f7fa68f30_0 .net "j_type", 0 0, L_0x7f7f7e5048a0;  1 drivers
v0x7f7f7fa68fd0_0 .net "jr_type", 0 0, L_0x7f7f7f904d30;  1 drivers
v0x7f7f7fa69070_0 .net "mem_read", 0 0, L_0x7f7f7fa6bcf0;  1 drivers
v0x7f7f7fa69120_0 .net "mem_to_reg", 0 0, L_0x7f7f7fa6bb10;  1 drivers
v0x7f7f7fa691d0_0 .net "mem_write", 0 0, L_0x7f7f7fa6bd90;  1 drivers
v0x7f7f7fa69280_0 .var "next_instr_addr", 31 0;
v0x7f7f7fa69330_0 .net "offset", 31 0, L_0x7f7f7fa6d410;  1 drivers
v0x7f7f7fa693c0_0 .net "reg_a_read_data", 31 0, L_0x7f7f7fa6cbd0;  1 drivers
v0x7f7f7fa69470_0 .net "reg_a_read_index", 4 0, L_0x7f7f7fa6c320;  1 drivers
v0x7f7f7fa69520_0 .net "reg_b_read_data", 31 0, L_0x7f7f7fa6ce80;  1 drivers
v0x7f7f7fa695d0_0 .net "reg_b_read_index", 4 0, L_0x7f7f7fa6c400;  1 drivers
v0x7f7f7fa69680_0 .net "reg_dst", 0 0, L_0x7f7f7fa6b8f0;  1 drivers
v0x7f7f7fa69730_0 .net "reg_write", 0 0, L_0x7f7f7fa6bbc0;  1 drivers
v0x7f7f7fa697e0_0 .net "reg_write_data", 31 0, L_0x7f7f7fa6c7c0;  1 drivers
v0x7f7f7fa69890_0 .net "reg_write_enable", 0 0, L_0x7f7f7fa6c960;  1 drivers
v0x7f7f7fa69940_0 .net "reg_write_index", 4 0, L_0x7f7f7fa6c6a0;  1 drivers
v0x7f7f7fa699f0_0 .net "register_v0", 31 0, L_0x7f7f7fa6cf70;  alias, 1 drivers
v0x7f7f7fa69aa0_0 .net "reset", 0 0, v0x7f7f7fa6a400_0;  1 drivers
E_0x7f7f7fa2d1a0/0 .event edge, v0x7f7f7fa64f70_0, v0x7f7f7fa63e80_0, v0x7f7f7fa67d30_0, v0x7f7f7fa69330_0;
E_0x7f7f7fa2d1a0/1 .event edge, v0x7f7f7fa68f30_0, v0x7f7f7fa68e90_0, v0x7f7f7fa68fd0_0, v0x7f7f7fa665c0_0;
E_0x7f7f7fa2d1a0 .event/or E_0x7f7f7fa2d1a0/0, E_0x7f7f7fa2d1a0/1;
L_0x7f7f7fa6b1d0 .part v0x7f7f7fa6a2a0_0, 26, 6;
L_0x7f7f7fa6c320 .part v0x7f7f7fa6a2a0_0, 21, 5;
L_0x7f7f7fa6c400 .part v0x7f7f7fa6a2a0_0, 16, 5;
L_0x7f7f7fa6c560 .part v0x7f7f7fa6a2a0_0, 11, 5;
L_0x7f7f7fa6c600 .part v0x7f7f7fa6a2a0_0, 16, 5;
L_0x7f7f7fa6c6a0 .functor MUXZ 5, L_0x7f7f7fa6c600, L_0x7f7f7fa6c560, L_0x7f7f7fa6b8f0, C4<>;
L_0x7f7f7fa6c7c0 .functor MUXZ 32, v0x7f7f7fa63d90_0, v0x7f7f7fa69f80_0, L_0x7f7f7fa6bb10, C4<>;
L_0x7f7f7fa6d090 .part v0x7f7f7fa6a2a0_0, 0, 6;
L_0x7f7f7fa6d220 .part v0x7f7f7fa6a2a0_0, 0, 16;
L_0x7f7f7fa6d410 .concat [ 16 16 0 0], L_0x7f7f7fa6d220, L_0x7f7f7e763200;
L_0x7f7f7fa6d4b0 .functor MUXZ 32, L_0x7f7f7fa6ce80, L_0x7f7f7fa6d410, L_0x7f7f7fa6b9e0, C4<>;
L_0x7f7f7e504130 .arith/sum 32, v0x7f7f7fa65a80_0, L_0x7f7f7e763290;
L_0x7f7f7e5042d0 .concat [ 6 26 0 0], L_0x7f7f7fa6b1d0, L_0x7f7f7e7632d8;
L_0x7f7f7e504420 .cmp/eq 32, L_0x7f7f7e5042d0, L_0x7f7f7e763320;
L_0x7f7f7e504540 .concat [ 6 26 0 0], L_0x7f7f7fa6b1d0, L_0x7f7f7e763368;
L_0x7f7f7e5047c0 .cmp/eq 32, L_0x7f7f7e504540, L_0x7f7f7e7633b0;
L_0x7f7f7e5049d0 .concat [ 6 26 0 0], L_0x7f7f7fa6b1d0, L_0x7f7f7e7633f8;
L_0x7f7f7f904e90 .cmp/eq 32, L_0x7f7f7e5049d0, L_0x7f7f7e763440;
L_0x7f7f7f904f30 .part v0x7f7f7fa6a2a0_0, 0, 6;
L_0x7f7f7f909940 .cmp/ne 6, L_0x7f7f7f904f30, L_0x7f7f7e763488;
S_0x7f7f7fa3cc80 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x7f7f7fa3d320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7f7f7e763248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa0a470_0 .net/2u *"_ivl_0", 31 0, L_0x7f7f7e763248;  1 drivers
v0x7f7f7fa63b70_0 .net "control", 3 0, v0x7f7f7fa641e0_0;  alias, 1 drivers
v0x7f7f7fa63c20_0 .net "op1", 31 0, L_0x7f7f7fa6d170;  alias, 1 drivers
v0x7f7f7fa63ce0_0 .net "op2", 31 0, L_0x7f7f7fa6d4b0;  alias, 1 drivers
v0x7f7f7fa63d90_0 .var "result", 31 0;
v0x7f7f7fa63e80_0 .net "z_flag", 0 0, L_0x7f7f7fa6d720;  alias, 1 drivers
E_0x7f7f7fa518a0 .event edge, v0x7f7f7fa63ce0_0, v0x7f7f7fa63c20_0, v0x7f7f7fa63b70_0;
L_0x7f7f7fa6d720 .cmp/eq 32, v0x7f7f7fa63d90_0, L_0x7f7f7e763248;
S_0x7f7f7fa63fa0 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x7f7f7fa3d320;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7f7f7fa641e0_0 .var "alu_control_out", 3 0;
v0x7f7f7fa642a0_0 .net "alu_fcode", 5 0, L_0x7f7f7fa6d090;  alias, 1 drivers
v0x7f7f7fa64340_0 .net "alu_opcode", 1 0, L_0x7f7f7fa6c060;  alias, 1 drivers
E_0x7f7f7fa641b0 .event edge, v0x7f7f7fa64340_0, v0x7f7f7fa642a0_0;
S_0x7f7f7fa64450 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x7f7f7fa3d320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7f7f7fa6b8f0 .functor BUFZ 1, L_0x7f7f7fa6b420, C4<0>, C4<0>, C4<0>;
L_0x7f7f7fa6b9e0 .functor OR 1, L_0x7f7f7fa6b540, L_0x7f7f7fa6b6a0, C4<0>, C4<0>;
L_0x7f7f7fa6bb10 .functor BUFZ 1, L_0x7f7f7fa6b540, C4<0>, C4<0>, C4<0>;
L_0x7f7f7fa6bbc0 .functor OR 1, L_0x7f7f7fa6b420, L_0x7f7f7fa6b540, C4<0>, C4<0>;
L_0x7f7f7fa6bcf0 .functor BUFZ 1, L_0x7f7f7fa6b540, C4<0>, C4<0>, C4<0>;
L_0x7f7f7fa6bd90 .functor BUFZ 1, L_0x7f7f7fa6b6a0, C4<0>, C4<0>, C4<0>;
L_0x7f7f7fa6be40 .functor BUFZ 1, L_0x7f7f7fa6b7e0, C4<0>, C4<0>, C4<0>;
L_0x7f7f7fa6bf70 .functor BUFZ 1, L_0x7f7f7fa6b420, C4<0>, C4<0>, C4<0>;
L_0x7f7f7fa6c100 .functor BUFZ 1, L_0x7f7f7fa6b7e0, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa64750_0 .net *"_ivl_0", 31 0, L_0x7f7f7fa6b2f0;  1 drivers
L_0x7f7f7e7630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa64800_0 .net/2u *"_ivl_12", 5 0, L_0x7f7f7e7630e0;  1 drivers
L_0x7f7f7e763128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa648b0_0 .net/2u *"_ivl_16", 5 0, L_0x7f7f7e763128;  1 drivers
L_0x7f7f7e763008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa64970_0 .net *"_ivl_3", 25 0, L_0x7f7f7e763008;  1 drivers
v0x7f7f7fa64a20_0 .net *"_ivl_37", 0 0, L_0x7f7f7fa6bf70;  1 drivers
L_0x7f7f7e763050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa64b10_0 .net/2u *"_ivl_4", 31 0, L_0x7f7f7e763050;  1 drivers
v0x7f7f7fa64bc0_0 .net *"_ivl_42", 0 0, L_0x7f7f7fa6c100;  1 drivers
L_0x7f7f7e763098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa64c70_0 .net/2u *"_ivl_8", 5 0, L_0x7f7f7e763098;  1 drivers
v0x7f7f7fa64d20_0 .net "alu_op", 1 0, L_0x7f7f7fa6c060;  alias, 1 drivers
v0x7f7f7fa64e50_0 .net "alu_src", 0 0, L_0x7f7f7fa6b9e0;  alias, 1 drivers
v0x7f7f7fa64ee0_0 .net "beq", 0 0, L_0x7f7f7fa6b7e0;  1 drivers
v0x7f7f7fa64f70_0 .net "branch", 0 0, L_0x7f7f7fa6be40;  alias, 1 drivers
v0x7f7f7fa65000_0 .net "instr_opcode", 5 0, L_0x7f7f7fa6b1d0;  alias, 1 drivers
v0x7f7f7fa65090_0 .var "jump", 0 0;
v0x7f7f7fa65120_0 .net "lw", 0 0, L_0x7f7f7fa6b540;  1 drivers
v0x7f7f7fa651c0_0 .net "mem_read", 0 0, L_0x7f7f7fa6bcf0;  alias, 1 drivers
v0x7f7f7fa65260_0 .net "mem_to_reg", 0 0, L_0x7f7f7fa6bb10;  alias, 1 drivers
v0x7f7f7fa65400_0 .net "mem_write", 0 0, L_0x7f7f7fa6bd90;  alias, 1 drivers
v0x7f7f7fa654a0_0 .net "r_format", 0 0, L_0x7f7f7fa6b420;  1 drivers
v0x7f7f7fa65540_0 .net "reg_dst", 0 0, L_0x7f7f7fa6b8f0;  alias, 1 drivers
v0x7f7f7fa655e0_0 .net "reg_write", 0 0, L_0x7f7f7fa6bbc0;  alias, 1 drivers
v0x7f7f7fa65680_0 .net "sw", 0 0, L_0x7f7f7fa6b6a0;  1 drivers
L_0x7f7f7fa6b2f0 .concat [ 6 26 0 0], L_0x7f7f7fa6b1d0, L_0x7f7f7e763008;
L_0x7f7f7fa6b420 .cmp/eq 32, L_0x7f7f7fa6b2f0, L_0x7f7f7e763050;
L_0x7f7f7fa6b540 .cmp/eq 6, L_0x7f7f7fa6b1d0, L_0x7f7f7e763098;
L_0x7f7f7fa6b6a0 .cmp/eq 6, L_0x7f7f7fa6b1d0, L_0x7f7f7e7630e0;
L_0x7f7f7fa6b7e0 .cmp/eq 6, L_0x7f7f7fa6b1d0, L_0x7f7f7e763128;
L_0x7f7f7fa6c060 .concat8 [ 1 1 0 0], L_0x7f7f7fa6c100, L_0x7f7f7fa6bf70;
S_0x7f7f7fa65810 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x7f7f7fa3d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7f7f7fa659d0_0 .net "clk", 0 0, v0x7f7f7fa69d00_0;  alias, 1 drivers
v0x7f7f7fa65a80_0 .var "curr_addr", 31 0;
v0x7f7f7fa65b30_0 .net "next_addr", 31 0, v0x7f7f7fa69280_0;  1 drivers
v0x7f7f7fa65bf0_0 .net "reset", 0 0, v0x7f7f7fa6a400_0;  alias, 1 drivers
E_0x7f7f7fa65980 .event posedge, v0x7f7f7fa659d0_0;
S_0x7f7f7fa65cf0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x7f7f7fa3d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7f7f7fa6cbd0 .functor BUFZ 32, L_0x7f7f7fa6ca10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f7f7fa6ce80 .functor BUFZ 32, L_0x7f7f7fa6ccc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7f7fa669b0_2 .array/port v0x7f7f7fa669b0, 2;
L_0x7f7f7fa6cf70 .functor BUFZ 32, v0x7f7f7fa669b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7f7fa66060_0 .net *"_ivl_0", 31 0, L_0x7f7f7fa6ca10;  1 drivers
v0x7f7f7fa66100_0 .net *"_ivl_10", 6 0, L_0x7f7f7fa6cd60;  1 drivers
L_0x7f7f7e7631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa661a0_0 .net *"_ivl_13", 1 0, L_0x7f7f7e7631b8;  1 drivers
v0x7f7f7fa66250_0 .net *"_ivl_2", 6 0, L_0x7f7f7fa6cab0;  1 drivers
L_0x7f7f7e763170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7f7fa66300_0 .net *"_ivl_5", 1 0, L_0x7f7f7e763170;  1 drivers
v0x7f7f7fa663f0_0 .net *"_ivl_8", 31 0, L_0x7f7f7fa6ccc0;  1 drivers
v0x7f7f7fa664a0_0 .net "r_clk", 0 0, v0x7f7f7fa69d00_0;  alias, 1 drivers
v0x7f7f7fa66530_0 .net "r_clk_enable", 0 0, v0x7f7f7fa69d90_0;  alias, 1 drivers
v0x7f7f7fa665c0_0 .net "read_data1", 31 0, L_0x7f7f7fa6cbd0;  alias, 1 drivers
v0x7f7f7fa666f0_0 .net "read_data2", 31 0, L_0x7f7f7fa6ce80;  alias, 1 drivers
v0x7f7f7fa667a0_0 .net "read_reg1", 4 0, L_0x7f7f7fa6c320;  alias, 1 drivers
v0x7f7f7fa66850_0 .net "read_reg2", 4 0, L_0x7f7f7fa6c400;  alias, 1 drivers
v0x7f7f7fa66900_0 .net "register_v0", 31 0, L_0x7f7f7fa6cf70;  alias, 1 drivers
v0x7f7f7fa669b0 .array "registers", 0 31, 31 0;
v0x7f7f7fa66d50_0 .net "reset", 0 0, v0x7f7f7fa6a400_0;  alias, 1 drivers
v0x7f7f7fa66e00_0 .net "write_control", 0 0, L_0x7f7f7fa6c960;  alias, 1 drivers
v0x7f7f7fa66e90_0 .net "write_data", 31 0, L_0x7f7f7fa6c7c0;  alias, 1 drivers
v0x7f7f7fa67020_0 .net "write_reg", 4 0, L_0x7f7f7fa6c6a0;  alias, 1 drivers
L_0x7f7f7fa6ca10 .array/port v0x7f7f7fa669b0, L_0x7f7f7fa6cab0;
L_0x7f7f7fa6cab0 .concat [ 5 2 0 0], L_0x7f7f7fa6c320, L_0x7f7f7e763170;
L_0x7f7f7fa6ccc0 .array/port v0x7f7f7fa669b0, L_0x7f7f7fa6cd60;
L_0x7f7f7fa6cd60 .concat [ 5 2 0 0], L_0x7f7f7fa6c400, L_0x7f7f7e7631b8;
S_0x7f7f7fa4f460 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7f7f7f907130 .functor BUFZ 32, L_0x7f7f7f9099e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7f7fa6a4c0_0 .net *"_ivl_0", 31 0, L_0x7f7f7f9099e0;  1 drivers
o0x7f7f7e733da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7fa6a560_0 .net "clk", 0 0, o0x7f7f7e733da8;  0 drivers
o0x7f7f7e733dd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7f7fa6a600_0 .net "data_address", 31 0, o0x7f7f7e733dd8;  0 drivers
o0x7f7f7e733e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7fa6a6a0_0 .net "data_read", 0 0, o0x7f7f7e733e08;  0 drivers
v0x7f7f7fa6a740_0 .net "data_readdata", 31 0, L_0x7f7f7f907130;  1 drivers
o0x7f7f7e733e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7fa6a830_0 .net "data_write", 0 0, o0x7f7f7e733e68;  0 drivers
o0x7f7f7e733e98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7f7fa6a8d0_0 .net "data_writedata", 31 0, o0x7f7f7e733e98;  0 drivers
v0x7f7f7fa6a980_0 .var/i "i", 31 0;
v0x7f7f7fa6aa30 .array "ram", 0 65535, 31 0;
E_0x7f7f7fa6a490 .event posedge, v0x7f7f7fa6a560_0;
L_0x7f7f7f9099e0 .array/port v0x7f7f7fa6aa30, o0x7f7f7e733dd8;
S_0x7f7f7fa3ffc0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7f7f7fa3e6b0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7f7f7f904e00 .functor BUFZ 32, L_0x7f7f7f909a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7f7fa6ae10_0 .net *"_ivl_0", 31 0, L_0x7f7f7f909a80;  1 drivers
v0x7f7f7fa6aed0_0 .net *"_ivl_3", 29 0, L_0x7f7f7f909b20;  1 drivers
o0x7f7f7e7340a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7f7fa6af70_0 .net "instr_address", 31 0, o0x7f7f7e7340a8;  0 drivers
v0x7f7f7fa6b010_0 .net "instr_readdata", 31 0, L_0x7f7f7f904e00;  1 drivers
v0x7f7f7fa6b0c0 .array "memory1", 0 65535, 31 0;
L_0x7f7f7f909a80 .array/port v0x7f7f7fa6b0c0, L_0x7f7f7f909b20;
L_0x7f7f7f909b20 .part o0x7f7f7e7340a8, 0, 30;
S_0x7f7f7fa6abc0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7f7f7fa3ffc0;
 .timescale 0 0;
v0x7f7f7fa6ad80_0 .var/i "i", 31 0;
    .scope S_0x7f7f7fa65cf0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa669b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7f7f7fa65cf0;
T_1 ;
    %wait E_0x7f7f7fa65980;
    %load/vec4 v0x7f7f7fa66d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f7f7fa66530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f7f7fa66e00_0;
    %load/vec4 v0x7f7f7fa67020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7f7f7fa66e90_0;
    %load/vec4 v0x7f7f7fa67020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa669b0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7f7fa63fa0;
T_2 ;
    %wait E_0x7f7f7fa641b0;
    %load/vec4 v0x7f7f7fa64340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f7f7fa641e0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f7f7fa64340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f7f7fa641e0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f7f7fa64340_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7f7f7fa642a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f7f7fa641e0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f7f7fa641e0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f7f7fa641e0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f7f7fa641e0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f7f7fa641e0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f7f7fa3cc80;
T_3 ;
    %wait E_0x7f7f7fa518a0;
    %load/vec4 v0x7f7f7fa63b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7f7fa63d90_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x7f7f7fa63c20_0;
    %load/vec4 v0x7f7f7fa63ce0_0;
    %and;
    %assign/vec4 v0x7f7f7fa63d90_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x7f7f7fa63c20_0;
    %load/vec4 v0x7f7f7fa63ce0_0;
    %or;
    %assign/vec4 v0x7f7f7fa63d90_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x7f7f7fa63c20_0;
    %load/vec4 v0x7f7f7fa63ce0_0;
    %add;
    %assign/vec4 v0x7f7f7fa63d90_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x7f7f7fa63c20_0;
    %load/vec4 v0x7f7f7fa63ce0_0;
    %sub;
    %assign/vec4 v0x7f7f7fa63d90_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7f7f7fa63c20_0;
    %load/vec4 v0x7f7f7fa63ce0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x7f7f7fa63d90_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x7f7f7fa63c20_0;
    %load/vec4 v0x7f7f7fa63ce0_0;
    %or;
    %inv;
    %assign/vec4 v0x7f7f7fa63d90_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f7f7fa65810;
T_4 ;
    %wait E_0x7f7f7fa65980;
    %load/vec4 v0x7f7f7fa65bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7f7f7fa65a80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f7f7fa65b30_0;
    %assign/vec4 v0x7f7f7fa65a80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f7f7fa3d320;
T_5 ;
    %wait E_0x7f7f7fa2d1a0;
    %load/vec4 v0x7f7f7fa685b0_0;
    %load/vec4 v0x7f7f7fa68500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f7f7fa67d30_0;
    %load/vec4 v0x7f7f7fa69330_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f7f7fa69280_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f7f7fa68f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f7f7fa67d30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7f7f7fa68e90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f7f7fa69280_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f7f7fa68fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7f7f7fa693c0_0;
    %store/vec4 v0x7f7f7fa69280_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f7f7fa67d30_0;
    %store/vec4 v0x7f7f7fa69280_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f7f7fa556c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f7fa69d00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7f7f7fa69d00_0;
    %inv;
    %store/vec4 v0x7f7f7fa69d00_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x7f7f7fa556c0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f7fa69d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f7fa6a400_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x7f7f7fa6a2a0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f7f7fa69f80_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 629342312, 0, 32;
    %store/vec4 v0x7f7f7fa6a2a0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x7f7f7fa6a2a0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x7f7f7fa6a0c0_0;
    %cmpi/e 104, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000001, "expected output=104, got output=%d", v0x7f7f7fa6a0c0_0 {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7f7f7fa4f460;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7f7fa6a980_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7f7f7fa6a980_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f7f7fa6a980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa6aa30, 0, 4;
    %load/vec4 v0x7f7f7fa6a980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7f7fa6a980_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7f7f7fa4f460;
T_9 ;
    %wait E_0x7f7f7fa6a490;
    %load/vec4 v0x7f7f7fa6a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f7f7fa6a8d0_0;
    %ix/getv 3, v0x7f7f7fa6a600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7fa6aa30, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f7f7fa3ffc0;
T_10 ;
    %fork t_1, S_0x7f7f7fa6abc0;
    %jmp t_0;
    .scope S_0x7f7f7fa6abc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7f7fa6ad80_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7f7f7fa6ad80_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f7f7fa6ad80_0;
    %store/vec4a v0x7f7f7fa6b0c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f7f7fa6ad80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f7f7fa6ad80_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa6b0c0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa6b0c0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f7f7fa6b0c0, 4, 0;
    %end;
    .scope S_0x7f7f7fa3ffc0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
