Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu May  8 18:40:26 2025
| Host             : Ido running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.222        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.118        |
| Device Static (W)        | 0.104        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        7 |       --- |             --- |
| Slice Logic    |     0.002 |     3868 |       --- |             --- |
|   LUT as Logic |     0.002 |     1679 |     63400 |            2.65 |
|   CARRY4       |    <0.001 |      277 |     15850 |            1.75 |
|   Register     |    <0.001 |      952 |    126800 |            0.75 |
|   F7/F8 Muxes  |    <0.001 |      171 |     63400 |            0.27 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      381 |       --- |             --- |
| Signals        |     0.006 |     3496 |       --- |             --- |
| Block RAM      |     0.007 |    130.5 |       135 |           96.67 |
| MMCM           |     0.095 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |        4 |       240 |            1.67 |
| I/O            |     0.003 |       37 |       210 |           17.62 |
| Static Power   |     0.104 |          |           |                 |
| Total          |     0.222 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.020 |      0.018 |
| Vccaux    |       1.800 |     0.071 |       0.053 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                           | Constraint (ns) |
+----------------------------------------+------------------------------------------------------------------+-----------------+
| clk_bili_wr_design_1_clk_wiz_0_0       | design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0       |            20.0 |
| clk_interpolation_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0 |           160.0 |
| clk_vga_design_1_clk_wiz_0_0           | design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0           |            40.0 |
| clkfbout_design_1_clk_wiz_0_0          | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0          |            10.0 |
| design_1_i/clk_wiz_0/inst/clk_in1      | clk_in1_IBUF                                                     |            10.0 |
+----------------------------------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| design_1_wrapper           |     0.118 |
|   design_1_i               |     0.115 |
|     BILINEAR_INTERPOLATI_0 |     0.004 |
|       U0                   |     0.004 |
|     BRAM_MUX_0             |     0.003 |
|       U0                   |     0.003 |
|     blk_mem_gen_0          |     0.009 |
|       U0                   |     0.009 |
|     clk_wiz_0              |     0.096 |
|       inst                 |     0.096 |
|     zoom_bram_address_suit |     0.002 |
|       blk_mem_gen_1        |     0.001 |
+----------------------------+-----------+


