// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "04/29/2021 00:32:55"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tiny_risc_v (
	clk,
	rst,
	start,
	done,
	S,
	NS,
	rr1,
	rr2,
	wr,
	rd1,
	rd2,
	wd,
	r1,
	r2,
	alu_control,
	result,
	opcode);
input 	clk;
input 	rst;
input 	start;
output 	done;
output 	[3:0] S;
output 	[3:0] NS;
output 	[4:0] rr1;
output 	[4:0] rr2;
output 	[4:0] wr;
output 	[31:0] rd1;
output 	[31:0] rd2;
output 	[31:0] wd;
output 	[31:0] r1;
output 	[31:0] r2;
output 	[7:0] alu_control;
output 	[31:0] result;
output 	[6:0] opcode;

// Design Ports Information
// done	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NS[0]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NS[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NS[2]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NS[3]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[3]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[4]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[2]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[3]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[4]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr[0]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr[2]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr[3]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr[4]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[2]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[3]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[5]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[6]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[7]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[9]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[10]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[11]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[12]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[13]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[14]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[15]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[16]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[17]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[18]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[19]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[20]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[21]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[22]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[23]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[24]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[25]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[26]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[27]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[28]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[29]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[30]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[31]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[2]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[4]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[5]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[6]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[8]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[9]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[10]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[11]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[12]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[13]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[14]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[15]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[16]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[17]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[19]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[20]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[21]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[22]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[23]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[24]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[25]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[26]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[27]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[28]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[29]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[30]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[31]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[1]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[3]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[4]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[5]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[7]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[8]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[10]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[11]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[12]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[13]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[14]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[15]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[16]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[17]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[18]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[19]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[20]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[21]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[22]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[23]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[24]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[25]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[26]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[27]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[28]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[29]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[30]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[31]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[2]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[3]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[6]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[7]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[8]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[9]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[10]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[11]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[12]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[13]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[14]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[15]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[16]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[17]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[18]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[19]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[20]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[21]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[22]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[23]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[24]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[25]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[26]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[27]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[28]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[29]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[30]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[31]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[1]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[2]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[5]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[6]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[7]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[8]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[9]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[10]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[11]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[12]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[13]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[15]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[16]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[17]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[18]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[19]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[20]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[21]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[22]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[23]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[24]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[25]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[26]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[27]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[28]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[29]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[30]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[31]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control[0]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control[1]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control[5]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control[6]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_control[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[0]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[16]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[17]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[18]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[19]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[20]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[21]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[22]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[23]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[24]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[25]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[26]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[27]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[28]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[29]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[30]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[31]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[4]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[5]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[6]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \my_alu|Mult0|auto_generated|mac_out4~0 ;
wire \my_alu|Mult0|auto_generated|mac_out4~1 ;
wire \my_alu|Mult0|auto_generated|mac_out4~2 ;
wire \my_alu|Mult0|auto_generated|mac_out4~3 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \my_alu|Mult0|auto_generated|mac_out6~0 ;
wire \my_alu|Mult0|auto_generated|mac_out6~1 ;
wire \my_alu|Mult0|auto_generated|mac_out6~2 ;
wire \my_alu|Mult0|auto_generated|mac_out6~3 ;
wire \done~output_o ;
wire \S[0]~output_o ;
wire \S[1]~output_o ;
wire \S[2]~output_o ;
wire \S[3]~output_o ;
wire \NS[0]~output_o ;
wire \NS[1]~output_o ;
wire \NS[2]~output_o ;
wire \NS[3]~output_o ;
wire \rr1[0]~output_o ;
wire \rr1[1]~output_o ;
wire \rr1[2]~output_o ;
wire \rr1[3]~output_o ;
wire \rr1[4]~output_o ;
wire \rr2[0]~output_o ;
wire \rr2[1]~output_o ;
wire \rr2[2]~output_o ;
wire \rr2[3]~output_o ;
wire \rr2[4]~output_o ;
wire \wr[0]~output_o ;
wire \wr[1]~output_o ;
wire \wr[2]~output_o ;
wire \wr[3]~output_o ;
wire \wr[4]~output_o ;
wire \rd1[0]~output_o ;
wire \rd1[1]~output_o ;
wire \rd1[2]~output_o ;
wire \rd1[3]~output_o ;
wire \rd1[4]~output_o ;
wire \rd1[5]~output_o ;
wire \rd1[6]~output_o ;
wire \rd1[7]~output_o ;
wire \rd1[8]~output_o ;
wire \rd1[9]~output_o ;
wire \rd1[10]~output_o ;
wire \rd1[11]~output_o ;
wire \rd1[12]~output_o ;
wire \rd1[13]~output_o ;
wire \rd1[14]~output_o ;
wire \rd1[15]~output_o ;
wire \rd1[16]~output_o ;
wire \rd1[17]~output_o ;
wire \rd1[18]~output_o ;
wire \rd1[19]~output_o ;
wire \rd1[20]~output_o ;
wire \rd1[21]~output_o ;
wire \rd1[22]~output_o ;
wire \rd1[23]~output_o ;
wire \rd1[24]~output_o ;
wire \rd1[25]~output_o ;
wire \rd1[26]~output_o ;
wire \rd1[27]~output_o ;
wire \rd1[28]~output_o ;
wire \rd1[29]~output_o ;
wire \rd1[30]~output_o ;
wire \rd1[31]~output_o ;
wire \rd2[0]~output_o ;
wire \rd2[1]~output_o ;
wire \rd2[2]~output_o ;
wire \rd2[3]~output_o ;
wire \rd2[4]~output_o ;
wire \rd2[5]~output_o ;
wire \rd2[6]~output_o ;
wire \rd2[7]~output_o ;
wire \rd2[8]~output_o ;
wire \rd2[9]~output_o ;
wire \rd2[10]~output_o ;
wire \rd2[11]~output_o ;
wire \rd2[12]~output_o ;
wire \rd2[13]~output_o ;
wire \rd2[14]~output_o ;
wire \rd2[15]~output_o ;
wire \rd2[16]~output_o ;
wire \rd2[17]~output_o ;
wire \rd2[18]~output_o ;
wire \rd2[19]~output_o ;
wire \rd2[20]~output_o ;
wire \rd2[21]~output_o ;
wire \rd2[22]~output_o ;
wire \rd2[23]~output_o ;
wire \rd2[24]~output_o ;
wire \rd2[25]~output_o ;
wire \rd2[26]~output_o ;
wire \rd2[27]~output_o ;
wire \rd2[28]~output_o ;
wire \rd2[29]~output_o ;
wire \rd2[30]~output_o ;
wire \rd2[31]~output_o ;
wire \wd[0]~output_o ;
wire \wd[1]~output_o ;
wire \wd[2]~output_o ;
wire \wd[3]~output_o ;
wire \wd[4]~output_o ;
wire \wd[5]~output_o ;
wire \wd[6]~output_o ;
wire \wd[7]~output_o ;
wire \wd[8]~output_o ;
wire \wd[9]~output_o ;
wire \wd[10]~output_o ;
wire \wd[11]~output_o ;
wire \wd[12]~output_o ;
wire \wd[13]~output_o ;
wire \wd[14]~output_o ;
wire \wd[15]~output_o ;
wire \wd[16]~output_o ;
wire \wd[17]~output_o ;
wire \wd[18]~output_o ;
wire \wd[19]~output_o ;
wire \wd[20]~output_o ;
wire \wd[21]~output_o ;
wire \wd[22]~output_o ;
wire \wd[23]~output_o ;
wire \wd[24]~output_o ;
wire \wd[25]~output_o ;
wire \wd[26]~output_o ;
wire \wd[27]~output_o ;
wire \wd[28]~output_o ;
wire \wd[29]~output_o ;
wire \wd[30]~output_o ;
wire \wd[31]~output_o ;
wire \r1[0]~output_o ;
wire \r1[1]~output_o ;
wire \r1[2]~output_o ;
wire \r1[3]~output_o ;
wire \r1[4]~output_o ;
wire \r1[5]~output_o ;
wire \r1[6]~output_o ;
wire \r1[7]~output_o ;
wire \r1[8]~output_o ;
wire \r1[9]~output_o ;
wire \r1[10]~output_o ;
wire \r1[11]~output_o ;
wire \r1[12]~output_o ;
wire \r1[13]~output_o ;
wire \r1[14]~output_o ;
wire \r1[15]~output_o ;
wire \r1[16]~output_o ;
wire \r1[17]~output_o ;
wire \r1[18]~output_o ;
wire \r1[19]~output_o ;
wire \r1[20]~output_o ;
wire \r1[21]~output_o ;
wire \r1[22]~output_o ;
wire \r1[23]~output_o ;
wire \r1[24]~output_o ;
wire \r1[25]~output_o ;
wire \r1[26]~output_o ;
wire \r1[27]~output_o ;
wire \r1[28]~output_o ;
wire \r1[29]~output_o ;
wire \r1[30]~output_o ;
wire \r1[31]~output_o ;
wire \r2[0]~output_o ;
wire \r2[1]~output_o ;
wire \r2[2]~output_o ;
wire \r2[3]~output_o ;
wire \r2[4]~output_o ;
wire \r2[5]~output_o ;
wire \r2[6]~output_o ;
wire \r2[7]~output_o ;
wire \r2[8]~output_o ;
wire \r2[9]~output_o ;
wire \r2[10]~output_o ;
wire \r2[11]~output_o ;
wire \r2[12]~output_o ;
wire \r2[13]~output_o ;
wire \r2[14]~output_o ;
wire \r2[15]~output_o ;
wire \r2[16]~output_o ;
wire \r2[17]~output_o ;
wire \r2[18]~output_o ;
wire \r2[19]~output_o ;
wire \r2[20]~output_o ;
wire \r2[21]~output_o ;
wire \r2[22]~output_o ;
wire \r2[23]~output_o ;
wire \r2[24]~output_o ;
wire \r2[25]~output_o ;
wire \r2[26]~output_o ;
wire \r2[27]~output_o ;
wire \r2[28]~output_o ;
wire \r2[29]~output_o ;
wire \r2[30]~output_o ;
wire \r2[31]~output_o ;
wire \alu_control[0]~output_o ;
wire \alu_control[1]~output_o ;
wire \alu_control[2]~output_o ;
wire \alu_control[3]~output_o ;
wire \alu_control[4]~output_o ;
wire \alu_control[5]~output_o ;
wire \alu_control[6]~output_o ;
wire \alu_control[7]~output_o ;
wire \result[0]~output_o ;
wire \result[1]~output_o ;
wire \result[2]~output_o ;
wire \result[3]~output_o ;
wire \result[4]~output_o ;
wire \result[5]~output_o ;
wire \result[6]~output_o ;
wire \result[7]~output_o ;
wire \result[8]~output_o ;
wire \result[9]~output_o ;
wire \result[10]~output_o ;
wire \result[11]~output_o ;
wire \result[12]~output_o ;
wire \result[13]~output_o ;
wire \result[14]~output_o ;
wire \result[15]~output_o ;
wire \result[16]~output_o ;
wire \result[17]~output_o ;
wire \result[18]~output_o ;
wire \result[19]~output_o ;
wire \result[20]~output_o ;
wire \result[21]~output_o ;
wire \result[22]~output_o ;
wire \result[23]~output_o ;
wire \result[24]~output_o ;
wire \result[25]~output_o ;
wire \result[26]~output_o ;
wire \result[27]~output_o ;
wire \result[28]~output_o ;
wire \result[29]~output_o ;
wire \result[30]~output_o ;
wire \result[31]~output_o ;
wire \opcode[0]~output_o ;
wire \opcode[1]~output_o ;
wire \opcode[2]~output_o ;
wire \opcode[3]~output_o ;
wire \opcode[4]~output_o ;
wire \opcode[5]~output_o ;
wire \opcode[6]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \PC[0]~8_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \Equal1~0_combout ;
wire \Mux8~2_combout ;
wire \Mux8~3_combout ;
wire \Mux9~0_combout ;
wire \Mux9~0clkctrl_outclk ;
wire \NS[2]$latch~combout ;
wire \S[2]~reg0feeder_combout ;
wire \S[2]~reg0_q ;
wire \PC[5]~14_combout ;
wire \PC[0]~9 ;
wire \PC[1]~10_combout ;
wire \PC[1]~11 ;
wire \PC[2]~12_combout ;
wire \PC[2]~13 ;
wire \PC[3]~15_combout ;
wire \PC[3]~16 ;
wire \PC[4]~17_combout ;
wire \PC[4]~18 ;
wire \PC[5]~19_combout ;
wire \PC[5]~20 ;
wire \PC[6]~21_combout ;
wire \PC[6]~22 ;
wire \PC[7]~23_combout ;
wire \Equal1~1_combout ;
wire \Selector37~0_combout ;
wire \writewait~q ;
wire \Mux6~0_combout ;
wire \start~input_o ;
wire \readwait[0]~0_combout ;
wire \Add1~1_combout ;
wire \r2[13]~13_combout ;
wire \Add1~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \NS[0]$latch~combout ;
wire \S[0]~reg0_q ;
wire \Selector200~0_combout ;
wire \double~q ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \NS[1]$latch~combout ;
wire \S[1]~reg0feeder_combout ;
wire \S[1]~reg0_q ;
wire \done~0_combout ;
wire \done~reg0feeder_combout ;
wire \done~reg0_q ;
wire \~GND~combout ;
wire \Selector184~0_combout ;
wire \instruction[0]~0_combout ;
wire \Selector199~0_combout ;
wire \Selector198~0_combout ;
wire \Selector196~0_combout ;
wire \Selector197~0_combout ;
wire \Equal3~0_combout ;
wire \Selector195~0_combout ;
wire \Selector194~0_combout ;
wire \iparse|Equal6~0_combout ;
wire \Selector193~0_combout ;
wire \Equal2~0_combout ;
wire \iparse|always0~0_combout ;
wire \iparse|always0~1_combout ;
wire \iparse|s1[4]~0_combout ;
wire \iparse|s1[4]~0clkctrl_outclk ;
wire \Selector85~0_combout ;
wire \WideNor0~0_combout ;
wire \wr[4]~0_combout ;
wire \rr1[0]~reg0_q ;
wire \Selector183~0_combout ;
wire \instruction[16]~feeder_combout ;
wire \Selector84~0_combout ;
wire \rr1[1]~reg0_q ;
wire \Selector182~0_combout ;
wire \Selector83~0_combout ;
wire \rr1[2]~reg0_q ;
wire \Selector181~0_combout ;
wire \Selector82~0_combout ;
wire \rr1[3]~reg0_q ;
wire \Selector180~0_combout ;
wire \Selector81~0_combout ;
wire \rr1[4]~reg0_q ;
wire \iparse|s1[4]~1_combout ;
wire \iparse|s1[4]~1clkctrl_outclk ;
wire \Selector179~0_combout ;
wire \Selector90~0_combout ;
wire \rr2[1]~0_combout ;
wire \rr2[0]~reg0_q ;
wire \Selector178~0_combout ;
wire \Selector89~0_combout ;
wire \rr2[1]~reg0_q ;
wire \Selector177~0_combout ;
wire \Selector88~0_combout ;
wire \rr2[2]~reg0_q ;
wire \Selector176~0_combout ;
wire \Selector87~0_combout ;
wire \rr2[3]~reg0_q ;
wire \Selector175~0_combout ;
wire \Selector86~0_combout ;
wire \rr2[4]~reg0_q ;
wire \Selector192~0_combout ;
wire \iparse|de[4]~0_combout ;
wire \iparse|de[4]~1_combout ;
wire \iparse|de[4]~2_combout ;
wire \iparse|de[4]~2clkctrl_outclk ;
wire \Selector95~0_combout ;
wire \wr[0]~reg0_q ;
wire \Selector191~0_combout ;
wire \Selector94~0_combout ;
wire \wr[1]~reg0_q ;
wire \Selector190~0_combout ;
wire \Selector93~0_combout ;
wire \wr[2]~reg0_q ;
wire \Selector189~0_combout ;
wire \Selector92~0_combout ;
wire \wr[3]~reg0_q ;
wire \Selector188~0_combout ;
wire \Selector91~0_combout ;
wire \wr[4]~reg0_q ;
wire \Equal3~1_combout ;
wire \we~0_combout ;
wire \we~1_combout ;
wire \we~q ;
wire \register|reg_storage[966]~0_combout ;
wire \register|reg_storage[966]~1_combout ;
wire \Selector163~2_combout ;
wire \alu_control[4]~reg0_q ;
wire \register|Decoder0~2_combout ;
wire \register|Decoder0~28_combout ;
wire \register|Decoder0~8_combout ;
wire \register|Decoder0~29_combout ;
wire \register|Mux31~12_combout ;
wire \register|Decoder0~27_combout ;
wire \register|Decoder0~30_combout ;
wire \register|Mux31~13_combout ;
wire \register|Decoder0~12_combout ;
wire \register|Decoder0~33_combout ;
wire \register|Decoder0~32_combout ;
wire \register|Mux31~14_combout ;
wire \register|Decoder0~4_combout ;
wire \register|Decoder0~34_combout ;
wire \register|Decoder0~31_combout ;
wire \register|Mux31~15_combout ;
wire \register|Mux31~16_combout ;
wire \register|Decoder0~10_combout ;
wire \register|Decoder0~24_combout ;
wire \register|Decoder0~25_combout ;
wire \register|Mux31~10_combout ;
wire \register|reg_storage[448]~feeder_combout ;
wire \register|Decoder0~0_combout ;
wire \register|Decoder0~26_combout ;
wire \register|Decoder0~23_combout ;
wire \register|Mux31~11_combout ;
wire \register|Decoder0~6_combout ;
wire \register|Decoder0~36_combout ;
wire \register|Decoder0~14_combout ;
wire \register|Decoder0~37_combout ;
wire \register|Mux31~17_combout ;
wire \register|Decoder0~35_combout ;
wire \register|Decoder0~38_combout ;
wire \register|Mux31~18_combout ;
wire \register|Mux31~19_combout ;
wire \Selector127~0_combout ;
wire \Selector186~0_combout ;
wire \Selector185~0_combout ;
wire \Selector187~0_combout ;
wire \Selector173~0_combout ;
wire \Equal2~0clkctrl_outclk ;
wire \Selector171~0_combout ;
wire \Selector174~0_combout ;
wire \Selector172~0_combout ;
wire \Equal4~0_combout ;
wire \Selector170~0_combout ;
wire \Selector168~0_combout ;
wire \Selector169~0_combout ;
wire \Equal4~1_combout ;
wire \Selector165~0_combout ;
wire \Selector165~1_combout ;
wire \alu_control[2]~reg0_q ;
wire \alu_control[0]~7_combout ;
wire \r2~12_combout ;
wire \alu_control[0]~4_combout ;
wire \alu_control[0]~6_combout ;
wire \alu_control[0]~5_combout ;
wire \alu_control[0]~reg0_q ;
wire \Selector166~0_combout ;
wire \Selector166~1_combout ;
wire \alu_control[1]~reg0_q ;
wire \iparse|i5[1]~4_combout ;
wire \iparse|i5[1]~5_combout ;
wire \iparse|i5[4]~12_combout ;
wire \iparse|i5[4]~12clkctrl_outclk ;
wire \iparse|i12[11]~2_combout ;
wire \iparse|i12[11]~2clkctrl_outclk ;
wire \r2[1]~1_combout ;
wire \register|Mux62~10_combout ;
wire \register|Mux62~11_combout ;
wire \register|reg_storage[161]~feeder_combout ;
wire \register|reg_storage[417]~feeder_combout ;
wire \register|Mux62~17_combout ;
wire \register|Mux62~18_combout ;
wire \register|Mux62~14_combout ;
wire \register|Mux62~15_combout ;
wire \register|reg_storage[193]~feeder_combout ;
wire \register|Mux62~12_combout ;
wire \register|Mux62~13_combout ;
wire \register|Mux62~16_combout ;
wire \register|Mux62~19_combout ;
wire \register|Decoder0~20_combout ;
wire \register|reg_storage[833]~feeder_combout ;
wire \register|Decoder0~21_combout ;
wire \register|Decoder0~39_combout ;
wire \register|Mux62~7_combout ;
wire \register|Mux62~8_combout ;
wire \register|Decoder0~11_combout ;
wire \register|Decoder0~15_combout ;
wire \register|Decoder0~9_combout ;
wire \register|Decoder0~13_combout ;
wire \register|Mux62~0_combout ;
wire \register|Mux62~1_combout ;
wire \register|Decoder0~7_combout ;
wire \register|Decoder0~3_combout ;
wire \register|reg_storage[577]~feeder_combout ;
wire \register|Decoder0~5_combout ;
wire \register|reg_storage[705]~feeder_combout ;
wire \register|Decoder0~1_combout ;
wire \register|Mux62~2_combout ;
wire \register|Mux62~3_combout ;
wire \register|Decoder0~19_combout ;
wire \register|Decoder0~17_combout ;
wire \register|Decoder0~18_combout ;
wire \register|Decoder0~16_combout ;
wire \register|Mux62~4_combout ;
wire \register|Mux62~5_combout ;
wire \register|Mux62~6_combout ;
wire \register|Mux62~9_combout ;
wire \register|Mux62~20_combout ;
wire \r2[1]~reg0_q ;
wire \r1[1]~reg0_Duplicate_2_q ;
wire \my_alu|Selector32~1_combout ;
wire \iparse|i5[0]~2_combout ;
wire \iparse|i5[0]~3_combout ;
wire \r2[0]~0_combout ;
wire \register|Mux63~17_combout ;
wire \register|Mux63~18_combout ;
wire \register|Mux63~10_combout ;
wire \register|Mux63~11_combout ;
wire \register|Mux63~12_combout ;
wire \register|Mux63~13_combout ;
wire \register|Mux63~14_combout ;
wire \register|Mux63~15_combout ;
wire \register|Mux63~16_combout ;
wire \register|Mux63~19_combout ;
wire \register|Decoder0~22_combout ;
wire \register|Mux63~7_combout ;
wire \register|Mux63~8_combout ;
wire \register|reg_storage[704]~feeder_combout ;
wire \register|Mux63~0_combout ;
wire \register|Mux63~1_combout ;
wire \register|Mux63~4_combout ;
wire \register|Mux63~5_combout ;
wire \register|Mux63~2_combout ;
wire \register|Mux63~3_combout ;
wire \register|Mux63~6_combout ;
wire \register|Mux63~9_combout ;
wire \register|Mux63~20_combout ;
wire \r2[0]~reg0_q ;
wire \Selector164~0_combout ;
wire \alu_control[3]~reg0_q ;
wire \my_alu|Selector30~5_combout ;
wire \iparse|i5[3]~8_combout ;
wire \iparse|i5[3]~9_combout ;
wire \r2[3]~3_combout ;
wire \my_alu|Selector30~3_combout ;
wire \register|Mux28~7_combout ;
wire \register|Mux28~8_combout ;
wire \register|reg_storage[771]~feeder_combout ;
wire \register|Mux28~0_combout ;
wire \register|Mux28~1_combout ;
wire \register|reg_storage[707]~feeder_combout ;
wire \register|Mux28~2_combout ;
wire \register|Mux28~3_combout ;
wire \register|reg_storage[675]~feeder_combout ;
wire \register|reg_storage[547]~feeder_combout ;
wire \register|Mux28~4_combout ;
wire \register|Mux28~5_combout ;
wire \register|Mux28~6_combout ;
wire \register|Mux28~9_combout ;
wire \register|reg_storage[291]~feeder_combout ;
wire \register|Mux28~10_combout ;
wire \register|Mux28~11_combout ;
wire \register|reg_storage[419]~feeder_combout ;
wire \register|Mux28~17_combout ;
wire \register|Mux28~18_combout ;
wire \register|Mux28~12_combout ;
wire \register|reg_storage[387]~feeder_combout ;
wire \register|Mux28~13_combout ;
wire \register|Mux28~14_combout ;
wire \register|Mux28~15_combout ;
wire \register|Mux28~16_combout ;
wire \register|Mux28~19_combout ;
wire \Selector124~0_combout ;
wire \r1[3]~reg0_Duplicate_2_q ;
wire \iparse|i5[2]~6_combout ;
wire \iparse|i5[2]~7_combout ;
wire \r2[2]~2_combout ;
wire \register|Mux61~17_combout ;
wire \register|Mux61~18_combout ;
wire \register|reg_storage[194]~feeder_combout ;
wire \register|reg_storage[450]~feeder_combout ;
wire \register|Mux61~10_combout ;
wire \register|Mux61~11_combout ;
wire \register|reg_storage[354]~feeder_combout ;
wire \register|Mux61~12_combout ;
wire \register|Mux61~13_combout ;
wire \register|reg_storage[258]~feeder_combout ;
wire \register|Mux61~14_combout ;
wire \register|Mux61~15_combout ;
wire \register|Mux61~16_combout ;
wire \register|Mux61~19_combout ;
wire \register|reg_storage[834]~feeder_combout ;
wire \register|Mux61~7_combout ;
wire \register|Mux61~8_combout ;
wire \register|Mux61~0_combout ;
wire \register|Mux61~1_combout ;
wire \register|reg_storage[674]~feeder_combout ;
wire \register|reg_storage[642]~feeder_combout ;
wire \register|Mux61~4_combout ;
wire \register|Mux61~5_combout ;
wire \register|Mux61~2_combout ;
wire \register|Mux61~3_combout ;
wire \register|Mux61~6_combout ;
wire \register|Mux61~9_combout ;
wire \register|Mux61~20_combout ;
wire \r2[2]~reg0_q ;
wire \r1[2]~reg0_Duplicate_2_q ;
wire \r1[0]~reg0_Duplicate_2_q ;
wire \my_alu|Add0~1 ;
wire \my_alu|Add0~3 ;
wire \my_alu|Add0~5 ;
wire \my_alu|Add0~6_combout ;
wire \my_alu|Add1~1 ;
wire \my_alu|Add1~3 ;
wire \my_alu|Add1~5 ;
wire \my_alu|Add1~6_combout ;
wire \my_alu|Selector30~11_combout ;
wire \my_alu|Selector30~12_combout ;
wire \iparse|i5[4]~10_combout ;
wire \iparse|i5[4]~11_combout ;
wire \r2[4]~4_combout ;
wire \register|reg_storage[836]~feeder_combout ;
wire \register|Mux59~7_combout ;
wire \register|Mux59~8_combout ;
wire \register|Mux59~2_combout ;
wire \register|Mux59~3_combout ;
wire \register|reg_storage[548]~feeder_combout ;
wire \register|reg_storage[644]~feeder_combout ;
wire \register|Mux59~4_combout ;
wire \register|Mux59~5_combout ;
wire \register|Mux59~6_combout ;
wire \register|reg_storage[708]~feeder_combout ;
wire \register|reg_storage[580]~feeder_combout ;
wire \register|Mux59~0_combout ;
wire \register|Mux59~1_combout ;
wire \register|Mux59~9_combout ;
wire \register|Mux59~10_combout ;
wire \register|Mux59~11_combout ;
wire \register|Mux59~17_combout ;
wire \register|Mux59~18_combout ;
wire \register|Mux59~12_combout ;
wire \register|Mux59~13_combout ;
wire \register|Mux59~14_combout ;
wire \register|Mux59~15_combout ;
wire \register|Mux59~16_combout ;
wire \register|Mux59~19_combout ;
wire \register|Mux59~20_combout ;
wire \r2[4]~reg0_q ;
wire \my_alu|Selector30~7_combout ;
wire \my_alu|Selector30~8_combout ;
wire \my_alu|Selector26~0_combout ;
wire \register|Mux2~0_combout ;
wire \register|Mux33~0_combout ;
wire \register|reg_storage[734]~feeder_combout ;
wire \register|Mux33~1_combout ;
wire \register|Mux36~0_combout ;
wire \register|Mux36~2_combout ;
wire \register|reg_storage[926]~feeder_combout ;
wire \register|Mux36~3_combout ;
wire \register|Mux36~4_combout ;
wire \register|Mux33~15_combout ;
wire \register|Mux33~16_combout ;
wire \register|Mux33~17_combout ;
wire \register|Mux33~18_combout ;
wire \register|Mux36~1_combout ;
wire \register|Mux33~12_combout ;
wire \register|Mux33~13_combout ;
wire \register|reg_storage[190]~feeder_combout ;
wire \register|Mux33~4_combout ;
wire \register|Mux33~5_combout ;
wire \register|reg_storage[158]~feeder_combout ;
wire \register|Mux33~6_combout ;
wire \register|Mux33~7_combout ;
wire \register|Mux33~8_combout ;
wire \register|reg_storage[350]~feeder_combout ;
wire \register|Mux33~2_combout ;
wire \register|Mux33~3_combout ;
wire \register|reg_storage[382]~feeder_combout ;
wire \register|Mux33~9_combout ;
wire \register|Mux33~10_combout ;
wire \register|Mux33~11_combout ;
wire \register|Mux33~14_combout ;
wire \register|Mux33~19_combout ;
wire \Selector1~0_combout ;
wire \r2[30]~reg0_q ;
wire \register|Mux2~1_combout ;
wire \my_alu|Selector12~0_combout ;
wire \register|reg_storage[913]~feeder_combout ;
wire \register|reg_storage[945]~feeder_combout ;
wire \register|Mux14~0_combout ;
wire \register|Mux14~1_combout ;
wire \register|Mux14~2_combout ;
wire \register|Mux14~3_combout ;
wire \register|Mux14~4_combout ;
wire \register|Mux14~5_combout ;
wire \register|Mux14~6_combout ;
wire \register|reg_storage[1009]~feeder_combout ;
wire \register|reg_storage[849]~feeder_combout ;
wire \register|Mux14~7_combout ;
wire \register|Mux14~8_combout ;
wire \register|Mux14~9_combout ;
wire \register|Mux14~10_combout ;
wire \register|Mux14~11_combout ;
wire \register|reg_storage[241]~feeder_combout ;
wire \register|reg_storage[433]~feeder_combout ;
wire \register|Mux14~17_combout ;
wire \register|reg_storage[497]~feeder_combout ;
wire \register|Mux14~18_combout ;
wire \register|reg_storage[465]~feeder_combout ;
wire \register|reg_storage[145]~feeder_combout ;
wire \register|Mux14~12_combout ;
wire \register|Mux14~13_combout ;
wire \register|Mux14~14_combout ;
wire \register|Mux14~15_combout ;
wire \register|Mux14~16_combout ;
wire \register|Mux14~19_combout ;
wire \Selector110~0_combout ;
wire \r1[17]~reg0_Duplicate_2feeder_combout ;
wire \r1[17]~reg0_Duplicate_2_q ;
wire \register|Mux47~10_combout ;
wire \register|Mux47~11_combout ;
wire \register|reg_storage[496]~feeder_combout ;
wire \register|reg_storage[432]~feeder_combout ;
wire \register|reg_storage[176]~feeder_combout ;
wire \register|reg_storage[240]~feeder_combout ;
wire \register|Mux47~17_combout ;
wire \register|Mux47~18_combout ;
wire \register|Mux47~12_combout ;
wire \register|Mux47~13_combout ;
wire \register|Mux47~14_combout ;
wire \register|Mux47~15_combout ;
wire \register|Mux47~16_combout ;
wire \register|Mux47~19_combout ;
wire \register|reg_storage[720]~feeder_combout ;
wire \register|Mux47~0_combout ;
wire \register|Mux47~1_combout ;
wire \register|Mux47~7_combout ;
wire \register|Mux47~8_combout ;
wire \register|reg_storage[688]~feeder_combout ;
wire \register|reg_storage[656]~feeder_combout ;
wire \register|reg_storage[528]~feeder_combout ;
wire \register|Mux47~4_combout ;
wire \register|Mux47~5_combout ;
wire \register|reg_storage[912]~feeder_combout ;
wire \register|Mux47~2_combout ;
wire \register|Mux47~3_combout ;
wire \register|Mux47~6_combout ;
wire \register|Mux47~9_combout ;
wire \register|Mux47~20_combout ;
wire \Selector15~0_combout ;
wire \r2[16]~reg0_q ;
wire \my_alu|Selector16~1_combout ;
wire \my_alu|SLL_4~0_combout ;
wire \my_alu|result~40_combout ;
wire \my_alu|Selector20~0_combout ;
wire \my_alu|Selector20~1_combout ;
wire \register|reg_storage[842]~feeder_combout ;
wire \register|Mux53~17_combout ;
wire \register|Mux53~18_combout ;
wire \register|reg_storage[714]~feeder_combout ;
wire \register|Mux53~10_combout ;
wire \register|Mux53~11_combout ;
wire \register|Mux53~12_combout ;
wire \register|Mux53~13_combout ;
wire \register|Mux53~14_combout ;
wire \register|Mux53~15_combout ;
wire \register|Mux53~16_combout ;
wire \register|Mux53~19_combout ;
wire \register|reg_storage[394]~feeder_combout ;
wire \register|reg_storage[138]~feeder_combout ;
wire \register|Mux53~0_combout ;
wire \register|Mux53~1_combout ;
wire \register|Mux53~7_combout ;
wire \register|Mux53~8_combout ;
wire \register|reg_storage[362]~feeder_combout ;
wire \register|reg_storage[298]~feeder_combout ;
wire \register|Mux53~2_combout ;
wire \register|Mux53~3_combout ;
wire \register|reg_storage[330]~feeder_combout ;
wire \register|Mux53~4_combout ;
wire \register|Mux53~5_combout ;
wire \register|Mux53~6_combout ;
wire \register|Mux53~9_combout ;
wire \r2[10]~10_combout ;
wire \Selector149~0_combout ;
wire \r2[10]~reg0_q ;
wire \my_alu|SLL_2~23_combout ;
wire \register|Mux52~7_combout ;
wire \register|Mux52~8_combout ;
wire \register|reg_storage[363]~feeder_combout ;
wire \register|reg_storage[299]~feeder_combout ;
wire \register|reg_storage[43]~feeder_combout ;
wire \register|Mux52~0_combout ;
wire \register|Mux52~1_combout ;
wire \register|Mux52~4_combout ;
wire \register|Mux52~5_combout ;
wire \register|reg_storage[395]~feeder_combout ;
wire \register|Mux52~2_combout ;
wire \register|Mux52~3_combout ;
wire \register|Mux52~6_combout ;
wire \register|Mux52~9_combout ;
wire \register|reg_storage[779]~feeder_combout ;
wire \register|Mux52~10_combout ;
wire \register|Mux52~11_combout ;
wire \register|reg_storage[715]~feeder_combout ;
wire \register|Mux52~12_combout ;
wire \register|Mux52~13_combout ;
wire \register|Mux52~14_combout ;
wire \register|Mux52~15_combout ;
wire \register|Mux52~16_combout ;
wire \register|Mux52~17_combout ;
wire \register|Mux52~18_combout ;
wire \register|Mux52~19_combout ;
wire \r2[11]~11_combout ;
wire \Selector148~0_combout ;
wire \r2[11]~reg0_q ;
wire \my_alu|Selector12~4_combout ;
wire \my_alu|Selector12~3_combout ;
wire \my_alu|Selector12~5_combout ;
wire \my_alu|SRL_2~44_combout ;
wire \my_alu|Selector30~0_combout ;
wire \my_alu|Selector30~1_combout ;
wire \register|Mux56~2_combout ;
wire \register|Mux56~3_combout ;
wire \register|reg_storage[263]~feeder_combout ;
wire \register|Mux56~4_combout ;
wire \register|Mux56~5_combout ;
wire \register|Mux56~6_combout ;
wire \register|reg_storage[487]~feeder_combout ;
wire \register|reg_storage[423]~feeder_combout ;
wire \register|Mux56~7_combout ;
wire \register|Mux56~8_combout ;
wire \register|reg_storage[295]~feeder_combout ;
wire \register|Mux56~0_combout ;
wire \register|Mux56~1_combout ;
wire \register|Mux56~9_combout ;
wire \register|reg_storage[903]~feeder_combout ;
wire \register|Mux56~10_combout ;
wire \register|Mux56~11_combout ;
wire \register|Mux56~17_combout ;
wire \register|Mux56~18_combout ;
wire \register|Mux56~14_combout ;
wire \register|Mux56~15_combout ;
wire \register|reg_storage[583]~feeder_combout ;
wire \register|reg_storage[711]~feeder_combout ;
wire \register|Mux56~12_combout ;
wire \register|Mux56~13_combout ;
wire \register|Mux56~16_combout ;
wire \register|Mux56~19_combout ;
wire \r2[7]~7_combout ;
wire \r2[7]~reg0feeder_combout ;
wire \Selector152~0_combout ;
wire \r2[7]~reg0_q ;
wire \register|reg_storage[198]~feeder_combout ;
wire \register|Mux57~0_combout ;
wire \register|reg_storage[454]~feeder_combout ;
wire \register|Mux57~1_combout ;
wire \register|reg_storage[230]~feeder_combout ;
wire \register|Mux57~7_combout ;
wire \register|Mux57~8_combout ;
wire \register|reg_storage[358]~feeder_combout ;
wire \register|Mux57~2_combout ;
wire \register|Mux57~3_combout ;
wire \register|reg_storage[326]~feeder_combout ;
wire \register|reg_storage[70]~feeder_combout ;
wire \register|reg_storage[262]~feeder_combout ;
wire \register|Mux57~4_combout ;
wire \register|Mux57~5_combout ;
wire \register|Mux57~6_combout ;
wire \register|Mux57~9_combout ;
wire \register|reg_storage[838]~feeder_combout ;
wire \register|Mux57~17_combout ;
wire \register|Mux57~18_combout ;
wire \register|reg_storage[742]~feeder_combout ;
wire \register|Mux57~10_combout ;
wire \register|Mux57~11_combout ;
wire \register|reg_storage[518]~feeder_combout ;
wire \register|Mux57~14_combout ;
wire \register|Mux57~15_combout ;
wire \register|reg_storage[902]~feeder_combout ;
wire \register|Mux57~12_combout ;
wire \register|reg_storage[806]~feeder_combout ;
wire \register|Mux57~13_combout ;
wire \register|Mux57~16_combout ;
wire \register|Mux57~19_combout ;
wire \r2[6]~6_combout ;
wire \Selector153~0_combout ;
wire \r2[6]~reg0_q ;
wire \register|Mux58~10_combout ;
wire \register|Mux58~11_combout ;
wire \register|reg_storage[837]~feeder_combout ;
wire \register|Mux58~17_combout ;
wire \register|Mux58~18_combout ;
wire \register|Mux58~14_combout ;
wire \register|Mux58~15_combout ;
wire \register|reg_storage[709]~feeder_combout ;
wire \register|Mux58~12_combout ;
wire \register|Mux58~13_combout ;
wire \register|Mux58~16_combout ;
wire \register|Mux58~19_combout ;
wire \register|reg_storage[37]~feeder_combout ;
wire \register|reg_storage[293]~feeder_combout ;
wire \register|Mux58~0_combout ;
wire \register|reg_storage[357]~feeder_combout ;
wire \register|Mux58~1_combout ;
wire \register|reg_storage[421]~feeder_combout ;
wire \register|Mux58~7_combout ;
wire \register|Mux58~8_combout ;
wire \register|reg_storage[5]~feeder_combout ;
wire \register|Mux58~4_combout ;
wire \register|Mux58~5_combout ;
wire \register|reg_storage[453]~feeder_combout ;
wire \register|reg_storage[389]~feeder_combout ;
wire \register|Mux58~2_combout ;
wire \register|Mux58~3_combout ;
wire \register|Mux58~6_combout ;
wire \register|Mux58~9_combout ;
wire \r2[5]~5_combout ;
wire \Selector154~0_combout ;
wire \r2[5]~reg0_q ;
wire \r1[4]~reg0_Duplicate_2_q ;
wire \my_alu|Add1~7 ;
wire \my_alu|Add1~9 ;
wire \my_alu|Add1~11 ;
wire \my_alu|Add1~13 ;
wire \my_alu|Add1~14_combout ;
wire \my_alu|Add0~7 ;
wire \my_alu|Add0~9 ;
wire \my_alu|Add0~11 ;
wire \my_alu|Add0~13 ;
wire \my_alu|Add0~14_combout ;
wire \my_alu|Selector26~4_combout ;
wire \my_alu|Selector26~5_combout ;
wire \my_alu|Selector30~2_combout ;
wire \r1[8]~reg0_Duplicate_2_q ;
wire \register|reg_storage[200]~feeder_combout ;
wire \register|reg_storage[456]~feeder_combout ;
wire \register|Mux55~0_combout ;
wire \register|Mux55~1_combout ;
wire \register|reg_storage[8]~feeder_combout ;
wire \register|reg_storage[264]~feeder_combout ;
wire \register|Mux55~4_combout ;
wire \register|reg_storage[328]~feeder_combout ;
wire \register|Mux55~5_combout ;
wire \register|Mux55~2_combout ;
wire \register|Mux55~3_combout ;
wire \register|Mux55~6_combout ;
wire \register|reg_storage[232]~feeder_combout ;
wire \register|Mux55~7_combout ;
wire \register|Mux55~8_combout ;
wire \register|Mux55~9_combout ;
wire \register|Mux55~10_combout ;
wire \register|Mux55~11_combout ;
wire \register|reg_storage[904]~feeder_combout ;
wire \register|Mux55~12_combout ;
wire \register|Mux55~13_combout ;
wire \register|reg_storage[520]~feeder_combout ;
wire \register|Mux55~14_combout ;
wire \register|Mux55~15_combout ;
wire \register|Mux55~16_combout ;
wire \register|Mux55~17_combout ;
wire \register|reg_storage[1000]~feeder_combout ;
wire \register|Mux55~18_combout ;
wire \register|Mux55~19_combout ;
wire \r2[8]~8_combout ;
wire \Selector151~0_combout ;
wire \r2[8]~reg0_q ;
wire \my_alu|Selector25~0_combout ;
wire \my_alu|Selector5~0_combout ;
wire \my_alu|Selector12~2_combout ;
wire \register|Mux39~0_combout ;
wire \register|Mux39~1_combout ;
wire \register|reg_storage[1016]~feeder_combout ;
wire \register|reg_storage[888]~feeder_combout ;
wire \register|reg_storage[856]~feeder_combout ;
wire \register|Mux39~7_combout ;
wire \register|Mux39~8_combout ;
wire \register|reg_storage[536]~feeder_combout ;
wire \register|Mux39~4_combout ;
wire \register|Mux39~5_combout ;
wire \register|Mux39~2_combout ;
wire \register|Mux39~3_combout ;
wire \register|Mux39~6_combout ;
wire \register|Mux39~9_combout ;
wire \register|reg_storage[472]~feeder_combout ;
wire \register|Mux39~10_combout ;
wire \register|Mux39~11_combout ;
wire \register|Mux39~17_combout ;
wire \register|Mux39~18_combout ;
wire \register|Mux39~12_combout ;
wire \register|reg_storage[312]~feeder_combout ;
wire \register|Mux39~13_combout ;
wire \register|Mux39~14_combout ;
wire \register|Mux39~15_combout ;
wire \register|Mux39~16_combout ;
wire \register|Mux39~19_combout ;
wire \register|Mux39~20_combout ;
wire \Selector7~0_combout ;
wire \r2[24]~reg0_q ;
wire \register|reg_storage[247]~feeder_combout ;
wire \register|reg_storage[503]~feeder_combout ;
wire \register|reg_storage[183]~feeder_combout ;
wire \register|reg_storage[439]~feeder_combout ;
wire \register|Mux40~17_combout ;
wire \register|Mux40~18_combout ;
wire \register|Mux40~10_combout ;
wire \register|Mux40~11_combout ;
wire \register|Mux40~12_combout ;
wire \register|Mux40~13_combout ;
wire \register|Mux40~14_combout ;
wire \register|Mux40~15_combout ;
wire \register|Mux40~16_combout ;
wire \register|Mux40~19_combout ;
wire \register|reg_storage[1015]~feeder_combout ;
wire \register|reg_storage[887]~feeder_combout ;
wire \register|reg_storage[855]~feeder_combout ;
wire \register|Mux40~7_combout ;
wire \register|Mux40~8_combout ;
wire \register|Mux40~4_combout ;
wire \register|Mux40~5_combout ;
wire \register|reg_storage[631]~feeder_combout ;
wire \register|Mux40~2_combout ;
wire \register|Mux40~3_combout ;
wire \register|Mux40~6_combout ;
wire \register|Mux40~0_combout ;
wire \register|reg_storage[919]~feeder_combout ;
wire \register|Mux40~1_combout ;
wire \register|Mux40~9_combout ;
wire \register|Mux40~20_combout ;
wire \Selector8~0_combout ;
wire \r2[23]~reg0_q ;
wire \register|reg_storage[726]~feeder_combout ;
wire \register|reg_storage[630]~feeder_combout ;
wire \register|Mux41~0_combout ;
wire \register|Mux41~1_combout ;
wire \register|reg_storage[1014]~feeder_combout ;
wire \register|reg_storage[988]~feeder_combout ;
wire \register|reg_storage[854]~feeder_combout ;
wire \register|Mux41~7_combout ;
wire \register|Mux41~8_combout ;
wire \register|Mux41~2_combout ;
wire \register|Mux41~3_combout ;
wire \register|reg_storage[534]~feeder_combout ;
wire \register|Mux41~4_combout ;
wire \register|Mux41~5_combout ;
wire \register|Mux41~6_combout ;
wire \register|Mux41~9_combout ;
wire \register|reg_storage[470]~feeder_combout ;
wire \register|Mux41~10_combout ;
wire \register|Mux41~11_combout ;
wire \register|reg_storage[182]~feeder_combout ;
wire \register|Mux41~17_combout ;
wire \register|Mux41~18_combout ;
wire \register|Mux41~14_combout ;
wire \register|Mux41~15_combout ;
wire \register|Mux41~12_combout ;
wire \register|Mux41~13_combout ;
wire \register|Mux41~16_combout ;
wire \register|Mux41~19_combout ;
wire \register|Mux41~20_combout ;
wire \Selector9~0_combout ;
wire \r2[22]~reg0_q ;
wire \my_alu|SRL_1~5_combout ;
wire \my_alu|SRL_2~30_combout ;
wire \my_alu|SRL_8~36_combout ;
wire \my_alu|Selector12~6_combout ;
wire \my_alu|SLL_1~0_combout ;
wire \my_alu|SLL_2~4_combout ;
wire \my_alu|SLL_2~5_combout ;
wire \my_alu|SLL_2~6_combout ;
wire \my_alu|SLL_8~5_combout ;
wire \my_alu|SLL_8~6_combout ;
wire \my_alu|Selector11~4_combout ;
wire \my_alu|Selector20~8_combout ;
wire \register|reg_storage[495]~feeder_combout ;
wire \register|reg_storage[239]~feeder_combout ;
wire \register|reg_storage[431]~feeder_combout ;
wire \register|reg_storage[175]~feeder_combout ;
wire \register|Mux48~17_combout ;
wire \register|Mux48~18_combout ;
wire \register|Mux48~14_combout ;
wire \register|Mux48~15_combout ;
wire \register|reg_storage[207]~feeder_combout ;
wire \register|Mux48~12_combout ;
wire \register|Mux48~13_combout ;
wire \register|Mux48~16_combout ;
wire \register|reg_storage[303]~feeder_combout ;
wire \register|Mux48~10_combout ;
wire \register|Mux48~11_combout ;
wire \register|Mux48~19_combout ;
wire \register|Mux48~0_combout ;
wire \register|Mux48~1_combout ;
wire \register|Mux48~7_combout ;
wire \register|Mux48~8_combout ;
wire \register|reg_storage[527]~feeder_combout ;
wire \register|Mux48~4_combout ;
wire \register|Mux48~5_combout ;
wire \register|reg_storage[591]~feeder_combout ;
wire \register|reg_storage[719]~feeder_combout ;
wire \register|Mux48~2_combout ;
wire \register|Mux48~3_combout ;
wire \register|Mux48~6_combout ;
wire \register|Mux48~9_combout ;
wire \register|Mux48~20_combout ;
wire \Selector16~0_combout ;
wire \r2[15]~reg0_q ;
wire \register|Mux49~17_combout ;
wire \register|Mux49~18_combout ;
wire \register|reg_storage[398]~feeder_combout ;
wire \register|Mux49~10_combout ;
wire \register|Mux49~11_combout ;
wire \register|reg_storage[14]~feeder_combout ;
wire \register|reg_storage[270]~feeder_combout ;
wire \register|Mux49~14_combout ;
wire \register|reg_storage[334]~feeder_combout ;
wire \register|Mux49~15_combout ;
wire \register|Mux49~12_combout ;
wire \register|Mux49~13_combout ;
wire \register|Mux49~16_combout ;
wire \register|Mux49~19_combout ;
wire \register|Mux49~0_combout ;
wire \register|Mux49~1_combout ;
wire \register|Mux49~7_combout ;
wire \register|Mux49~8_combout ;
wire \register|Mux49~2_combout ;
wire \register|Mux49~3_combout ;
wire \register|reg_storage[686]~feeder_combout ;
wire \register|reg_storage[526]~feeder_combout ;
wire \register|Mux49~4_combout ;
wire \register|Mux49~5_combout ;
wire \register|Mux49~6_combout ;
wire \register|Mux49~9_combout ;
wire \register|Mux49~20_combout ;
wire \Selector17~0_combout ;
wire \r2[14]~reg0_q ;
wire \register|reg_storage[333]~feeder_combout ;
wire \register|reg_storage[13]~feeder_combout ;
wire \register|Mux50~14_combout ;
wire \register|Mux50~15_combout ;
wire \register|reg_storage[141]~feeder_combout ;
wire \register|Mux50~12_combout ;
wire \register|Mux50~13_combout ;
wire \register|Mux50~16_combout ;
wire \register|reg_storage[365]~feeder_combout ;
wire \register|reg_storage[301]~feeder_combout ;
wire \register|Mux50~10_combout ;
wire \register|Mux50~11_combout ;
wire \register|reg_storage[429]~feeder_combout ;
wire \register|reg_storage[173]~feeder_combout ;
wire \register|Mux50~17_combout ;
wire \register|reg_storage[493]~feeder_combout ;
wire \register|Mux50~18_combout ;
wire \register|Mux50~19_combout ;
wire \register|Mux50~0_combout ;
wire \register|Mux50~1_combout ;
wire \register|reg_storage[979]~feeder_combout ;
wire \register|Mux50~7_combout ;
wire \register|Mux50~8_combout ;
wire \register|reg_storage[717]~feeder_combout ;
wire \register|Mux50~2_combout ;
wire \register|Mux50~3_combout ;
wire \register|reg_storage[685]~feeder_combout ;
wire \register|Mux50~4_combout ;
wire \register|Mux50~5_combout ;
wire \register|Mux50~6_combout ;
wire \register|Mux50~9_combout ;
wire \register|Mux50~20_combout ;
wire \Selector18~0_combout ;
wire \r2[13]~reg0_q ;
wire \my_alu|SRL_2~13_combout ;
wire \my_alu|SRL_2~14_combout ;
wire \my_alu|SRL_2~15_combout ;
wire \my_alu|Add2~1 ;
wire \my_alu|Add2~3 ;
wire \my_alu|Add2~5 ;
wire \my_alu|Add2~7 ;
wire \my_alu|Add2~9 ;
wire \my_alu|Add2~11 ;
wire \my_alu|Add2~12_combout ;
wire \my_alu|SLL_2~8_combout ;
wire \my_alu|WideOr0~0_combout ;
wire \my_alu|WideOr0~1_combout ;
wire \my_alu|WideOr0~1clkctrl_outclk ;
wire \my_alu|SRL_4~1_combout ;
wire \my_alu|Selector7~2_combout ;
wire \my_alu|Selector7~1_combout ;
wire \my_alu|SLL_4~5_combout ;
wire \my_alu|Selector4~7_combout ;
wire \my_alu|SLL_2~28_combout ;
wire \my_alu|SLL_2~26_combout ;
wire \my_alu|SLL_2~29_combout ;
wire \my_alu|SLL_2~35_combout ;
wire \my_alu|SLL_2~37_combout ;
wire \my_alu|SLL_2~38_combout ;
wire \my_alu|SLL_4~15_combout ;
wire \my_alu|Selector30~6_combout ;
wire \my_alu|SLL_8~2_combout ;
wire \my_alu|SLL_2~45_combout ;
wire \my_alu|SLL_2~43_combout ;
wire \my_alu|SLL_2~46_combout ;
wire \my_alu|SLL_1~3_combout ;
wire \my_alu|Selector4~4_combout ;
wire \register|Mux37~0_combout ;
wire \register|Mux37~1_combout ;
wire \register|reg_storage[922]~feeder_combout ;
wire \register|Mux37~15_combout ;
wire \register|Mux37~16_combout ;
wire \register|Mux37~17_combout ;
wire \register|Mux37~18_combout ;
wire \register|reg_storage[570]~feeder_combout ;
wire \register|Mux37~12_combout ;
wire \register|Mux37~13_combout ;
wire \register|reg_storage[378]~feeder_combout ;
wire \register|reg_storage[250]~feeder_combout ;
wire \register|reg_storage[122]~feeder_combout ;
wire \register|Mux37~9_combout ;
wire \register|Mux37~10_combout ;
wire \register|reg_storage[346]~feeder_combout ;
wire \register|reg_storage[90]~feeder_combout ;
wire \register|Mux37~2_combout ;
wire \register|Mux37~3_combout ;
wire \register|Mux37~6_combout ;
wire \register|Mux37~7_combout ;
wire \register|Mux37~4_combout ;
wire \register|Mux37~5_combout ;
wire \register|Mux37~8_combout ;
wire \register|Mux37~11_combout ;
wire \register|Mux37~14_combout ;
wire \register|Mux37~19_combout ;
wire \Selector5~0_combout ;
wire \r2[26]~reg0_q ;
wire \my_alu|result~26_combout ;
wire \my_alu|Selector6~5_combout ;
wire \register|reg_storage[1017]~feeder_combout ;
wire \register|reg_storage[857]~feeder_combout ;
wire \register|reg_storage[991]~feeder_combout ;
wire \register|Mux6~7_combout ;
wire \register|Mux6~8_combout ;
wire \register|Mux6~0_combout ;
wire \register|Mux6~1_combout ;
wire \register|reg_storage[761]~feeder_combout ;
wire \register|reg_storage[633]~feeder_combout ;
wire \register|reg_storage[729]~feeder_combout ;
wire \register|Mux6~2_combout ;
wire \register|Mux6~3_combout ;
wire \register|reg_storage[537]~feeder_combout ;
wire \register|Mux6~4_combout ;
wire \register|Mux6~5_combout ;
wire \register|Mux6~6_combout ;
wire \register|Mux6~9_combout ;
wire \register|Mux6~10_combout ;
wire \register|Mux6~11_combout ;
wire \register|reg_storage[249]~feeder_combout ;
wire \register|reg_storage[505]~feeder_combout ;
wire \register|reg_storage[185]~feeder_combout ;
wire \register|reg_storage[441]~feeder_combout ;
wire \register|Mux6~17_combout ;
wire \register|Mux6~18_combout ;
wire \register|reg_storage[345]~feeder_combout ;
wire \register|reg_storage[25]~feeder_combout ;
wire \register|Mux6~14_combout ;
wire \register|Mux6~15_combout ;
wire \register|reg_storage[473]~feeder_combout ;
wire \register|reg_storage[217]~feeder_combout ;
wire \register|reg_storage[153]~feeder_combout ;
wire \register|Mux6~12_combout ;
wire \register|Mux6~13_combout ;
wire \register|Mux6~16_combout ;
wire \register|Mux6~19_combout ;
wire \Selector102~0_combout ;
wire \r1[25]~reg0_Duplicate_1_q ;
wire \my_alu|result~25_combout ;
wire \my_alu|Add0~49 ;
wire \my_alu|Add0~50_combout ;
wire \register|Mux42~10_combout ;
wire \register|Mux42~11_combout ;
wire \register|reg_storage[469]~feeder_combout ;
wire \register|reg_storage[149]~feeder_combout ;
wire \register|Mux42~12_combout ;
wire \register|reg_storage[405]~feeder_combout ;
wire \register|Mux42~13_combout ;
wire \register|reg_storage[277]~feeder_combout ;
wire \register|Mux42~14_combout ;
wire \register|Mux42~15_combout ;
wire \register|Mux42~16_combout ;
wire \register|reg_storage[501]~feeder_combout ;
wire \register|reg_storage[245]~feeder_combout ;
wire \register|reg_storage[437]~feeder_combout ;
wire \register|Mux42~17_combout ;
wire \register|Mux42~18_combout ;
wire \register|Mux42~19_combout ;
wire \register|reg_storage[885]~feeder_combout ;
wire \register|reg_storage[1013]~feeder_combout ;
wire \register|Mux42~7_combout ;
wire \register|Mux42~8_combout ;
wire \register|Mux42~4_combout ;
wire \register|Mux42~5_combout ;
wire \register|reg_storage[629]~feeder_combout ;
wire \register|Mux42~2_combout ;
wire \register|Mux42~3_combout ;
wire \register|Mux42~6_combout ;
wire \register|Mux42~0_combout ;
wire \register|Mux42~1_combout ;
wire \register|Mux42~9_combout ;
wire \register|Mux42~20_combout ;
wire \Selector10~0_combout ;
wire \r2[21]~reg0_q ;
wire \register|Mux43~4_combout ;
wire \register|Mux43~5_combout ;
wire \register|Mux43~2_combout ;
wire \register|Mux43~3_combout ;
wire \register|Mux43~6_combout ;
wire \register|reg_storage[628]~feeder_combout ;
wire \register|Mux43~0_combout ;
wire \register|Mux43~1_combout ;
wire \register|Mux43~7_combout ;
wire \register|Mux43~8_combout ;
wire \register|Mux43~9_combout ;
wire \register|reg_storage[212]~feeder_combout ;
wire \register|reg_storage[468]~feeder_combout ;
wire \register|reg_storage[148]~feeder_combout ;
wire \register|reg_storage[404]~feeder_combout ;
wire \register|Mux43~10_combout ;
wire \register|Mux43~11_combout ;
wire \register|reg_storage[84]~feeder_combout ;
wire \register|Mux43~14_combout ;
wire \register|Mux43~15_combout ;
wire \register|reg_storage[372]~feeder_combout ;
wire \register|reg_storage[52]~feeder_combout ;
wire \register|Mux43~12_combout ;
wire \register|reg_storage[308]~feeder_combout ;
wire \register|Mux43~13_combout ;
wire \register|Mux43~16_combout ;
wire \register|Mux43~17_combout ;
wire \register|reg_storage[500]~feeder_combout ;
wire \register|reg_storage[436]~feeder_combout ;
wire \register|Mux43~18_combout ;
wire \register|Mux43~19_combout ;
wire \register|Mux43~20_combout ;
wire \Selector11~0_combout ;
wire \r2[20]~reg0_q ;
wire \register|Mux44~10_combout ;
wire \register|Mux44~11_combout ;
wire \register|reg_storage[243]~feeder_combout ;
wire \register|reg_storage[435]~feeder_combout ;
wire \register|Mux44~17_combout ;
wire \register|Mux44~18_combout ;
wire \register|reg_storage[275]~feeder_combout ;
wire \register|Mux44~14_combout ;
wire \register|Mux44~15_combout ;
wire \register|reg_storage[403]~feeder_combout ;
wire \register|reg_storage[467]~feeder_combout ;
wire \register|reg_storage[147]~feeder_combout ;
wire \register|Mux44~12_combout ;
wire \register|Mux44~13_combout ;
wire \register|Mux44~16_combout ;
wire \register|Mux44~19_combout ;
wire \register|Mux44~0_combout ;
wire \register|Mux44~1_combout ;
wire \register|Mux44~4_combout ;
wire \register|Mux44~5_combout ;
wire \register|reg_storage[627]~feeder_combout ;
wire \register|Mux44~2_combout ;
wire \register|Mux44~3_combout ;
wire \register|Mux44~6_combout ;
wire \register|Mux44~7_combout ;
wire \register|Mux44~8_combout ;
wire \register|Mux44~9_combout ;
wire \register|Mux44~20_combout ;
wire \Selector12~0_combout ;
wire \r2[19]~reg0_q ;
wire \register|reg_storage[722]~feeder_combout ;
wire \register|reg_storage[626]~feeder_combout ;
wire \register|Mux45~0_combout ;
wire \register|Mux45~1_combout ;
wire \register|Mux45~7_combout ;
wire \register|Mux45~8_combout ;
wire \register|reg_storage[658]~feeder_combout ;
wire \register|reg_storage[530]~feeder_combout ;
wire \register|Mux45~4_combout ;
wire \register|Mux45~5_combout ;
wire \register|Mux45~2_combout ;
wire \register|Mux45~3_combout ;
wire \register|Mux45~6_combout ;
wire \register|Mux45~9_combout ;
wire \register|reg_storage[466]~feeder_combout ;
wire \register|reg_storage[402]~feeder_combout ;
wire \register|Mux45~10_combout ;
wire \register|Mux45~11_combout ;
wire \register|reg_storage[434]~feeder_combout ;
wire \register|reg_storage[178]~feeder_combout ;
wire \register|Mux45~17_combout ;
wire \register|Mux45~18_combout ;
wire \register|Mux45~14_combout ;
wire \register|Mux45~15_combout ;
wire \register|Mux45~12_combout ;
wire \register|Mux45~13_combout ;
wire \register|Mux45~16_combout ;
wire \register|Mux45~19_combout ;
wire \register|Mux45~20_combout ;
wire \Selector13~0_combout ;
wire \r2[18]~reg0_q ;
wire \my_alu|Add1~31 ;
wire \my_alu|Add1~33 ;
wire \my_alu|Add1~35 ;
wire \my_alu|Add1~37 ;
wire \my_alu|Add1~39 ;
wire \my_alu|Add1~41 ;
wire \my_alu|Add1~43 ;
wire \my_alu|Add1~45 ;
wire \my_alu|Add1~47 ;
wire \my_alu|Add1~49 ;
wire \my_alu|Add1~50_combout ;
wire \my_alu|Selector7~8_combout ;
wire \my_alu|Selector7~9_combout ;
wire \my_alu|Selector12~1_combout ;
wire \my_alu|Selector7~10_combout ;
wire \my_alu|Selector7~11_combout ;
wire \register|Mux51~0_combout ;
wire \register|Mux51~1_combout ;
wire \register|Mux51~7_combout ;
wire \register|Mux51~8_combout ;
wire \register|Mux51~2_combout ;
wire \register|Mux51~3_combout ;
wire \register|reg_storage[684]~feeder_combout ;
wire \register|reg_storage[524]~feeder_combout ;
wire \register|Mux51~4_combout ;
wire \register|Mux51~5_combout ;
wire \register|Mux51~6_combout ;
wire \register|Mux51~9_combout ;
wire \register|Mux51~10_combout ;
wire \register|Mux51~11_combout ;
wire \register|reg_storage[332]~feeder_combout ;
wire \register|reg_storage[76]~feeder_combout ;
wire \register|reg_storage[268]~feeder_combout ;
wire \register|Mux51~14_combout ;
wire \register|Mux51~15_combout ;
wire \register|reg_storage[364]~feeder_combout ;
wire \register|Mux51~12_combout ;
wire \register|Mux51~13_combout ;
wire \register|Mux51~16_combout ;
wire \register|reg_storage[236]~feeder_combout ;
wire \register|Mux51~17_combout ;
wire \register|Mux51~18_combout ;
wire \register|Mux51~19_combout ;
wire \register|Mux51~20_combout ;
wire \Selector19~0_combout ;
wire \r2[12]~reg0_q ;
wire \register|Mux54~7_combout ;
wire \register|Mux54~8_combout ;
wire \register|reg_storage[105]~feeder_combout ;
wire \register|reg_storage[297]~feeder_combout ;
wire \register|reg_storage[41]~feeder_combout ;
wire \register|Mux54~0_combout ;
wire \register|Mux54~1_combout ;
wire \register|Mux54~4_combout ;
wire \register|Mux54~5_combout ;
wire \register|reg_storage[457]~feeder_combout ;
wire \register|reg_storage[201]~feeder_combout ;
wire \register|reg_storage[137]~feeder_combout ;
wire \register|Mux54~2_combout ;
wire \register|Mux54~3_combout ;
wire \register|Mux54~6_combout ;
wire \register|Mux54~9_combout ;
wire \register|Mux54~10_combout ;
wire \register|Mux54~11_combout ;
wire \register|reg_storage[841]~feeder_combout ;
wire \register|Mux54~17_combout ;
wire \register|Mux54~18_combout ;
wire \register|reg_storage[585]~feeder_combout ;
wire \register|Mux54~12_combout ;
wire \register|Mux54~13_combout ;
wire \register|Mux54~14_combout ;
wire \register|Mux54~15_combout ;
wire \register|Mux54~16_combout ;
wire \register|Mux54~19_combout ;
wire \r2[9]~9_combout ;
wire \r2[9]~reg0feeder_combout ;
wire \Selector150~0_combout ;
wire \r2[9]~reg0_q ;
wire \my_alu|Add2~17 ;
wire \my_alu|Add2~19 ;
wire \my_alu|Add2~21 ;
wire \my_alu|Add2~23 ;
wire \my_alu|Add2~25 ;
wire \my_alu|Add2~26_combout ;
wire \my_alu|SRL_8~42_combout ;
wire \my_alu|SLL_2~21_combout ;
wire \my_alu|SLL_2~24_combout ;
wire \my_alu|SLL_4~12_combout ;
wire \my_alu|SLL_2~47_combout ;
wire \my_alu|SLL_2~48_combout ;
wire \my_alu|Selector7~0_combout ;
wire \my_alu|Selector7~3_combout ;
wire \my_alu|SLL_2~39_combout ;
wire \my_alu|SLL_2~40_combout ;
wire \my_alu|SLL_8~8_combout ;
wire \my_alu|SLL_2~12_combout ;
wire \my_alu|SLL_2~16_combout ;
wire \my_alu|SLL_4~3_combout ;
wire \my_alu|SLL_8~11_combout ;
wire \my_alu|Selector7~4_combout ;
wire \my_alu|Selector7~5_combout ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \register|reg_storage[763]~feeder_combout ;
wire \register|Mux36~15_combout ;
wire \register|Mux36~16_combout ;
wire \register|reg_storage[635]~feeder_combout ;
wire \register|reg_storage[539]~feeder_combout ;
wire \register|Mux36~17_combout ;
wire \register|Mux36~18_combout ;
wire \register|Mux36~19_combout ;
wire \register|Mux36~20_combout ;
wire \register|Mux36~21_combout ;
wire \register|Mux36~22_combout ;
wire \register|Mux36~23_combout ;
wire \register|Mux36~12_combout ;
wire \register|Mux36~13_combout ;
wire \register|Mux36~5_combout ;
wire \register|reg_storage[187]~feeder_combout ;
wire \register|Mux36~6_combout ;
wire \register|Mux36~9_combout ;
wire \register|Mux36~10_combout ;
wire \register|reg_storage[347]~feeder_combout ;
wire \register|reg_storage[219]~feeder_combout ;
wire \register|reg_storage[91]~feeder_combout ;
wire \register|Mux36~7_combout ;
wire \register|Mux36~8_combout ;
wire \register|Mux36~11_combout ;
wire \register|Mux36~14_combout ;
wire \register|Mux36~24_combout ;
wire \Selector4~0_combout ;
wire \r2[27]~reg0_q ;
wire \register|Mux35~5_combout ;
wire \register|Mux35~6_combout ;
wire \register|Mux35~7_combout ;
wire \register|Mux35~23_combout ;
wire \register|Mux35~2_combout ;
wire \register|Mux35~3_combout ;
wire \register|Mux35~4_combout ;
wire \register|Mux35~8_combout ;
wire \register|Mux35~9_combout ;
wire \register|Mux35~10_combout ;
wire \register|Mux35~13_combout ;
wire \register|Mux35~14_combout ;
wire \register|reg_storage[380]~feeder_combout ;
wire \register|Mux35~11_combout ;
wire \register|Mux35~12_combout ;
wire \register|Mux35~15_combout ;
wire \register|Mux35~18_combout ;
wire \register|Mux35~19_combout ;
wire \register|Mux35~16_combout ;
wire \register|Mux35~17_combout ;
wire \register|Mux35~20_combout ;
wire \register|Mux35~21_combout ;
wire \register|Mux35~22_combout ;
wire \Selector3~0_combout ;
wire \r2[28]~reg0_q ;
wire \register|reg_storage[925]~feeder_combout ;
wire \register|Mux34~15_combout ;
wire \register|Mux34~16_combout ;
wire \register|Mux34~17_combout ;
wire \register|Mux34~18_combout ;
wire \register|reg_storage[765]~feeder_combout ;
wire \register|Mux34~10_combout ;
wire \register|Mux34~11_combout ;
wire \register|Mux34~12_combout ;
wire \register|Mux34~13_combout ;
wire \register|Mux34~14_combout ;
wire \register|Mux34~0_combout ;
wire \register|Mux34~1_combout ;
wire \register|Mux34~7_combout ;
wire \register|Mux34~8_combout ;
wire \register|Mux34~2_combout ;
wire \register|Mux34~3_combout ;
wire \register|reg_storage[413]~feeder_combout ;
wire \register|reg_storage[29]~feeder_combout ;
wire \register|reg_storage[285]~feeder_combout ;
wire \register|Mux34~4_combout ;
wire \register|Mux34~5_combout ;
wire \register|Mux34~6_combout ;
wire \register|Mux34~9_combout ;
wire \register|Mux34~19_combout ;
wire \Selector2~0_combout ;
wire \r2[29]~reg0_q ;
wire \register|Mux32~10_combout ;
wire \register|Mux32~11_combout ;
wire \register|Mux32~12_combout ;
wire \register|Mux32~13_combout ;
wire \register|Mux32~14_combout ;
wire \register|Mux32~15_combout ;
wire \register|Mux32~16_combout ;
wire \register|Mux32~17_combout ;
wire \register|Mux32~18_combout ;
wire \register|reg_storage[383]~feeder_combout ;
wire \register|reg_storage[255]~feeder_combout ;
wire \register|Mux32~7_combout ;
wire \register|Mux32~8_combout ;
wire \register|reg_storage[63]~feeder_combout ;
wire \register|Mux32~0_combout ;
wire \register|Mux32~1_combout ;
wire \register|Mux32~2_combout ;
wire \register|Mux32~3_combout ;
wire \register|reg_storage[415]~feeder_combout ;
wire \register|Mux32~4_combout ;
wire \register|Mux32~5_combout ;
wire \register|Mux32~6_combout ;
wire \register|Mux32~9_combout ;
wire \register|Mux32~19_combout ;
wire \Selector0~0_combout ;
wire \r2[31]~reg0_q ;
wire \my_alu|Mult0|auto_generated|mac_mult3~dataout ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~0 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~1 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~2 ;
wire \my_alu|Mult0|auto_generated|mac_mult3~3 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~dataout ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~0 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~1 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~2 ;
wire \my_alu|Mult0|auto_generated|mac_mult5~3 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \my_alu|Mult0|auto_generated|mac_out6~dataout ;
wire \my_alu|Mult0|auto_generated|mac_out4~dataout ;
wire \my_alu|Mult0|auto_generated|op_2~1 ;
wire \my_alu|Mult0|auto_generated|op_2~3 ;
wire \my_alu|Mult0|auto_generated|op_2~5 ;
wire \my_alu|Mult0|auto_generated|op_2~7 ;
wire \my_alu|Mult0|auto_generated|op_2~9 ;
wire \my_alu|Mult0|auto_generated|op_2~11 ;
wire \my_alu|Mult0|auto_generated|op_2~13 ;
wire \my_alu|Mult0|auto_generated|op_2~14_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \my_alu|Mult0|auto_generated|op_2~12_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \my_alu|Mult0|auto_generated|op_2~10_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \my_alu|Mult0|auto_generated|op_2~8_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \my_alu|Mult0|auto_generated|op_2~6_combout ;
wire \my_alu|Mult0|auto_generated|op_2~4_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \my_alu|Mult0|auto_generated|op_2~2_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \my_alu|Mult0|auto_generated|op_2~0_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \my_alu|Mult0|auto_generated|op_1~1 ;
wire \my_alu|Mult0|auto_generated|op_1~3 ;
wire \my_alu|Mult0|auto_generated|op_1~5 ;
wire \my_alu|Mult0|auto_generated|op_1~7 ;
wire \my_alu|Mult0|auto_generated|op_1~9 ;
wire \my_alu|Mult0|auto_generated|op_1~11 ;
wire \my_alu|Mult0|auto_generated|op_1~13 ;
wire \my_alu|Mult0|auto_generated|op_1~14_combout ;
wire \my_alu|Selector7~6_combout ;
wire \my_alu|Selector7~7_combout ;
wire \my_alu|Selector7~12_combout ;
wire \Selector44~0_combout ;
wire \wd[28]~0_combout ;
wire \wd[25]~reg0_q ;
wire \register|Mux38~10_combout ;
wire \register|Mux38~11_combout ;
wire \register|Mux38~17_combout ;
wire \register|Mux38~18_combout ;
wire \register|Mux38~12_combout ;
wire \register|Mux38~13_combout ;
wire \register|Mux38~14_combout ;
wire \register|Mux38~15_combout ;
wire \register|Mux38~16_combout ;
wire \register|Mux38~19_combout ;
wire \register|Mux38~7_combout ;
wire \register|Mux38~8_combout ;
wire \register|Mux38~0_combout ;
wire \register|Mux38~1_combout ;
wire \register|Mux38~4_combout ;
wire \register|Mux38~5_combout ;
wire \register|Mux38~2_combout ;
wire \register|Mux38~3_combout ;
wire \register|Mux38~6_combout ;
wire \register|Mux38~9_combout ;
wire \register|Mux38~20_combout ;
wire \Selector6~0_combout ;
wire \r2[25]~reg0_q ;
wire \my_alu|Add0~51 ;
wire \my_alu|Add0~52_combout ;
wire \my_alu|Add1~51 ;
wire \my_alu|Add1~52_combout ;
wire \my_alu|Selector6~6_combout ;
wire \my_alu|Selector6~7_combout ;
wire \my_alu|SRL_4~2_combout ;
wire \my_alu|SRL_2~29_combout ;
wire \my_alu|SRL_2~32_combout ;
wire \my_alu|SRL_2~33_combout ;
wire \my_alu|SRL_4~3_combout ;
wire \my_alu|SRL_8~55_combout ;
wire \my_alu|Selector6~8_combout ;
wire \my_alu|Add2~27 ;
wire \my_alu|Add2~28_combout ;
wire \my_alu|SLL_2~33_combout ;
wire \my_alu|SLL_2~34_combout ;
wire \my_alu|SLL_4~13_combout ;
wire \my_alu|SLL_2~0_combout ;
wire \my_alu|SLL_2~1_combout ;
wire \my_alu|SLL_8~12_combout ;
wire \my_alu|SLL_2~49_combout ;
wire \my_alu|SLL_2~50_combout ;
wire \my_alu|SLL_2~42_combout ;
wire \my_alu|Selector6~0_combout ;
wire \my_alu|Selector6~1_combout ;
wire \my_alu|SRL_8~43_combout ;
wire \my_alu|SRL_8~44_combout ;
wire \my_alu|Selector6~2_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \my_alu|Mult0|auto_generated|op_2~15 ;
wire \my_alu|Mult0|auto_generated|op_2~16_combout ;
wire \my_alu|Mult0|auto_generated|op_1~15 ;
wire \my_alu|Mult0|auto_generated|op_1~16_combout ;
wire \my_alu|Selector6~3_combout ;
wire \my_alu|Selector6~4_combout ;
wire \my_alu|Selector6~9_combout ;
wire \Selector43~0_combout ;
wire \wd[26]~reg0_q ;
wire \register|reg_storage[666]~feeder_combout ;
wire \register|Mux5~0_combout ;
wire \register|Mux5~1_combout ;
wire \register|Mux2~2_combout ;
wire \register|Mux2~3_combout ;
wire \register|Mux2~4_combout ;
wire \register|Mux5~15_combout ;
wire \register|Mux5~16_combout ;
wire \register|Mux5~17_combout ;
wire \register|Mux5~18_combout ;
wire \register|Mux5~9_combout ;
wire \register|Mux5~10_combout ;
wire \register|Mux5~4_combout ;
wire \register|Mux5~5_combout ;
wire \register|Mux5~6_combout ;
wire \register|Mux5~7_combout ;
wire \register|Mux5~8_combout ;
wire \register|Mux5~2_combout ;
wire \register|Mux5~3_combout ;
wire \register|Mux5~11_combout ;
wire \register|Mux5~12_combout ;
wire \register|Mux5~13_combout ;
wire \register|Mux5~14_combout ;
wire \register|Mux5~19_combout ;
wire \Selector101~0_combout ;
wire \r1[26]~reg0_Duplicate_1_q ;
wire \my_alu|SLL_1~1_combout ;
wire \my_alu|Selector4~5_combout ;
wire \my_alu|SRL_2~0_combout ;
wire \my_alu|SRL_8~47_combout ;
wire \my_alu|Selector4~1_combout ;
wire \my_alu|Selector4~2_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \my_alu|Mult0|auto_generated|op_2~17 ;
wire \my_alu|Mult0|auto_generated|op_2~19 ;
wire \my_alu|Mult0|auto_generated|op_2~20_combout ;
wire \my_alu|Mult0|auto_generated|op_2~18_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \my_alu|Mult0|auto_generated|op_1~17 ;
wire \my_alu|Mult0|auto_generated|op_1~19 ;
wire \my_alu|Mult0|auto_generated|op_1~20_combout ;
wire \my_alu|Selector4~3_combout ;
wire \my_alu|SLL_2~22_combout ;
wire \my_alu|SLL_2~10_combout ;
wire \my_alu|SLL_2~13_combout ;
wire \my_alu|SLL_4~6_combout ;
wire \my_alu|SLL_2~3_combout ;
wire \my_alu|SLL_4~1_combout ;
wire \my_alu|SLL_4~2_combout ;
wire \my_alu|SLL_8~14_combout ;
wire \my_alu|Selector4~0_combout ;
wire \my_alu|Selector4~6_combout ;
wire \my_alu|Add2~29 ;
wire \my_alu|Add2~31 ;
wire \my_alu|Add2~32_combout ;
wire \my_alu|Selector4~12_combout ;
wire \my_alu|Selector4~8_combout ;
wire \my_alu|Add1~53 ;
wire \my_alu|Add1~55 ;
wire \my_alu|Add1~56_combout ;
wire \my_alu|Add0~53 ;
wire \my_alu|Add0~55 ;
wire \my_alu|Add0~56_combout ;
wire \my_alu|Selector4~9_combout ;
wire \my_alu|result~28_combout ;
wire \my_alu|Selector4~10_combout ;
wire \my_alu|SRL_8~57_combout ;
wire \my_alu|Selector4~11_combout ;
wire \my_alu|Selector4~13_combout ;
wire \my_alu|Selector4~14_combout ;
wire \my_alu|Selector4~15_combout ;
wire \Selector41~0_combout ;
wire \wd[28]~reg0_q ;
wire \register|Mux3~0_combout ;
wire \register|Mux3~1_combout ;
wire \register|Mux3~15_combout ;
wire \register|Mux3~16_combout ;
wire \register|Mux3~17_combout ;
wire \register|Mux3~18_combout ;
wire \register|Mux3~2_combout ;
wire \register|Mux3~3_combout ;
wire \register|Mux3~4_combout ;
wire \register|Mux3~5_combout ;
wire \register|Mux3~6_combout ;
wire \register|Mux3~7_combout ;
wire \register|Mux3~8_combout ;
wire \register|Mux3~9_combout ;
wire \register|Mux3~10_combout ;
wire \register|Mux3~11_combout ;
wire \register|Mux3~12_combout ;
wire \register|Mux3~13_combout ;
wire \register|Mux3~14_combout ;
wire \register|Mux3~19_combout ;
wire \Selector99~0_combout ;
wire \r1[28]~reg0_Duplicate_1_q ;
wire \my_alu|SRL_2~45_combout ;
wire \my_alu|SRL_2~46_combout ;
wire \my_alu|SRL_2~36_combout ;
wire \my_alu|SRL_2~3_combout ;
wire \my_alu|SRL_2~47_combout ;
wire \my_alu|SRL_8~25_combout ;
wire \my_alu|SRL_8~29_combout ;
wire \my_alu|SRL_8~26_combout ;
wire \my_alu|SRL_8~30_combout ;
wire \my_alu|SLL_2~2_combout ;
wire \my_alu|SLL_8~3_combout ;
wire \my_alu|Selector13~4_combout ;
wire \my_alu|Selector30~20_combout ;
wire \my_alu|SLL_2~36_combout ;
wire \my_alu|SLL_2~27_combout ;
wire \my_alu|SLL_4~14_combout ;
wire \my_alu|Selector13~5_combout ;
wire \my_alu|Mult0|auto_generated|op_1~2_combout ;
wire \my_alu|Selector13~6_combout ;
wire \my_alu|Add2~13 ;
wire \my_alu|Add2~14_combout ;
wire \my_alu|Selector13~7_combout ;
wire \my_alu|result~19_combout ;
wire \my_alu|Add0~35 ;
wire \my_alu|Add0~37 ;
wire \my_alu|Add0~38_combout ;
wire \my_alu|Add1~38_combout ;
wire \my_alu|Selector13~0_combout ;
wire \my_alu|Selector13~1_combout ;
wire \my_alu|Selector13~2_combout ;
wire \my_alu|SRL_8~27_combout ;
wire \my_alu|SRL_8~28_combout ;
wire \my_alu|Selector13~3_combout ;
wire \my_alu|Selector13~8_combout ;
wire \Selector50~0_combout ;
wire \wd[19]~reg0_q ;
wire \register|reg_storage[499]~feeder_combout ;
wire \register|Mux12~17_combout ;
wire \register|Mux12~18_combout ;
wire \register|Mux12~10_combout ;
wire \register|Mux12~11_combout ;
wire \register|Mux12~12_combout ;
wire \register|Mux12~13_combout ;
wire \register|Mux12~14_combout ;
wire \register|Mux12~15_combout ;
wire \register|Mux12~16_combout ;
wire \register|Mux12~19_combout ;
wire \register|Mux12~7_combout ;
wire \register|Mux12~8_combout ;
wire \register|Mux12~0_combout ;
wire \register|Mux12~1_combout ;
wire \register|Mux12~4_combout ;
wire \register|Mux12~5_combout ;
wire \register|Mux12~2_combout ;
wire \register|Mux12~3_combout ;
wire \register|Mux12~6_combout ;
wire \register|Mux12~9_combout ;
wire \Selector108~0_combout ;
wire \r1[19]~reg0_Duplicate_1_q ;
wire \my_alu|Add2~15 ;
wire \my_alu|Add2~16_combout ;
wire \my_alu|SRL_2~2_combout ;
wire \my_alu|SRL_2~4_combout ;
wire \my_alu|SRL_4~6_combout ;
wire \my_alu|SRL_8~33_combout ;
wire \my_alu|SLL_8~4_combout ;
wire \my_alu|Selector12~11_combout ;
wire \my_alu|Selector12~12_combout ;
wire \my_alu|Selector12~13_combout ;
wire \my_alu|Mult0|auto_generated|op_1~4_combout ;
wire \my_alu|Selector12~14_combout ;
wire \my_alu|result~20_combout ;
wire \my_alu|Add0~39 ;
wire \my_alu|Add0~40_combout ;
wire \my_alu|Add1~40_combout ;
wire \my_alu|Selector12~7_combout ;
wire \my_alu|Selector12~8_combout ;
wire \my_alu|Selector12~9_combout ;
wire \my_alu|Selector12~10_combout ;
wire \my_alu|Selector12~15_combout ;
wire \Selector49~0_combout ;
wire \wd[20]~reg0_q ;
wire \register|Mux11~0_combout ;
wire \register|Mux11~1_combout ;
wire \register|Mux11~7_combout ;
wire \register|Mux11~8_combout ;
wire \register|Mux11~2_combout ;
wire \register|Mux11~3_combout ;
wire \register|Mux11~4_combout ;
wire \register|Mux11~5_combout ;
wire \register|Mux11~6_combout ;
wire \register|Mux11~9_combout ;
wire \register|Mux11~10_combout ;
wire \register|Mux11~11_combout ;
wire \register|Mux11~17_combout ;
wire \register|Mux11~18_combout ;
wire \register|Mux11~12_combout ;
wire \register|Mux11~13_combout ;
wire \register|Mux11~14_combout ;
wire \register|Mux11~15_combout ;
wire \register|Mux11~16_combout ;
wire \register|Mux11~19_combout ;
wire \Selector107~0_combout ;
wire \r1[20]~reg0_Duplicate_1_q ;
wire \my_alu|SLL_2~41_combout ;
wire \my_alu|SLL_2~44_combout ;
wire \my_alu|SLL_2~9_combout ;
wire \my_alu|SLL_8~13_combout ;
wire \my_alu|SLL_1~2_combout ;
wire \my_alu|SLL_2~51_combout ;
wire \my_alu|SLL_2~52_combout ;
wire \my_alu|Selector5~1_combout ;
wire \my_alu|Selector5~2_combout ;
wire \my_alu|SRL_8~45_combout ;
wire \my_alu|SRL_8~46_combout ;
wire \my_alu|Selector5~3_combout ;
wire \my_alu|Mult0|auto_generated|op_1~18_combout ;
wire \my_alu|Selector5~4_combout ;
wire \my_alu|Add2~30_combout ;
wire \my_alu|Selector5~5_combout ;
wire \my_alu|result~27_combout ;
wire \my_alu|Add0~54_combout ;
wire \my_alu|Selector5~6_combout ;
wire \my_alu|Add1~54_combout ;
wire \my_alu|Selector5~7_combout ;
wire \my_alu|Selector5~8_combout ;
wire \my_alu|SRL_8~56_combout ;
wire \my_alu|Selector5~9_combout ;
wire \my_alu|Selector5~10_combout ;
wire \Selector42~0_combout ;
wire \wd[27]~reg0_q ;
wire \register|Mux4~15_combout ;
wire \register|Mux4~16_combout ;
wire \register|Mux4~17_combout ;
wire \register|Mux4~18_combout ;
wire \register|Mux4~12_combout ;
wire \register|Mux4~13_combout ;
wire \register|Mux4~10_combout ;
wire \register|Mux4~11_combout ;
wire \register|Mux4~14_combout ;
wire \register|Mux4~0_combout ;
wire \register|Mux4~1_combout ;
wire \register|Mux4~7_combout ;
wire \register|Mux4~8_combout ;
wire \register|Mux4~4_combout ;
wire \register|Mux4~5_combout ;
wire \register|Mux4~2_combout ;
wire \register|Mux4~3_combout ;
wire \register|Mux4~6_combout ;
wire \register|Mux4~9_combout ;
wire \register|Mux4~19_combout ;
wire \Selector100~0_combout ;
wire \r1[27]~reg0_Duplicate_1_q ;
wire \my_alu|SRL_2~5_combout ;
wire \my_alu|SRL_4~0_combout ;
wire \my_alu|SRL_8~54_combout ;
wire \my_alu|Selector30~4_combout ;
wire \my_alu|Add0~15 ;
wire \my_alu|Add0~17 ;
wire \my_alu|Add0~18_combout ;
wire \my_alu|Add1~15 ;
wire \my_alu|Add1~17 ;
wire \my_alu|Add1~18_combout ;
wire \my_alu|Selector24~2_combout ;
wire \my_alu|Selector24~3_combout ;
wire \my_alu|Selector24~1_combout ;
wire \my_alu|Selector24~4_combout ;
wire \my_alu|Selector24~5_combout ;
wire \my_alu|Selector24~6_combout ;
wire \my_alu|Selector24~0_combout ;
wire \my_alu|Selector24~7_combout ;
wire \my_alu|SRL_2~27_combout ;
wire \my_alu|SRL_2~8_combout ;
wire \my_alu|SRL_2~28_combout ;
wire \my_alu|Selector24~9_combout ;
wire \my_alu|SRL_2~19_combout ;
wire \my_alu|SRL_2~20_combout ;
wire \my_alu|Selector24~8_combout ;
wire \my_alu|Selector24~10_combout ;
wire \Selector60~0_combout ;
wire \wd[9]~reg0_q ;
wire \register|reg_storage[361]~feeder_combout ;
wire \register|Mux22~10_combout ;
wire \register|Mux22~11_combout ;
wire \register|Mux22~17_combout ;
wire \register|Mux22~18_combout ;
wire \register|Mux22~14_combout ;
wire \register|Mux22~15_combout ;
wire \register|Mux22~12_combout ;
wire \register|Mux22~13_combout ;
wire \register|Mux22~16_combout ;
wire \register|Mux22~19_combout ;
wire \register|Mux22~4_combout ;
wire \register|Mux22~5_combout ;
wire \register|Mux22~2_combout ;
wire \register|Mux22~3_combout ;
wire \register|Mux22~6_combout ;
wire \register|Mux22~0_combout ;
wire \register|Mux22~1_combout ;
wire \register|Mux22~7_combout ;
wire \register|Mux22~8_combout ;
wire \register|Mux22~9_combout ;
wire \Selector118~0_combout ;
wire \r1[9]~reg0_Duplicate_2_q ;
wire \my_alu|SLL_2~15_combout ;
wire \my_alu|SLL_2~17_combout ;
wire \my_alu|SLL_2~18_combout ;
wire \my_alu|SLL_4~4_combout ;
wire \my_alu|SRL_2~37_combout ;
wire \my_alu|SRL_8~22_combout ;
wire \my_alu|SRL_8~23_combout ;
wire \my_alu|SRL_8~24_combout ;
wire \my_alu|SLL_8~22_combout ;
wire \my_alu|Selector14~4_combout ;
wire \my_alu|Selector14~5_combout ;
wire \my_alu|Selector14~6_combout ;
wire \my_alu|Mult0|auto_generated|op_1~0_combout ;
wire \my_alu|Selector14~7_combout ;
wire \my_alu|result~18_combout ;
wire \my_alu|Add0~36_combout ;
wire \my_alu|Add1~36_combout ;
wire \my_alu|Selector14~0_combout ;
wire \my_alu|Selector14~1_combout ;
wire \my_alu|Selector14~2_combout ;
wire \my_alu|Selector14~3_combout ;
wire \my_alu|Selector14~8_combout ;
wire \Selector51~0_combout ;
wire \wd[18]~reg0_q ;
wire \register|Mux13~0_combout ;
wire \register|Mux13~1_combout ;
wire \register|Mux13~2_combout ;
wire \register|Mux13~3_combout ;
wire \register|Mux13~4_combout ;
wire \register|Mux13~5_combout ;
wire \register|Mux13~6_combout ;
wire \register|Mux13~7_combout ;
wire \register|Mux13~8_combout ;
wire \register|Mux13~9_combout ;
wire \register|Mux13~17_combout ;
wire \register|Mux13~18_combout ;
wire \register|Mux13~10_combout ;
wire \register|Mux13~11_combout ;
wire \register|Mux13~14_combout ;
wire \register|Mux13~15_combout ;
wire \register|Mux13~12_combout ;
wire \register|Mux13~13_combout ;
wire \register|Mux13~16_combout ;
wire \register|Mux13~19_combout ;
wire \Selector109~0_combout ;
wire \r1[18]~reg0_Duplicate_1_q ;
wire \my_alu|SRL_2~9_combout ;
wire \my_alu|SRL_2~10_combout ;
wire \my_alu|SRL_4~7_combout ;
wire \my_alu|Selector20~3_combout ;
wire \my_alu|Selector20~4_combout ;
wire \my_alu|Selector20~5_combout ;
wire \my_alu|Add0~19 ;
wire \my_alu|Add0~21 ;
wire \my_alu|Add0~23 ;
wire \my_alu|Add0~24_combout ;
wire \my_alu|Add1~19 ;
wire \my_alu|Add1~21 ;
wire \my_alu|Add1~23 ;
wire \my_alu|Add1~24_combout ;
wire \my_alu|Selector20~6_combout ;
wire \my_alu|Selector20~7_combout ;
wire \my_alu|Selector20~9_combout ;
wire \my_alu|Selector20~2_combout ;
wire \my_alu|Selector20~10_combout ;
wire \my_alu|Selector20~11_combout ;
wire \my_alu|Add2~0_combout ;
wire \my_alu|Selector20~12_combout ;
wire \Selector57~0_combout ;
wire \wd[12]~reg0_q ;
wire \register|reg_storage[460]~feeder_combout ;
wire \register|Mux19~10_combout ;
wire \register|Mux19~11_combout ;
wire \register|Mux19~17_combout ;
wire \register|Mux19~18_combout ;
wire \register|Mux19~14_combout ;
wire \register|Mux19~15_combout ;
wire \register|Mux19~12_combout ;
wire \register|Mux19~13_combout ;
wire \register|Mux19~16_combout ;
wire \register|Mux19~19_combout ;
wire \register|Mux19~0_combout ;
wire \register|Mux19~1_combout ;
wire \register|Mux19~7_combout ;
wire \register|Mux19~8_combout ;
wire \register|Mux19~2_combout ;
wire \register|Mux19~3_combout ;
wire \register|Mux19~4_combout ;
wire \register|Mux19~5_combout ;
wire \register|Mux19~6_combout ;
wire \register|Mux19~9_combout ;
wire \Selector115~0_combout ;
wire \r1[12]~reg0_Duplicate_2_q ;
wire \my_alu|Add1~25 ;
wire \my_alu|Add1~27 ;
wire \my_alu|Add1~29 ;
wire \my_alu|Add1~30_combout ;
wire \my_alu|Add0~25 ;
wire \my_alu|Add0~27 ;
wire \my_alu|Add0~29 ;
wire \my_alu|Add0~30_combout ;
wire \my_alu|Selector17~3_combout ;
wire \my_alu|Selector17~4_combout ;
wire \my_alu|SRL_8~51_combout ;
wire \my_alu|Selector17~1_combout ;
wire \my_alu|Selector17~2_combout ;
wire \my_alu|Selector17~5_combout ;
wire \my_alu|Selector17~0_combout ;
wire \my_alu|Selector17~6_combout ;
wire \my_alu|Add2~6_combout ;
wire \my_alu|SRL_2~41_combout ;
wire \my_alu|SRL_2~49_combout ;
wire \my_alu|SRL_4~13_combout ;
wire \my_alu|SRL_2~51_combout ;
wire \my_alu|SRL_4~12_combout ;
wire \my_alu|Selector17~7_combout ;
wire \my_alu|Selector17~8_combout ;
wire \Selector54~0_combout ;
wire \wd[15]~reg0_q ;
wire \register|Mux16~0_combout ;
wire \register|Mux16~1_combout ;
wire \register|Mux16~2_combout ;
wire \register|Mux16~3_combout ;
wire \register|Mux16~4_combout ;
wire \register|Mux16~5_combout ;
wire \register|Mux16~6_combout ;
wire \register|Mux16~7_combout ;
wire \register|Mux16~8_combout ;
wire \register|Mux16~9_combout ;
wire \register|Mux16~17_combout ;
wire \register|Mux16~18_combout ;
wire \register|Mux16~10_combout ;
wire \register|Mux16~11_combout ;
wire \register|Mux16~14_combout ;
wire \register|Mux16~15_combout ;
wire \register|Mux16~12_combout ;
wire \register|Mux16~13_combout ;
wire \register|Mux16~16_combout ;
wire \register|Mux16~19_combout ;
wire \Selector112~0_combout ;
wire \r1[15]~reg0_Duplicate_2_q ;
wire \my_alu|SLL_2~30_combout ;
wire \my_alu|SLL_2~31_combout ;
wire \my_alu|SLL_4~16_combout ;
wire \my_alu|SLL_4~7_combout ;
wire \my_alu|Selector11~5_combout ;
wire \my_alu|Mult0|auto_generated|op_1~6_combout ;
wire \my_alu|Selector11~6_combout ;
wire \my_alu|Add2~18_combout ;
wire \my_alu|Selector11~7_combout ;
wire \my_alu|Add1~42_combout ;
wire \my_alu|Add0~41 ;
wire \my_alu|Add0~42_combout ;
wire \my_alu|Selector11~0_combout ;
wire \my_alu|Selector11~1_combout ;
wire \my_alu|result~21_combout ;
wire \my_alu|Selector11~2_combout ;
wire \my_alu|SRL_8~34_combout ;
wire \my_alu|SRL_8~35_combout ;
wire \my_alu|Selector11~3_combout ;
wire \my_alu|Selector11~8_combout ;
wire \Selector48~0_combout ;
wire \wd[21]~reg0_q ;
wire \register|Mux10~10_combout ;
wire \register|Mux10~11_combout ;
wire \register|Mux10~17_combout ;
wire \register|Mux10~18_combout ;
wire \register|Mux10~14_combout ;
wire \register|Mux10~15_combout ;
wire \register|Mux10~12_combout ;
wire \register|Mux10~13_combout ;
wire \register|Mux10~16_combout ;
wire \register|Mux10~19_combout ;
wire \register|Mux10~0_combout ;
wire \register|Mux10~1_combout ;
wire \register|Mux10~2_combout ;
wire \register|Mux10~3_combout ;
wire \register|Mux10~4_combout ;
wire \register|Mux10~5_combout ;
wire \register|Mux10~6_combout ;
wire \register|Mux10~7_combout ;
wire \register|Mux10~8_combout ;
wire \register|Mux10~9_combout ;
wire \Selector106~0_combout ;
wire \r1[21]~reg0_Duplicate_1_q ;
wire \my_alu|Add0~43 ;
wire \my_alu|Add0~45 ;
wire \my_alu|Add0~47 ;
wire \my_alu|Add0~48_combout ;
wire \my_alu|Add1~48_combout ;
wire \my_alu|Selector8~5_combout ;
wire \my_alu|Selector8~6_combout ;
wire \my_alu|result~24_combout ;
wire \my_alu|Selector8~7_combout ;
wire \my_alu|Selector8~8_combout ;
wire \my_alu|Selector8~0_combout ;
wire \my_alu|SLL_2~14_combout ;
wire \my_alu|result~13_combout ;
wire \my_alu|SLL_8~10_combout ;
wire \my_alu|SLL_4~11_combout ;
wire \my_alu|Selector8~1_combout ;
wire \my_alu|Selector8~2_combout ;
wire \my_alu|Mult0|auto_generated|op_1~12_combout ;
wire \my_alu|Selector8~3_combout ;
wire \my_alu|Add2~24_combout ;
wire \my_alu|Selector8~4_combout ;
wire \my_alu|Selector8~9_combout ;
wire \Selector45~0_combout ;
wire \wd[24]~reg0_q ;
wire \register|reg_storage[632]~feeder_combout ;
wire \register|Mux7~0_combout ;
wire \register|Mux7~1_combout ;
wire \register|Mux7~7_combout ;
wire \register|Mux7~8_combout ;
wire \register|Mux7~2_combout ;
wire \register|Mux7~3_combout ;
wire \register|Mux7~4_combout ;
wire \register|Mux7~5_combout ;
wire \register|Mux7~6_combout ;
wire \register|Mux7~9_combout ;
wire \register|Mux7~10_combout ;
wire \register|Mux7~11_combout ;
wire \register|Mux7~17_combout ;
wire \register|Mux7~18_combout ;
wire \register|Mux7~14_combout ;
wire \register|Mux7~15_combout ;
wire \register|Mux7~12_combout ;
wire \register|Mux7~13_combout ;
wire \register|Mux7~16_combout ;
wire \register|Mux7~19_combout ;
wire \Selector103~0_combout ;
wire \r1[24]~reg0_Duplicate_1_q ;
wire \my_alu|SRL_2~6_combout ;
wire \my_alu|SRL_2~7_combout ;
wire \my_alu|SRL_8~41_combout ;
wire \my_alu|SRL_8~53_combout ;
wire \my_alu|Add0~16_combout ;
wire \my_alu|Add1~16_combout ;
wire \my_alu|Selector25~2_combout ;
wire \my_alu|Selector25~3_combout ;
wire \my_alu|Selector25~1_combout ;
wire \my_alu|Selector25~4_combout ;
wire \my_alu|Selector25~5_combout ;
wire \my_alu|Selector25~6_combout ;
wire \my_alu|Selector25~7_combout ;
wire \my_alu|SRL_2~16_combout ;
wire \my_alu|SRL_2~17_combout ;
wire \my_alu|SRL_2~18_combout ;
wire \my_alu|Selector25~9_combout ;
wire \my_alu|Selector25~8_combout ;
wire \my_alu|Selector25~10_combout ;
wire \Selector61~0_combout ;
wire \wd[8]~reg0_q ;
wire \register|Mux23~7_combout ;
wire \register|Mux23~8_combout ;
wire \register|Mux23~0_combout ;
wire \register|Mux23~1_combout ;
wire \register|Mux23~2_combout ;
wire \register|Mux23~3_combout ;
wire \register|Mux23~4_combout ;
wire \register|Mux23~5_combout ;
wire \register|Mux23~6_combout ;
wire \register|Mux23~9_combout ;
wire \register|Mux23~17_combout ;
wire \register|Mux23~18_combout ;
wire \register|Mux23~10_combout ;
wire \register|Mux23~11_combout ;
wire \register|Mux23~14_combout ;
wire \register|Mux23~15_combout ;
wire \register|Mux23~12_combout ;
wire \register|Mux23~13_combout ;
wire \register|Mux23~16_combout ;
wire \register|Mux23~19_combout ;
wire \Selector119~0_combout ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \my_alu|Selector26~3_combout ;
wire \my_alu|Selector26~6_combout ;
wire \my_alu|SRL_8~40_combout ;
wire \my_alu|Selector26~7_combout ;
wire \my_alu|Selector26~8_combout ;
wire \my_alu|SRL_8~52_combout ;
wire \my_alu|Selector26~2_combout ;
wire \my_alu|Selector26~9_combout ;
wire \my_alu|SRL_2~48_combout ;
wire \my_alu|Selector26~1_combout ;
wire \my_alu|Selector26~10_combout ;
wire \my_alu|Selector26~11_combout ;
wire \Selector62~0_combout ;
wire \wd[7]~reg0_q ;
wire \register|Mux24~10_combout ;
wire \register|Mux24~11_combout ;
wire \register|Mux24~14_combout ;
wire \register|Mux24~15_combout ;
wire \register|Mux24~12_combout ;
wire \register|Mux24~13_combout ;
wire \register|Mux24~16_combout ;
wire \register|Mux24~17_combout ;
wire \register|Mux24~18_combout ;
wire \register|Mux24~19_combout ;
wire \register|Mux24~4_combout ;
wire \register|Mux24~5_combout ;
wire \register|Mux24~2_combout ;
wire \register|Mux24~3_combout ;
wire \register|Mux24~6_combout ;
wire \register|Mux24~0_combout ;
wire \register|Mux24~1_combout ;
wire \register|Mux24~7_combout ;
wire \register|Mux24~8_combout ;
wire \register|Mux24~9_combout ;
wire \Selector120~0_combout ;
wire \r1[7]~reg0_Duplicate_2_q ;
wire \my_alu|SRL_2~39_combout ;
wire \my_alu|SRL_2~38_combout ;
wire \my_alu|SRL_2~40_combout ;
wire \my_alu|SRL_8~37_combout ;
wire \my_alu|SRL_8~38_combout ;
wire \my_alu|SLL_8~7_combout ;
wire \my_alu|Add1~12_combout ;
wire \my_alu|Add0~12_combout ;
wire \my_alu|Selector27~2_combout ;
wire \my_alu|Selector27~3_combout ;
wire \my_alu|Selector27~1_combout ;
wire \my_alu|Selector27~4_combout ;
wire \my_alu|SRL_8~39_combout ;
wire \my_alu|Selector27~5_combout ;
wire \my_alu|Selector27~6_combout ;
wire \my_alu|Selector27~0_combout ;
wire \my_alu|Selector27~7_combout ;
wire \my_alu|Selector27~8_combout ;
wire \my_alu|SRL_2~42_combout ;
wire \my_alu|SRL_4~11_combout ;
wire \my_alu|Selector27~9_combout ;
wire \Selector63~0_combout ;
wire \wd[6]~reg0_q ;
wire \register|Mux25~17_combout ;
wire \register|Mux25~18_combout ;
wire \register|Mux25~10_combout ;
wire \register|Mux25~11_combout ;
wire \register|Mux25~12_combout ;
wire \register|Mux25~13_combout ;
wire \register|Mux25~14_combout ;
wire \register|Mux25~15_combout ;
wire \register|Mux25~16_combout ;
wire \register|Mux25~19_combout ;
wire \register|Mux25~0_combout ;
wire \register|Mux25~1_combout ;
wire \register|Mux25~7_combout ;
wire \register|Mux25~8_combout ;
wire \register|Mux25~2_combout ;
wire \register|Mux25~3_combout ;
wire \register|Mux25~4_combout ;
wire \register|Mux25~5_combout ;
wire \register|Mux25~6_combout ;
wire \register|Mux25~9_combout ;
wire \Selector121~0_combout ;
wire \r1[6]~reg0_Duplicate_2_q ;
wire \my_alu|SLL_2~7_combout ;
wire \my_alu|SLL_2~11_combout ;
wire \my_alu|SLL_8~9_combout ;
wire \my_alu|Selector9~4_combout ;
wire \my_alu|SLL_4~19_combout ;
wire \my_alu|Selector9~5_combout ;
wire \my_alu|Mult0|auto_generated|op_1~10_combout ;
wire \my_alu|Selector9~6_combout ;
wire \my_alu|Add2~22_combout ;
wire \my_alu|Selector9~7_combout ;
wire \my_alu|Add1~46_combout ;
wire \my_alu|Add0~46_combout ;
wire \my_alu|Selector9~0_combout ;
wire \my_alu|Selector9~1_combout ;
wire \my_alu|result~23_combout ;
wire \my_alu|Selector9~2_combout ;
wire \my_alu|Selector9~3_combout ;
wire \my_alu|Selector9~8_combout ;
wire \Selector46~0_combout ;
wire \wd[23]~reg0_q ;
wire \register|Mux8~10_combout ;
wire \register|Mux8~11_combout ;
wire \register|Mux8~17_combout ;
wire \register|Mux8~18_combout ;
wire \register|Mux8~14_combout ;
wire \register|Mux8~15_combout ;
wire \register|Mux8~12_combout ;
wire \register|Mux8~13_combout ;
wire \register|Mux8~16_combout ;
wire \register|Mux8~19_combout ;
wire \register|Mux8~0_combout ;
wire \register|Mux8~1_combout ;
wire \register|Mux8~7_combout ;
wire \register|Mux8~8_combout ;
wire \register|Mux8~4_combout ;
wire \register|Mux8~5_combout ;
wire \register|Mux8~2_combout ;
wire \register|Mux8~3_combout ;
wire \register|Mux8~6_combout ;
wire \register|Mux8~9_combout ;
wire \Selector104~0_combout ;
wire \r1[23]~reg0_Duplicate_1_q ;
wire \my_alu|SRL_2~34_combout ;
wire \my_alu|SRL_2~35_combout ;
wire \my_alu|SRL_4~10_combout ;
wire \my_alu|Selector18~0_combout ;
wire \my_alu|SRL_8~50_combout ;
wire \my_alu|SLL_8~17_combout ;
wire \my_alu|SLL_4~9_combout ;
wire \my_alu|SLL_4~8_combout ;
wire \my_alu|SLL_8~18_combout ;
wire \my_alu|Selector18~1_combout ;
wire \my_alu|Selector18~2_combout ;
wire \my_alu|Add1~28_combout ;
wire \my_alu|Add0~28_combout ;
wire \my_alu|Selector18~3_combout ;
wire \my_alu|Selector18~4_combout ;
wire \my_alu|Selector18~5_combout ;
wire \my_alu|SRL_8~49_combout ;
wire \my_alu|Selector18~6_combout ;
wire \my_alu|Selector18~7_combout ;
wire \my_alu|Add2~4_combout ;
wire \my_alu|Selector18~8_combout ;
wire \Selector55~0_combout ;
wire \wd[14]~reg0_q ;
wire \register|reg_storage[718]~feeder_combout ;
wire \register|Mux17~0_combout ;
wire \register|Mux17~1_combout ;
wire \register|Mux17~7_combout ;
wire \register|Mux17~8_combout ;
wire \register|Mux17~2_combout ;
wire \register|Mux17~3_combout ;
wire \register|Mux17~4_combout ;
wire \register|Mux17~5_combout ;
wire \register|Mux17~6_combout ;
wire \register|Mux17~9_combout ;
wire \register|Mux17~17_combout ;
wire \register|Mux17~18_combout ;
wire \register|Mux17~10_combout ;
wire \register|Mux17~11_combout ;
wire \register|Mux17~14_combout ;
wire \register|Mux17~15_combout ;
wire \register|Mux17~12_combout ;
wire \register|Mux17~13_combout ;
wire \register|Mux17~16_combout ;
wire \register|Mux17~19_combout ;
wire \Selector113~0_combout ;
wire \r1[14]~reg0_Duplicate_2_q ;
wire \my_alu|SLL_2~25_combout ;
wire \my_alu|SLL_2~32_combout ;
wire \my_alu|SLL_4~18_combout ;
wire \my_alu|Selector10~4_combout ;
wire \my_alu|SLL_4~17_combout ;
wire \my_alu|Selector10~5_combout ;
wire \my_alu|Add2~20_combout ;
wire \my_alu|Selector10~6_combout ;
wire \my_alu|Mult0|auto_generated|op_1~8_combout ;
wire \my_alu|Selector10~7_combout ;
wire \my_alu|Add0~44_combout ;
wire \my_alu|Add1~44_combout ;
wire \my_alu|Selector10~0_combout ;
wire \my_alu|Selector10~1_combout ;
wire \my_alu|result~22_combout ;
wire \my_alu|Selector10~2_combout ;
wire \my_alu|Selector10~3_combout ;
wire \my_alu|Selector10~8_combout ;
wire \Selector47~0_combout ;
wire \wd[22]~reg0_q ;
wire \register|reg_storage[598]~feeder_combout ;
wire \register|Mux9~0_combout ;
wire \register|Mux9~1_combout ;
wire \register|Mux9~4_combout ;
wire \register|Mux9~5_combout ;
wire \register|Mux9~2_combout ;
wire \register|Mux9~3_combout ;
wire \register|Mux9~6_combout ;
wire \register|Mux9~7_combout ;
wire \register|Mux9~8_combout ;
wire \register|Mux9~9_combout ;
wire \register|Mux9~10_combout ;
wire \register|Mux9~11_combout ;
wire \register|Mux9~17_combout ;
wire \register|Mux9~18_combout ;
wire \register|Mux9~14_combout ;
wire \register|Mux9~15_combout ;
wire \register|Mux9~12_combout ;
wire \register|Mux9~13_combout ;
wire \register|Mux9~16_combout ;
wire \register|Mux9~19_combout ;
wire \Selector105~0_combout ;
wire \r1[22]~reg0_Duplicate_1_q ;
wire \my_alu|SRL_2~25_combout ;
wire \my_alu|SRL_2~26_combout ;
wire \my_alu|SRL_2~31_combout ;
wire \my_alu|SRL_4~8_combout ;
wire \my_alu|SRL_4~9_combout ;
wire \my_alu|Selector19~7_combout ;
wire \my_alu|Selector19~0_combout ;
wire \my_alu|Add0~26_combout ;
wire \my_alu|Add1~26_combout ;
wire \my_alu|Selector19~3_combout ;
wire \my_alu|Selector19~4_combout ;
wire \my_alu|SRL_8~58_combout ;
wire \my_alu|SLL_8~16_combout ;
wire \my_alu|Selector19~1_combout ;
wire \my_alu|Selector19~2_combout ;
wire \my_alu|Selector19~5_combout ;
wire \my_alu|SLL_8~15_combout ;
wire \my_alu|SRL_8~48_combout ;
wire \my_alu|Selector19~6_combout ;
wire \my_alu|Add2~2_combout ;
wire \my_alu|Selector19~8_combout ;
wire \Selector56~0_combout ;
wire \wd[13]~reg0_q ;
wire \register|reg_storage[877]~feeder_combout ;
wire \register|Mux18~7_combout ;
wire \register|Mux18~8_combout ;
wire \register|Mux18~0_combout ;
wire \register|Mux18~1_combout ;
wire \register|Mux18~2_combout ;
wire \register|Mux18~3_combout ;
wire \register|Mux18~4_combout ;
wire \register|Mux18~5_combout ;
wire \register|Mux18~6_combout ;
wire \register|Mux18~9_combout ;
wire \register|Mux18~10_combout ;
wire \register|Mux18~11_combout ;
wire \register|Mux18~17_combout ;
wire \register|Mux18~18_combout ;
wire \register|Mux18~14_combout ;
wire \register|Mux18~15_combout ;
wire \register|Mux18~12_combout ;
wire \register|Mux18~13_combout ;
wire \register|Mux18~16_combout ;
wire \register|Mux18~19_combout ;
wire \Selector114~0_combout ;
wire \r1[13]~reg0_Duplicate_2_q ;
wire \my_alu|SRL_2~43_combout ;
wire \my_alu|SRL_2~50_combout ;
wire \my_alu|SRL_4~5_combout ;
wire \my_alu|Selector22~0_combout ;
wire \my_alu|Selector22~1_combout ;
wire \my_alu|Add1~22_combout ;
wire \my_alu|Add0~22_combout ;
wire \my_alu|Selector22~4_combout ;
wire \my_alu|Selector22~5_combout ;
wire \my_alu|Selector22~3_combout ;
wire \my_alu|Selector22~6_combout ;
wire \my_alu|Selector22~7_combout ;
wire \my_alu|Selector22~8_combout ;
wire \my_alu|Selector22~2_combout ;
wire \my_alu|Selector22~9_combout ;
wire \my_alu|Selector22~10_combout ;
wire \Selector58~0_combout ;
wire \wd[11]~reg0_q ;
wire \register|reg_storage[107]~feeder_combout ;
wire \register|Mux20~10_combout ;
wire \register|Mux20~11_combout ;
wire \register|Mux20~17_combout ;
wire \register|Mux20~18_combout ;
wire \register|Mux20~14_combout ;
wire \register|Mux20~15_combout ;
wire \register|Mux20~12_combout ;
wire \register|Mux20~13_combout ;
wire \register|Mux20~16_combout ;
wire \register|Mux20~19_combout ;
wire \register|Mux20~0_combout ;
wire \register|Mux20~1_combout ;
wire \register|Mux20~7_combout ;
wire \register|Mux20~8_combout ;
wire \register|Mux20~2_combout ;
wire \register|Mux20~3_combout ;
wire \register|Mux20~4_combout ;
wire \register|Mux20~5_combout ;
wire \register|Mux20~6_combout ;
wire \register|Mux20~9_combout ;
wire \Selector116~0_combout ;
wire \r1[11]~reg0_Duplicate_2_q ;
wire \my_alu|SLL_2~19_combout ;
wire \my_alu|SLL_2~20_combout ;
wire \my_alu|SLL_4~10_combout ;
wire \my_alu|SLL_8~19_combout ;
wire \my_alu|SLL_8~20_combout ;
wire \my_alu|SLL_1~4_combout ;
wire \my_alu|result~35_combout ;
wire \my_alu|result~36_combout ;
wire \my_alu|result~37_combout ;
wire \my_alu|result~38_combout ;
wire \my_alu|result~39_combout ;
wire \my_alu|Selector1~0_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \my_alu|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \my_alu|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \my_alu|Mult0|auto_generated|op_2~21 ;
wire \my_alu|Mult0|auto_generated|op_2~23 ;
wire \my_alu|Mult0|auto_generated|op_2~25 ;
wire \my_alu|Mult0|auto_generated|op_2~26_combout ;
wire \my_alu|Mult0|auto_generated|op_2~24_combout ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \my_alu|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \my_alu|Mult0|auto_generated|op_2~22_combout ;
wire \my_alu|Mult0|auto_generated|op_1~21 ;
wire \my_alu|Mult0|auto_generated|op_1~23 ;
wire \my_alu|Mult0|auto_generated|op_1~25 ;
wire \my_alu|Mult0|auto_generated|op_1~26_combout ;
wire \my_alu|Selector1~1_combout ;
wire \my_alu|Add2~33 ;
wire \my_alu|Add2~35 ;
wire \my_alu|Add2~37 ;
wire \my_alu|Add2~38_combout ;
wire \my_alu|Selector1~6_combout ;
wire \my_alu|Add0~61 ;
wire \my_alu|Add0~62_combout ;
wire \my_alu|Selector1~3_combout ;
wire \my_alu|Add1~57 ;
wire \my_alu|Add1~59 ;
wire \my_alu|Add1~61 ;
wire \my_alu|Add1~62_combout ;
wire \my_alu|Selector1~4_combout ;
wire \my_alu|Selector1~2_combout ;
wire \my_alu|Selector1~5_combout ;
wire \my_alu|Selector1~7_combout ;
wire \my_alu|Selector1~8_combout ;
wire \Selector38~0_combout ;
wire \wd[31]~reg0_q ;
wire \register|Mux0~10_combout ;
wire \register|Mux0~11_combout ;
wire \register|Mux0~12_combout ;
wire \register|Mux0~13_combout ;
wire \register|Mux0~14_combout ;
wire \register|Mux0~7_combout ;
wire \register|Mux0~8_combout ;
wire \register|Mux0~0_combout ;
wire \register|Mux0~1_combout ;
wire \register|Mux0~2_combout ;
wire \register|Mux0~3_combout ;
wire \register|Mux0~4_combout ;
wire \register|Mux0~5_combout ;
wire \register|Mux0~6_combout ;
wire \register|Mux0~9_combout ;
wire \register|Mux0~15_combout ;
wire \register|Mux0~16_combout ;
wire \register|Mux0~17_combout ;
wire \register|Mux0~18_combout ;
wire \register|Mux0~19_combout ;
wire \Selector96~0_combout ;
wire \r1[31]~reg0_Duplicate_1_q ;
wire \my_alu|SRL_8~15_combout ;
wire \my_alu|SRL_8~14_combout ;
wire \my_alu|Selector16~0_combout ;
wire \my_alu|Selector16~2_combout ;
wire \my_alu|Add1~32_combout ;
wire \my_alu|Selector16~5_combout ;
wire \my_alu|Add0~31 ;
wire \my_alu|Add0~32_combout ;
wire \my_alu|Selector16~6_combout ;
wire \my_alu|result~16_combout ;
wire \my_alu|result~14_combout ;
wire \my_alu|result~15_combout ;
wire \my_alu|Selector16~3_combout ;
wire \my_alu|Selector16~4_combout ;
wire \my_alu|Selector16~7_combout ;
wire \my_alu|Add2~8_combout ;
wire \my_alu|Selector16~8_combout ;
wire \my_alu|Selector16~9_combout ;
wire \my_alu|Selector16~10_combout ;
wire \Selector53~0_combout ;
wire \wd[16]~reg0_q ;
wire \register|Mux15~10_combout ;
wire \register|Mux15~11_combout ;
wire \register|Mux15~17_combout ;
wire \register|Mux15~18_combout ;
wire \register|Mux15~14_combout ;
wire \register|Mux15~15_combout ;
wire \register|Mux15~12_combout ;
wire \register|Mux15~13_combout ;
wire \register|Mux15~16_combout ;
wire \register|Mux15~19_combout ;
wire \register|Mux15~0_combout ;
wire \register|Mux15~1_combout ;
wire \register|Mux15~2_combout ;
wire \register|Mux15~3_combout ;
wire \register|Mux15~4_combout ;
wire \register|Mux15~5_combout ;
wire \register|Mux15~6_combout ;
wire \register|Mux15~7_combout ;
wire \register|Mux15~8_combout ;
wire \register|Mux15~9_combout ;
wire \Selector111~0_combout ;
wire \r1[16]~reg0_Duplicate_2_q ;
wire \my_alu|Add0~33 ;
wire \my_alu|Add0~34_combout ;
wire \my_alu|Add1~34_combout ;
wire \my_alu|Selector15~0_combout ;
wire \my_alu|Selector15~1_combout ;
wire \my_alu|result~17_combout ;
wire \my_alu|Selector15~2_combout ;
wire \my_alu|SRL_8~17_combout ;
wire \my_alu|SRL_8~18_combout ;
wire \my_alu|Selector15~3_combout ;
wire \my_alu|Add2~10_combout ;
wire \my_alu|SLL_8~21_combout ;
wire \my_alu|SRL_8~19_combout ;
wire \my_alu|SRL_8~20_combout ;
wire \my_alu|Selector15~4_combout ;
wire \my_alu|Selector15~5_combout ;
wire \my_alu|Selector15~6_combout ;
wire \my_alu|Selector15~7_combout ;
wire \my_alu|Selector15~8_combout ;
wire \Selector52~0_combout ;
wire \wd[17]~reg0_q ;
wire \register|Mux46~10_combout ;
wire \register|Mux46~11_combout ;
wire \register|Mux46~12_combout ;
wire \register|Mux46~13_combout ;
wire \register|Mux46~14_combout ;
wire \register|Mux46~15_combout ;
wire \register|Mux46~16_combout ;
wire \register|Mux46~17_combout ;
wire \register|Mux46~18_combout ;
wire \register|Mux46~19_combout ;
wire \register|Mux46~0_combout ;
wire \register|Mux46~1_combout ;
wire \register|Mux46~7_combout ;
wire \register|Mux46~8_combout ;
wire \register|Mux46~2_combout ;
wire \register|Mux46~3_combout ;
wire \register|Mux46~4_combout ;
wire \register|Mux46~5_combout ;
wire \register|Mux46~6_combout ;
wire \register|Mux46~9_combout ;
wire \register|Mux46~20_combout ;
wire \Selector14~0_combout ;
wire \r2[17]~reg0_q ;
wire \my_alu|Mult0|auto_generated|op_1~22_combout ;
wire \my_alu|Selector3~0_combout ;
wire \my_alu|Selector3~1_combout ;
wire \my_alu|Selector3~2_combout ;
wire \my_alu|Selector3~3_combout ;
wire \my_alu|Add0~57 ;
wire \my_alu|Add0~58_combout ;
wire \my_alu|Selector3~4_combout ;
wire \my_alu|Add1~58_combout ;
wire \my_alu|Selector3~5_combout ;
wire \my_alu|result~29_combout ;
wire \my_alu|Selector3~6_combout ;
wire \my_alu|Selector3~7_combout ;
wire \my_alu|Add2~34_combout ;
wire \my_alu|Selector3~8_combout ;
wire \my_alu|Selector3~9_combout ;
wire \Selector40~0_combout ;
wire \wd[29]~reg0_q ;
wire \register|Mux2~17_combout ;
wire \register|Mux2~18_combout ;
wire \register|Mux2~15_combout ;
wire \register|Mux2~16_combout ;
wire \register|Mux2~19_combout ;
wire \register|Mux2~20_combout ;
wire \register|Mux2~21_combout ;
wire \register|Mux2~22_combout ;
wire \register|Mux2~23_combout ;
wire \register|Mux2~9_combout ;
wire \register|Mux2~10_combout ;
wire \register|Mux2~7_combout ;
wire \register|Mux2~8_combout ;
wire \register|Mux2~11_combout ;
wire \register|Mux2~12_combout ;
wire \register|Mux2~13_combout ;
wire \register|Mux2~5_combout ;
wire \register|Mux2~6_combout ;
wire \register|Mux2~14_combout ;
wire \register|Mux2~24_combout ;
wire \Selector98~0_combout ;
wire \r1[29]~reg0_Duplicate_1_q ;
wire \my_alu|Add0~59 ;
wire \my_alu|Add0~60_combout ;
wire \my_alu|Selector2~2_combout ;
wire \my_alu|Add1~60_combout ;
wire \my_alu|Selector2~3_combout ;
wire \my_alu|result~2_combout ;
wire \my_alu|Selector2~0_combout ;
wire \my_alu|Selector2~1_combout ;
wire \my_alu|Selector2~4_combout ;
wire \my_alu|result~31_combout ;
wire \my_alu|result~32_combout ;
wire \my_alu|result~33_combout ;
wire \my_alu|result~30_combout ;
wire \my_alu|result~34_combout ;
wire \my_alu|result~12_combout ;
wire \my_alu|result~41_combout ;
wire \my_alu|Selector2~6_combout ;
wire \my_alu|Mult0|auto_generated|op_1~24_combout ;
wire \my_alu|Selector2~7_combout ;
wire \my_alu|Add2~36_combout ;
wire \my_alu|Selector2~5_combout ;
wire \my_alu|Selector2~8_combout ;
wire \my_alu|Selector2~9_combout ;
wire \Selector39~0_combout ;
wire \wd[30]~reg0_q ;
wire \register|Mux1~0_combout ;
wire \register|Mux1~1_combout ;
wire \register|Mux1~15_combout ;
wire \register|Mux1~16_combout ;
wire \register|Mux1~17_combout ;
wire \register|Mux1~18_combout ;
wire \register|Mux1~9_combout ;
wire \register|Mux1~10_combout ;
wire \register|Mux1~6_combout ;
wire \register|Mux1~7_combout ;
wire \register|Mux1~4_combout ;
wire \register|Mux1~5_combout ;
wire \register|Mux1~8_combout ;
wire \register|Mux1~2_combout ;
wire \register|Mux1~3_combout ;
wire \register|Mux1~11_combout ;
wire \register|Mux1~12_combout ;
wire \register|Mux1~13_combout ;
wire \register|Mux1~14_combout ;
wire \register|Mux1~19_combout ;
wire \Selector97~0_combout ;
wire \r1[30]~reg0_Duplicate_1_q ;
wire \my_alu|SRL_1~0_combout ;
wire \my_alu|SRL_2~1_combout ;
wire \my_alu|SRL_8~31_combout ;
wire \my_alu|SRL_8~32_combout ;
wire \my_alu|Selector29~1_combout ;
wire \my_alu|Add1~8_combout ;
wire \my_alu|Add0~8_combout ;
wire \my_alu|Selector29~2_combout ;
wire \my_alu|Selector29~3_combout ;
wire \my_alu|Selector29~4_combout ;
wire \my_alu|Selector29~5_combout ;
wire \my_alu|Selector29~6_combout ;
wire \my_alu|Selector29~0_combout ;
wire \my_alu|Selector29~7_combout ;
wire \my_alu|SRL_1~2_combout ;
wire \my_alu|SRL_2~11_combout ;
wire \my_alu|SRL_2~12_combout ;
wire \my_alu|Selector29~8_combout ;
wire \my_alu|Selector29~9_combout ;
wire \Selector65~0_combout ;
wire \wd[4]~reg0_q ;
wire \register|Mux27~7_combout ;
wire \register|Mux27~8_combout ;
wire \register|Mux27~0_combout ;
wire \register|Mux27~1_combout ;
wire \register|Mux27~2_combout ;
wire \register|Mux27~3_combout ;
wire \register|Mux27~4_combout ;
wire \register|Mux27~5_combout ;
wire \register|Mux27~6_combout ;
wire \register|Mux27~9_combout ;
wire \register|Mux27~10_combout ;
wire \register|Mux27~11_combout ;
wire \register|Mux27~17_combout ;
wire \register|Mux27~18_combout ;
wire \register|Mux27~12_combout ;
wire \register|Mux27~13_combout ;
wire \register|Mux27~14_combout ;
wire \register|Mux27~15_combout ;
wire \register|Mux27~16_combout ;
wire \register|Mux27~19_combout ;
wire \Selector123~0_combout ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \my_alu|Selector30~10_combout ;
wire \my_alu|Selector30~13_combout ;
wire \my_alu|Selector30~14_combout ;
wire \my_alu|Selector30~15_combout ;
wire \my_alu|Selector30~9_combout ;
wire \my_alu|Selector30~16_combout ;
wire \my_alu|SRL_1~4_combout ;
wire \my_alu|Selector30~17_combout ;
wire \my_alu|Selector30~18_combout ;
wire \my_alu|Selector30~19_combout ;
wire \Selector66~0_combout ;
wire \wd[3]~reg0_q ;
wire \register|Mux60~0_combout ;
wire \register|Mux60~1_combout ;
wire \register|Mux60~7_combout ;
wire \register|Mux60~8_combout ;
wire \register|Mux60~4_combout ;
wire \register|Mux60~5_combout ;
wire \register|Mux60~2_combout ;
wire \register|Mux60~3_combout ;
wire \register|Mux60~6_combout ;
wire \register|Mux60~9_combout ;
wire \register|Mux60~12_combout ;
wire \register|Mux60~13_combout ;
wire \register|Mux60~14_combout ;
wire \register|Mux60~15_combout ;
wire \register|Mux60~16_combout ;
wire \register|Mux60~17_combout ;
wire \register|Mux60~18_combout ;
wire \register|Mux60~10_combout ;
wire \register|Mux60~11_combout ;
wire \register|Mux60~19_combout ;
wire \register|Mux60~20_combout ;
wire \r2[3]~reg0_q ;
wire \my_alu|Selector23~0_combout ;
wire \my_alu|SRL_8~21_combout ;
wire \my_alu|Selector31~1_combout ;
wire \my_alu|Add1~4_combout ;
wire \my_alu|Add0~4_combout ;
wire \my_alu|Selector31~2_combout ;
wire \my_alu|Selector31~3_combout ;
wire \my_alu|Selector31~4_combout ;
wire \my_alu|Selector31~5_combout ;
wire \my_alu|Selector31~6_combout ;
wire \my_alu|Selector31~0_combout ;
wire \my_alu|Selector31~7_combout ;
wire \my_alu|SRL_4~4_combout ;
wire \my_alu|SRL_1~1_combout ;
wire \my_alu|Selector31~8_combout ;
wire \my_alu|Selector31~9_combout ;
wire \my_alu|Selector31~10_combout ;
wire \Selector67~0_combout ;
wire \wd[2]~reg0_q ;
wire \register|Mux29~7_combout ;
wire \register|Mux29~8_combout ;
wire \register|Mux29~0_combout ;
wire \register|Mux29~1_combout ;
wire \register|Mux29~4_combout ;
wire \register|Mux29~5_combout ;
wire \register|Mux29~2_combout ;
wire \register|Mux29~3_combout ;
wire \register|Mux29~6_combout ;
wire \register|Mux29~9_combout ;
wire \register|Mux29~14_combout ;
wire \register|Mux29~15_combout ;
wire \register|Mux29~12_combout ;
wire \register|Mux29~13_combout ;
wire \register|Mux29~16_combout ;
wire \register|Mux29~10_combout ;
wire \register|Mux29~11_combout ;
wire \register|Mux29~17_combout ;
wire \register|Mux29~18_combout ;
wire \register|Mux29~19_combout ;
wire \Selector125~0_combout ;
wire \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \my_alu|Selector23~3_combout ;
wire \my_alu|Add1~20_combout ;
wire \my_alu|Add0~20_combout ;
wire \my_alu|Selector23~4_combout ;
wire \my_alu|Selector23~5_combout ;
wire \my_alu|Selector23~6_combout ;
wire \my_alu|Selector23~7_combout ;
wire \my_alu|Selector23~8_combout ;
wire \my_alu|Selector23~2_combout ;
wire \my_alu|Selector23~9_combout ;
wire \my_alu|Selector23~1_combout ;
wire \my_alu|Selector23~10_combout ;
wire \Selector59~0_combout ;
wire \wd[10]~reg0_q ;
wire \register|Mux21~7_combout ;
wire \register|Mux21~8_combout ;
wire \register|Mux21~0_combout ;
wire \register|Mux21~1_combout ;
wire \register|Mux21~4_combout ;
wire \register|Mux21~5_combout ;
wire \register|Mux21~2_combout ;
wire \register|Mux21~3_combout ;
wire \register|Mux21~6_combout ;
wire \register|Mux21~9_combout ;
wire \register|Mux21~10_combout ;
wire \register|Mux21~11_combout ;
wire \register|Mux21~17_combout ;
wire \register|Mux21~18_combout ;
wire \register|Mux21~12_combout ;
wire \register|Mux21~13_combout ;
wire \register|Mux21~14_combout ;
wire \register|Mux21~15_combout ;
wire \register|Mux21~16_combout ;
wire \register|Mux21~19_combout ;
wire \Selector117~0_combout ;
wire \r1[10]~reg0_Duplicate_2_q ;
wire \my_alu|SRL_2~23_combout ;
wire \my_alu|SRL_2~24_combout ;
wire \my_alu|Selector28~8_combout ;
wire \my_alu|Add1~10_combout ;
wire \my_alu|Add0~10_combout ;
wire \my_alu|Selector28~2_combout ;
wire \my_alu|Selector28~3_combout ;
wire \my_alu|Selector28~1_combout ;
wire \my_alu|Selector28~4_combout ;
wire \my_alu|Selector28~5_combout ;
wire \my_alu|Selector28~6_combout ;
wire \my_alu|Selector28~0_combout ;
wire \my_alu|Selector28~7_combout ;
wire \my_alu|Selector28~9_combout ;
wire \Selector64~0_combout ;
wire \wd[5]~reg0_q ;
wire \register|Mux26~0_combout ;
wire \register|Mux26~1_combout ;
wire \register|Mux26~4_combout ;
wire \register|Mux26~5_combout ;
wire \register|Mux26~2_combout ;
wire \register|Mux26~3_combout ;
wire \register|Mux26~6_combout ;
wire \register|Mux26~7_combout ;
wire \register|Mux26~8_combout ;
wire \register|Mux26~9_combout ;
wire \register|Mux26~17_combout ;
wire \register|Mux26~18_combout ;
wire \register|Mux26~10_combout ;
wire \register|Mux26~11_combout ;
wire \register|Mux26~12_combout ;
wire \register|Mux26~13_combout ;
wire \register|Mux26~14_combout ;
wire \register|Mux26~15_combout ;
wire \register|Mux26~16_combout ;
wire \register|Mux26~19_combout ;
wire \Selector122~0_combout ;
wire \r1[5]~reg0_Duplicate_2_q ;
wire \my_alu|SRL_1~3_combout ;
wire \my_alu|SRL_2~21_combout ;
wire \my_alu|SRL_2~22_combout ;
wire \my_alu|result~8_combout ;
wire \my_alu|result~9_combout ;
wire \my_alu|result~10_combout ;
wire \my_alu|result~11_combout ;
wire \my_alu|Selector32~0_combout ;
wire \my_alu|Selector32~2_combout ;
wire \my_alu|Selector32~3_combout ;
wire \my_alu|Selector32~4_combout ;
wire \my_alu|Selector32~5_combout ;
wire \my_alu|Add1~2_combout ;
wire \my_alu|Add0~2_combout ;
wire \my_alu|Selector32~6_combout ;
wire \my_alu|Selector32~7_combout ;
wire \my_alu|Selector32~8_combout ;
wire \my_alu|Selector32~9_combout ;
wire \my_alu|Selector32~10_combout ;
wire \my_alu|Selector32~11_combout ;
wire \Selector68~0_combout ;
wire \wd[1]~reg0_q ;
wire \register|reg_storage[993]~feeder_combout ;
wire \register|Mux30~7_combout ;
wire \register|Mux30~8_combout ;
wire \register|Mux30~4_combout ;
wire \register|Mux30~5_combout ;
wire \register|Mux30~2_combout ;
wire \register|Mux30~3_combout ;
wire \register|Mux30~6_combout ;
wire \register|Mux30~0_combout ;
wire \register|Mux30~1_combout ;
wire \register|Mux30~9_combout ;
wire \register|Mux30~10_combout ;
wire \register|Mux30~11_combout ;
wire \register|Mux30~17_combout ;
wire \register|Mux30~18_combout ;
wire \register|Mux30~14_combout ;
wire \register|Mux30~15_combout ;
wire \register|Mux30~12_combout ;
wire \register|Mux30~13_combout ;
wire \register|Mux30~16_combout ;
wire \register|Mux30~19_combout ;
wire \Selector126~0_combout ;
wire \my_alu|Mult0|auto_generated|mac_mult1~dataout ;
wire \my_alu|Selector34~7_combout ;
wire \my_alu|Add0~0_combout ;
wire \my_alu|Selector34~4_combout ;
wire \my_alu|LessThan0~1_cout ;
wire \my_alu|LessThan0~3_cout ;
wire \my_alu|LessThan0~5_cout ;
wire \my_alu|LessThan0~7_cout ;
wire \my_alu|LessThan0~9_cout ;
wire \my_alu|LessThan0~11_cout ;
wire \my_alu|LessThan0~13_cout ;
wire \my_alu|LessThan0~15_cout ;
wire \my_alu|LessThan0~17_cout ;
wire \my_alu|LessThan0~19_cout ;
wire \my_alu|LessThan0~21_cout ;
wire \my_alu|LessThan0~23_cout ;
wire \my_alu|LessThan0~25_cout ;
wire \my_alu|LessThan0~27_cout ;
wire \my_alu|LessThan0~29_cout ;
wire \my_alu|LessThan0~31_cout ;
wire \my_alu|LessThan0~33_cout ;
wire \my_alu|LessThan0~35_cout ;
wire \my_alu|LessThan0~37_cout ;
wire \my_alu|LessThan0~39_cout ;
wire \my_alu|LessThan0~41_cout ;
wire \my_alu|LessThan0~43_cout ;
wire \my_alu|LessThan0~45_cout ;
wire \my_alu|LessThan0~47_cout ;
wire \my_alu|LessThan0~49_cout ;
wire \my_alu|LessThan0~51_cout ;
wire \my_alu|LessThan0~53_cout ;
wire \my_alu|LessThan0~55_cout ;
wire \my_alu|LessThan0~57_cout ;
wire \my_alu|LessThan0~59_cout ;
wire \my_alu|LessThan0~61_cout ;
wire \my_alu|LessThan0~62_combout ;
wire \my_alu|Add1~0_combout ;
wire \my_alu|Selector34~5_combout ;
wire \my_alu|Selector34~2_combout ;
wire \my_alu|SRL_8~16_combout ;
wire \my_alu|result~3_combout ;
wire \my_alu|result~4_combout ;
wire \my_alu|result~5_combout ;
wire \my_alu|result~6_combout ;
wire \my_alu|result~7_combout ;
wire \my_alu|LessThan1~1_cout ;
wire \my_alu|LessThan1~3_cout ;
wire \my_alu|LessThan1~5_cout ;
wire \my_alu|LessThan1~7_cout ;
wire \my_alu|LessThan1~9_cout ;
wire \my_alu|LessThan1~11_cout ;
wire \my_alu|LessThan1~13_cout ;
wire \my_alu|LessThan1~15_cout ;
wire \my_alu|LessThan1~17_cout ;
wire \my_alu|LessThan1~19_cout ;
wire \my_alu|LessThan1~21_cout ;
wire \my_alu|LessThan1~23_cout ;
wire \my_alu|LessThan1~25_cout ;
wire \my_alu|LessThan1~27_cout ;
wire \my_alu|LessThan1~29_cout ;
wire \my_alu|LessThan1~31_cout ;
wire \my_alu|LessThan1~33_cout ;
wire \my_alu|LessThan1~35_cout ;
wire \my_alu|LessThan1~37_cout ;
wire \my_alu|LessThan1~39_cout ;
wire \my_alu|LessThan1~41_cout ;
wire \my_alu|LessThan1~43_cout ;
wire \my_alu|LessThan1~45_cout ;
wire \my_alu|LessThan1~47_cout ;
wire \my_alu|LessThan1~49_cout ;
wire \my_alu|LessThan1~51_cout ;
wire \my_alu|LessThan1~53_cout ;
wire \my_alu|LessThan1~55_cout ;
wire \my_alu|LessThan1~57_cout ;
wire \my_alu|LessThan1~59_cout ;
wire \my_alu|LessThan1~61_cout ;
wire \my_alu|LessThan1~62_combout ;
wire \my_alu|Selector34~3_combout ;
wire \my_alu|Selector34~6_combout ;
wire \my_alu|Selector34~0_combout ;
wire \my_alu|Selector34~1_combout ;
wire \my_alu|Selector34~8_combout ;
wire \my_alu|Selector34~9_combout ;
wire \Selector69~0_combout ;
wire \wd[0]~reg0_q ;
wire \register|reg_storage[966]~2_combout ;
wire \register|Mux31~7_combout ;
wire \register|Mux31~8_combout ;
wire \register|Mux31~0_combout ;
wire \register|Mux31~1_combout ;
wire \register|Mux31~4_combout ;
wire \register|Mux31~5_combout ;
wire \register|Mux31~2_combout ;
wire \register|Mux31~3_combout ;
wire \register|Mux31~6_combout ;
wire \register|Mux31~9_combout ;
wire \register|Mux31~20_combout ;
wire \register|Mux30~20_combout ;
wire \register|Mux29~20_combout ;
wire \register|Mux28~20_combout ;
wire \register|Mux27~20_combout ;
wire \register|Mux26~20_combout ;
wire \register|Mux25~20_combout ;
wire \register|Mux24~20_combout ;
wire \register|Mux23~20_combout ;
wire \register|Mux22~20_combout ;
wire \register|Mux21~20_combout ;
wire \register|Mux20~20_combout ;
wire \register|Mux19~20_combout ;
wire \register|Mux18~20_combout ;
wire \register|Mux17~20_combout ;
wire \register|Mux16~20_combout ;
wire \register|Mux15~20_combout ;
wire \register|Mux14~20_combout ;
wire \register|Mux13~20_combout ;
wire \register|Mux12~20_combout ;
wire \register|Mux11~20_combout ;
wire \register|Mux10~20_combout ;
wire \register|Mux9~20_combout ;
wire \register|Mux8~20_combout ;
wire \register|Mux7~20_combout ;
wire \register|Mux6~20_combout ;
wire [31:0] \my_alu|result ;
wire [7:0] PC;
wire [2:0] readwait;
wire [31:0] \instruction_from_memory|altsyncram_component|auto_generated|q_a ;
wire [64:0] \my_alu|Mult0|auto_generated|w513w ;
wire [4:0] \iparse|s2 ;
wire [1023:0] \register|reg_storage ;
wire [31:0] instruction;
wire [4:0] \iparse|s1 ;
wire [4:0] \iparse|de ;
wire [11:0] \iparse|i12 ;
wire [4:0] \iparse|i5 ;
wire [6:0] \iparse|funct7 ;

wire [35:0] \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [17:0] \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [17:0] \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \my_alu|Mult0|auto_generated|w513w [0] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \my_alu|Mult0|auto_generated|w513w [1] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \my_alu|Mult0|auto_generated|w513w [2] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \my_alu|Mult0|auto_generated|w513w [3] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \my_alu|Mult0|auto_generated|w513w [4] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \my_alu|Mult0|auto_generated|w513w [5] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \my_alu|Mult0|auto_generated|w513w [6] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \my_alu|Mult0|auto_generated|w513w [7] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \my_alu|Mult0|auto_generated|w513w [8] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \my_alu|Mult0|auto_generated|w513w [9] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \my_alu|Mult0|auto_generated|w513w [10] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \my_alu|Mult0|auto_generated|w513w [11] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \my_alu|Mult0|auto_generated|w513w [12] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \my_alu|Mult0|auto_generated|w513w [13] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \my_alu|Mult0|auto_generated|w513w [14] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \my_alu|Mult0|auto_generated|w513w [15] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \my_alu|Mult0|auto_generated|w513w [16] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \my_alu|Mult0|auto_generated|w513w [17] = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT18  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT19  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT20  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT21  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT22  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT23  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT24  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT25  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT26  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT27  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT28  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT29  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT30  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT31  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT32  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT33  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT34  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \my_alu|Mult0|auto_generated|mac_out2~DATAOUT35  = \my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \my_alu|Mult0|auto_generated|mac_out4~0  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \my_alu|Mult0|auto_generated|mac_out4~1  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \my_alu|Mult0|auto_generated|mac_out4~2  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \my_alu|Mult0|auto_generated|mac_out4~3  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \my_alu|Mult0|auto_generated|mac_out4~dataout  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT1  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT2  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT3  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT4  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT5  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT6  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT7  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT8  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT9  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT10  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT11  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT12  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT13  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT14  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT15  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT16  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT17  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT18  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT19  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT20  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT21  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT22  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT23  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT24  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT25  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT26  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT27  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT28  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT29  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT30  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \my_alu|Mult0|auto_generated|mac_out4~DATAOUT31  = \my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \my_alu|Mult0|auto_generated|mac_out6~0  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \my_alu|Mult0|auto_generated|mac_out6~1  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \my_alu|Mult0|auto_generated|mac_out6~2  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \my_alu|Mult0|auto_generated|mac_out6~3  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \my_alu|Mult0|auto_generated|mac_out6~dataout  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT1  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT2  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT3  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT4  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT5  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT6  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT7  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT8  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT9  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT10  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT11  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT12  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT13  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT14  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT15  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT16  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT17  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT18  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT19  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT20  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT21  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT22  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT23  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT24  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT25  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT26  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT27  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT28  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT29  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT30  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \my_alu|Mult0|auto_generated|mac_out6~DATAOUT31  = \my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [0] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [1] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [2] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [3] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [4] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [5] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [6] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [12] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [13] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [14] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [15] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [16] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [17] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [18] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \my_alu|Mult0|auto_generated|mac_mult1~dataout  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT1  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT2  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT3  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT4  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT5  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT6  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT7  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT8  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT9  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT10  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT11  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT12  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT13  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT14  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT15  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT16  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT17  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT18  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT19  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT20  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT21  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT22  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT23  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT24  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT25  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT26  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT27  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT28  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT29  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT30  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT31  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT32  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT33  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT34  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \my_alu|Mult0|auto_generated|mac_mult1~DATAOUT35  = \my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \my_alu|Mult0|auto_generated|mac_mult3~0  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \my_alu|Mult0|auto_generated|mac_mult3~1  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \my_alu|Mult0|auto_generated|mac_mult3~2  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \my_alu|Mult0|auto_generated|mac_mult3~3  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \my_alu|Mult0|auto_generated|mac_mult3~dataout  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT1  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT2  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT3  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT4  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT5  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT6  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT7  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT8  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT9  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT10  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT11  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT12  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT13  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT14  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT15  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT16  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT17  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT18  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT19  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT20  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT21  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT22  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT23  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT24  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT25  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT26  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT27  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT28  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT29  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT30  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \my_alu|Mult0|auto_generated|mac_mult3~DATAOUT31  = \my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \my_alu|Mult0|auto_generated|mac_mult5~0  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \my_alu|Mult0|auto_generated|mac_mult5~1  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \my_alu|Mult0|auto_generated|mac_mult5~2  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \my_alu|Mult0|auto_generated|mac_mult5~3  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \my_alu|Mult0|auto_generated|mac_mult5~dataout  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT1  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT2  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT3  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT4  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT5  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT6  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT7  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT8  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT9  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT10  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT11  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT12  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT13  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT14  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT15  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT16  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT17  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT18  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT19  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT20  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT21  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT22  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT23  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT24  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT25  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT26  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT27  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT28  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT29  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT30  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \my_alu|Mult0|auto_generated|mac_mult5~DATAOUT31  = \my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [7] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [8] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [9] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [10] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [11] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [19] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [20] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [21] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [22] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [23] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [9];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [24] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [10];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [25] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [11];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [26] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [12];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [27] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [13];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [28] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [14];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [29] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [15];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [30] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [16];
assign \instruction_from_memory|altsyncram_component|auto_generated|q_a [31] = \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [17];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \done~output (
	.i(\done~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \S[0]~output (
	.i(\S[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[0]~output .bus_hold = "false";
defparam \S[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \S[1]~output (
	.i(\S[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[1]~output .bus_hold = "false";
defparam \S[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \S[2]~output (
	.i(\S[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[2]~output .bus_hold = "false";
defparam \S[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \S[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[3]~output .bus_hold = "false";
defparam \S[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \NS[0]~output (
	.i(\NS[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \NS[0]~output .bus_hold = "false";
defparam \NS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \NS[1]~output (
	.i(\NS[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \NS[1]~output .bus_hold = "false";
defparam \NS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \NS[2]~output (
	.i(\NS[2]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \NS[2]~output .bus_hold = "false";
defparam \NS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \NS[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \NS[3]~output .bus_hold = "false";
defparam \NS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \rr1[0]~output (
	.i(\rr1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[0]~output .bus_hold = "false";
defparam \rr1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \rr1[1]~output (
	.i(\rr1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[1]~output .bus_hold = "false";
defparam \rr1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \rr1[2]~output (
	.i(\rr1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[2]~output .bus_hold = "false";
defparam \rr1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \rr1[3]~output (
	.i(\rr1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[3]~output .bus_hold = "false";
defparam \rr1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \rr1[4]~output (
	.i(\rr1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[4]~output .bus_hold = "false";
defparam \rr1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \rr2[0]~output (
	.i(\rr2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[0]~output .bus_hold = "false";
defparam \rr2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \rr2[1]~output (
	.i(\rr2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[1]~output .bus_hold = "false";
defparam \rr2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \rr2[2]~output (
	.i(\rr2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[2]~output .bus_hold = "false";
defparam \rr2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \rr2[3]~output (
	.i(\rr2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[3]~output .bus_hold = "false";
defparam \rr2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \rr2[4]~output (
	.i(\rr2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[4]~output .bus_hold = "false";
defparam \rr2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \wr[0]~output (
	.i(\wr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wr[0]~output .bus_hold = "false";
defparam \wr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \wr[1]~output (
	.i(\wr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wr[1]~output .bus_hold = "false";
defparam \wr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \wr[2]~output (
	.i(\wr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wr[2]~output .bus_hold = "false";
defparam \wr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \wr[3]~output (
	.i(\wr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wr[3]~output .bus_hold = "false";
defparam \wr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \wr[4]~output (
	.i(\wr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wr[4]~output .bus_hold = "false";
defparam \wr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \rd1[0]~output (
	.i(\register|Mux31~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[0]~output .bus_hold = "false";
defparam \rd1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \rd1[1]~output (
	.i(\register|Mux30~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[1]~output .bus_hold = "false";
defparam \rd1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \rd1[2]~output (
	.i(\register|Mux29~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[2]~output .bus_hold = "false";
defparam \rd1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \rd1[3]~output (
	.i(\register|Mux28~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[3]~output .bus_hold = "false";
defparam \rd1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \rd1[4]~output (
	.i(\register|Mux27~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[4]~output .bus_hold = "false";
defparam \rd1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \rd1[5]~output (
	.i(\register|Mux26~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[5]~output .bus_hold = "false";
defparam \rd1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \rd1[6]~output (
	.i(\register|Mux25~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[6]~output .bus_hold = "false";
defparam \rd1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \rd1[7]~output (
	.i(\register|Mux24~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[7]~output .bus_hold = "false";
defparam \rd1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \rd1[8]~output (
	.i(\register|Mux23~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[8]~output .bus_hold = "false";
defparam \rd1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \rd1[9]~output (
	.i(\register|Mux22~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[9]~output .bus_hold = "false";
defparam \rd1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \rd1[10]~output (
	.i(\register|Mux21~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[10]~output .bus_hold = "false";
defparam \rd1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \rd1[11]~output (
	.i(\register|Mux20~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[11]~output .bus_hold = "false";
defparam \rd1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \rd1[12]~output (
	.i(\register|Mux19~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[12]~output .bus_hold = "false";
defparam \rd1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \rd1[13]~output (
	.i(\register|Mux18~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[13]~output .bus_hold = "false";
defparam \rd1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \rd1[14]~output (
	.i(\register|Mux17~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[14]~output .bus_hold = "false";
defparam \rd1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \rd1[15]~output (
	.i(\register|Mux16~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[15]~output .bus_hold = "false";
defparam \rd1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \rd1[16]~output (
	.i(\register|Mux15~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[16]~output .bus_hold = "false";
defparam \rd1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \rd1[17]~output (
	.i(\register|Mux14~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[17]~output .bus_hold = "false";
defparam \rd1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \rd1[18]~output (
	.i(\register|Mux13~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[18]~output .bus_hold = "false";
defparam \rd1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \rd1[19]~output (
	.i(\register|Mux12~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[19]~output .bus_hold = "false";
defparam \rd1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \rd1[20]~output (
	.i(\register|Mux11~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[20]~output .bus_hold = "false";
defparam \rd1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \rd1[21]~output (
	.i(\register|Mux10~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[21]~output .bus_hold = "false";
defparam \rd1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \rd1[22]~output (
	.i(\register|Mux9~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[22]~output .bus_hold = "false";
defparam \rd1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \rd1[23]~output (
	.i(\register|Mux8~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[23]~output .bus_hold = "false";
defparam \rd1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \rd1[24]~output (
	.i(\register|Mux7~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[24]~output .bus_hold = "false";
defparam \rd1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \rd1[25]~output (
	.i(\register|Mux6~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[25]~output .bus_hold = "false";
defparam \rd1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \rd1[26]~output (
	.i(\register|Mux5~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[26]~output .bus_hold = "false";
defparam \rd1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \rd1[27]~output (
	.i(\register|Mux4~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[27]~output .bus_hold = "false";
defparam \rd1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \rd1[28]~output (
	.i(\register|Mux3~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[28]~output .bus_hold = "false";
defparam \rd1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \rd1[29]~output (
	.i(\register|Mux2~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[29]~output .bus_hold = "false";
defparam \rd1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \rd1[30]~output (
	.i(\register|Mux1~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[30]~output .bus_hold = "false";
defparam \rd1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \rd1[31]~output (
	.i(\register|Mux0~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[31]~output .bus_hold = "false";
defparam \rd1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \rd2[0]~output (
	.i(\register|Mux63~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[0]~output .bus_hold = "false";
defparam \rd2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \rd2[1]~output (
	.i(\register|Mux62~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[1]~output .bus_hold = "false";
defparam \rd2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \rd2[2]~output (
	.i(\register|Mux61~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[2]~output .bus_hold = "false";
defparam \rd2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \rd2[3]~output (
	.i(\register|Mux60~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[3]~output .bus_hold = "false";
defparam \rd2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \rd2[4]~output (
	.i(\register|Mux59~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[4]~output .bus_hold = "false";
defparam \rd2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \rd2[5]~output (
	.i(\r2[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[5]~output .bus_hold = "false";
defparam \rd2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \rd2[6]~output (
	.i(\r2[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[6]~output .bus_hold = "false";
defparam \rd2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \rd2[7]~output (
	.i(\r2[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[7]~output .bus_hold = "false";
defparam \rd2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \rd2[8]~output (
	.i(\r2[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[8]~output .bus_hold = "false";
defparam \rd2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \rd2[9]~output (
	.i(\r2[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[9]~output .bus_hold = "false";
defparam \rd2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \rd2[10]~output (
	.i(\r2[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[10]~output .bus_hold = "false";
defparam \rd2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \rd2[11]~output (
	.i(\r2[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[11]~output .bus_hold = "false";
defparam \rd2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \rd2[12]~output (
	.i(\register|Mux51~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[12]~output .bus_hold = "false";
defparam \rd2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \rd2[13]~output (
	.i(\register|Mux50~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[13]~output .bus_hold = "false";
defparam \rd2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \rd2[14]~output (
	.i(\register|Mux49~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[14]~output .bus_hold = "false";
defparam \rd2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \rd2[15]~output (
	.i(\register|Mux48~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[15]~output .bus_hold = "false";
defparam \rd2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \rd2[16]~output (
	.i(\register|Mux47~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[16]~output .bus_hold = "false";
defparam \rd2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \rd2[17]~output (
	.i(\register|Mux46~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[17]~output .bus_hold = "false";
defparam \rd2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \rd2[18]~output (
	.i(\register|Mux45~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[18]~output .bus_hold = "false";
defparam \rd2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \rd2[19]~output (
	.i(\register|Mux44~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[19]~output .bus_hold = "false";
defparam \rd2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \rd2[20]~output (
	.i(\register|Mux43~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[20]~output .bus_hold = "false";
defparam \rd2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \rd2[21]~output (
	.i(\register|Mux42~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[21]~output .bus_hold = "false";
defparam \rd2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \rd2[22]~output (
	.i(\register|Mux41~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[22]~output .bus_hold = "false";
defparam \rd2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \rd2[23]~output (
	.i(\register|Mux40~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[23]~output .bus_hold = "false";
defparam \rd2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \rd2[24]~output (
	.i(\register|Mux39~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[24]~output .bus_hold = "false";
defparam \rd2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \rd2[25]~output (
	.i(\register|Mux38~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[25]~output .bus_hold = "false";
defparam \rd2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \rd2[26]~output (
	.i(\register|Mux37~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[26]~output .bus_hold = "false";
defparam \rd2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \rd2[27]~output (
	.i(\register|Mux36~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[27]~output .bus_hold = "false";
defparam \rd2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \rd2[28]~output (
	.i(\register|Mux35~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[28]~output .bus_hold = "false";
defparam \rd2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \rd2[29]~output (
	.i(\register|Mux34~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[29]~output .bus_hold = "false";
defparam \rd2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \rd2[30]~output (
	.i(\register|Mux33~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[30]~output .bus_hold = "false";
defparam \rd2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \rd2[31]~output (
	.i(\register|Mux32~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[31]~output .bus_hold = "false";
defparam \rd2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \wd[0]~output (
	.i(\wd[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[0]~output .bus_hold = "false";
defparam \wd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \wd[1]~output (
	.i(\wd[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[1]~output .bus_hold = "false";
defparam \wd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \wd[2]~output (
	.i(\wd[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[2]~output .bus_hold = "false";
defparam \wd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \wd[3]~output (
	.i(\wd[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[3]~output .bus_hold = "false";
defparam \wd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \wd[4]~output (
	.i(\wd[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[4]~output .bus_hold = "false";
defparam \wd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \wd[5]~output (
	.i(\wd[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[5]~output .bus_hold = "false";
defparam \wd[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \wd[6]~output (
	.i(\wd[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[6]~output .bus_hold = "false";
defparam \wd[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \wd[7]~output (
	.i(\wd[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[7]~output .bus_hold = "false";
defparam \wd[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \wd[8]~output (
	.i(\wd[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[8]~output .bus_hold = "false";
defparam \wd[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \wd[9]~output (
	.i(\wd[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[9]~output .bus_hold = "false";
defparam \wd[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \wd[10]~output (
	.i(\wd[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[10]~output .bus_hold = "false";
defparam \wd[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \wd[11]~output (
	.i(\wd[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[11]~output .bus_hold = "false";
defparam \wd[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \wd[12]~output (
	.i(\wd[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[12]~output .bus_hold = "false";
defparam \wd[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \wd[13]~output (
	.i(\wd[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[13]~output .bus_hold = "false";
defparam \wd[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \wd[14]~output (
	.i(\wd[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[14]~output .bus_hold = "false";
defparam \wd[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \wd[15]~output (
	.i(\wd[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[15]~output .bus_hold = "false";
defparam \wd[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \wd[16]~output (
	.i(\wd[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[16]~output .bus_hold = "false";
defparam \wd[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \wd[17]~output (
	.i(\wd[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[17]~output .bus_hold = "false";
defparam \wd[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \wd[18]~output (
	.i(\wd[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[18]~output .bus_hold = "false";
defparam \wd[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \wd[19]~output (
	.i(\wd[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[19]~output .bus_hold = "false";
defparam \wd[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \wd[20]~output (
	.i(\wd[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[20]~output .bus_hold = "false";
defparam \wd[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \wd[21]~output (
	.i(\wd[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[21]~output .bus_hold = "false";
defparam \wd[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \wd[22]~output (
	.i(\wd[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[22]~output .bus_hold = "false";
defparam \wd[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \wd[23]~output (
	.i(\wd[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[23]~output .bus_hold = "false";
defparam \wd[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \wd[24]~output (
	.i(\wd[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[24]~output .bus_hold = "false";
defparam \wd[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \wd[25]~output (
	.i(\wd[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[25]~output .bus_hold = "false";
defparam \wd[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \wd[26]~output (
	.i(\wd[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[26]~output .bus_hold = "false";
defparam \wd[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \wd[27]~output (
	.i(\wd[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[27]~output .bus_hold = "false";
defparam \wd[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \wd[28]~output (
	.i(\wd[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[28]~output .bus_hold = "false";
defparam \wd[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \wd[29]~output (
	.i(\wd[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[29]~output .bus_hold = "false";
defparam \wd[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \wd[30]~output (
	.i(\wd[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[30]~output .bus_hold = "false";
defparam \wd[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \wd[31]~output (
	.i(\wd[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wd[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wd[31]~output .bus_hold = "false";
defparam \wd[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \r1[0]~output (
	.i(\r1[0]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \r1[1]~output (
	.i(\r1[1]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \r1[2]~output (
	.i(\r1[2]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \r1[3]~output (
	.i(\r1[3]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \r1[4]~output (
	.i(\r1[4]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \r1[5]~output (
	.i(\r1[5]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \r1[6]~output (
	.i(\r1[6]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \r1[7]~output (
	.i(\r1[7]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \r1[8]~output (
	.i(\r1[8]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \r1[9]~output (
	.i(\r1[9]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \r1[10]~output (
	.i(\r1[10]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \r1[11]~output (
	.i(\r1[11]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \r1[12]~output (
	.i(\r1[12]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \r1[13]~output (
	.i(\r1[13]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \r1[14]~output (
	.i(\r1[14]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \r1[15]~output (
	.i(\r1[15]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \r1[16]~output (
	.i(\r1[16]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[16]~output .bus_hold = "false";
defparam \r1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \r1[17]~output (
	.i(\r1[17]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[17]~output .bus_hold = "false";
defparam \r1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \r1[18]~output (
	.i(\r1[18]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[18]~output .bus_hold = "false";
defparam \r1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \r1[19]~output (
	.i(\r1[19]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[19]~output .bus_hold = "false";
defparam \r1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \r1[20]~output (
	.i(\r1[20]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[20]~output .bus_hold = "false";
defparam \r1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \r1[21]~output (
	.i(\r1[21]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[21]~output .bus_hold = "false";
defparam \r1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \r1[22]~output (
	.i(\r1[22]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[22]~output .bus_hold = "false";
defparam \r1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \r1[23]~output (
	.i(\r1[23]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[23]~output .bus_hold = "false";
defparam \r1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \r1[24]~output (
	.i(\r1[24]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[24]~output .bus_hold = "false";
defparam \r1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \r1[25]~output (
	.i(\r1[25]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[25]~output .bus_hold = "false";
defparam \r1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \r1[26]~output (
	.i(\r1[26]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[26]~output .bus_hold = "false";
defparam \r1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \r1[27]~output (
	.i(\r1[27]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[27]~output .bus_hold = "false";
defparam \r1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \r1[28]~output (
	.i(\r1[28]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[28]~output .bus_hold = "false";
defparam \r1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \r1[29]~output (
	.i(\r1[29]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[29]~output .bus_hold = "false";
defparam \r1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \r1[30]~output (
	.i(\r1[30]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[30]~output .bus_hold = "false";
defparam \r1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \r1[31]~output (
	.i(\r1[31]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[31]~output .bus_hold = "false";
defparam \r1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \r2[0]~output (
	.i(\r2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[0]~output .bus_hold = "false";
defparam \r2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \r2[1]~output (
	.i(\r2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[1]~output .bus_hold = "false";
defparam \r2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \r2[2]~output (
	.i(\r2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[2]~output .bus_hold = "false";
defparam \r2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \r2[3]~output (
	.i(\r2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[3]~output .bus_hold = "false";
defparam \r2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \r2[4]~output (
	.i(\r2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[4]~output .bus_hold = "false";
defparam \r2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \r2[5]~output (
	.i(\r2[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[5]~output .bus_hold = "false";
defparam \r2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \r2[6]~output (
	.i(\r2[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[6]~output .bus_hold = "false";
defparam \r2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \r2[7]~output (
	.i(\r2[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[7]~output .bus_hold = "false";
defparam \r2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \r2[8]~output (
	.i(\r2[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[8]~output .bus_hold = "false";
defparam \r2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \r2[9]~output (
	.i(\r2[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[9]~output .bus_hold = "false";
defparam \r2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \r2[10]~output (
	.i(\r2[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[10]~output .bus_hold = "false";
defparam \r2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \r2[11]~output (
	.i(\r2[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[11]~output .bus_hold = "false";
defparam \r2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \r2[12]~output (
	.i(\r2[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[12]~output .bus_hold = "false";
defparam \r2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \r2[13]~output (
	.i(\r2[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[13]~output .bus_hold = "false";
defparam \r2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \r2[14]~output (
	.i(\r2[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[14]~output .bus_hold = "false";
defparam \r2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \r2[15]~output (
	.i(\r2[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[15]~output .bus_hold = "false";
defparam \r2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \r2[16]~output (
	.i(\r2[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[16]~output .bus_hold = "false";
defparam \r2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \r2[17]~output (
	.i(\r2[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[17]~output .bus_hold = "false";
defparam \r2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \r2[18]~output (
	.i(\r2[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[18]~output .bus_hold = "false";
defparam \r2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \r2[19]~output (
	.i(\r2[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[19]~output .bus_hold = "false";
defparam \r2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \r2[20]~output (
	.i(\r2[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[20]~output .bus_hold = "false";
defparam \r2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \r2[21]~output (
	.i(\r2[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[21]~output .bus_hold = "false";
defparam \r2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \r2[22]~output (
	.i(\r2[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[22]~output .bus_hold = "false";
defparam \r2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \r2[23]~output (
	.i(\r2[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[23]~output .bus_hold = "false";
defparam \r2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \r2[24]~output (
	.i(\r2[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[24]~output .bus_hold = "false";
defparam \r2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \r2[25]~output (
	.i(\r2[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[25]~output .bus_hold = "false";
defparam \r2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \r2[26]~output (
	.i(\r2[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[26]~output .bus_hold = "false";
defparam \r2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \r2[27]~output (
	.i(\r2[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[27]~output .bus_hold = "false";
defparam \r2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \r2[28]~output (
	.i(\r2[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[28]~output .bus_hold = "false";
defparam \r2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \r2[29]~output (
	.i(\r2[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[29]~output .bus_hold = "false";
defparam \r2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \r2[30]~output (
	.i(\r2[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[30]~output .bus_hold = "false";
defparam \r2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \r2[31]~output (
	.i(\r2[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[31]~output .bus_hold = "false";
defparam \r2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \alu_control[0]~output (
	.i(!\alu_control[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control[0]~output .bus_hold = "false";
defparam \alu_control[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \alu_control[1]~output (
	.i(!\alu_control[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control[1]~output .bus_hold = "false";
defparam \alu_control[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \alu_control[2]~output (
	.i(!\alu_control[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control[2]~output .bus_hold = "false";
defparam \alu_control[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \alu_control[3]~output (
	.i(!\alu_control[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control[3]~output .bus_hold = "false";
defparam \alu_control[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \alu_control[4]~output (
	.i(!\alu_control[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control[4]~output .bus_hold = "false";
defparam \alu_control[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \alu_control[5]~output (
	.i(!\alu_control[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control[5]~output .bus_hold = "false";
defparam \alu_control[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \alu_control[6]~output (
	.i(!\alu_control[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control[6]~output .bus_hold = "false";
defparam \alu_control[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \alu_control[7]~output (
	.i(!\alu_control[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_control[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_control[7]~output .bus_hold = "false";
defparam \alu_control[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \result[0]~output (
	.i(\my_alu|result [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \result[1]~output (
	.i(\my_alu|result [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \result[2]~output (
	.i(\my_alu|result [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \result[3]~output (
	.i(\my_alu|result [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \result[4]~output (
	.i(\my_alu|result [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \result[5]~output (
	.i(\my_alu|result [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \result[6]~output (
	.i(\my_alu|result [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \result[7]~output (
	.i(\my_alu|result [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \result[8]~output (
	.i(\my_alu|result [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \result[9]~output (
	.i(\my_alu|result [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \result[10]~output (
	.i(\my_alu|result [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \result[11]~output (
	.i(\my_alu|result [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \result[12]~output (
	.i(\my_alu|result [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \result[13]~output (
	.i(\my_alu|result [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \result[14]~output (
	.i(\my_alu|result [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \result[15]~output (
	.i(\my_alu|result [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \result[16]~output (
	.i(\my_alu|result [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[16]~output .bus_hold = "false";
defparam \result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \result[17]~output (
	.i(\my_alu|result [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[17]~output .bus_hold = "false";
defparam \result[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \result[18]~output (
	.i(\my_alu|result [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[18]~output .bus_hold = "false";
defparam \result[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \result[19]~output (
	.i(\my_alu|result [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[19]~output .bus_hold = "false";
defparam \result[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \result[20]~output (
	.i(\my_alu|result [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[20]~output .bus_hold = "false";
defparam \result[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \result[21]~output (
	.i(\my_alu|result [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[21]~output .bus_hold = "false";
defparam \result[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \result[22]~output (
	.i(\my_alu|result [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[22]~output .bus_hold = "false";
defparam \result[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \result[23]~output (
	.i(\my_alu|result [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[23]~output .bus_hold = "false";
defparam \result[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \result[24]~output (
	.i(\my_alu|result [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[24]~output .bus_hold = "false";
defparam \result[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \result[25]~output (
	.i(\my_alu|result [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[25]~output .bus_hold = "false";
defparam \result[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \result[26]~output (
	.i(\my_alu|result [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[26]~output .bus_hold = "false";
defparam \result[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \result[27]~output (
	.i(\my_alu|result [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[27]~output .bus_hold = "false";
defparam \result[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \result[28]~output (
	.i(\my_alu|result [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[28]~output .bus_hold = "false";
defparam \result[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \result[29]~output (
	.i(\my_alu|result [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[29]~output .bus_hold = "false";
defparam \result[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \result[30]~output (
	.i(\my_alu|result [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[30]~output .bus_hold = "false";
defparam \result[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \result[31]~output (
	.i(\my_alu|result [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[31]~output .bus_hold = "false";
defparam \result[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \opcode[0]~output (
	.i(!instruction[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[0]~output .bus_hold = "false";
defparam \opcode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \opcode[1]~output (
	.i(!instruction[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[1]~output .bus_hold = "false";
defparam \opcode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \opcode[2]~output (
	.i(!instruction[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[2]~output .bus_hold = "false";
defparam \opcode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \opcode[3]~output (
	.i(!instruction[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[3]~output .bus_hold = "false";
defparam \opcode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \opcode[4]~output (
	.i(!instruction[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[4]~output .bus_hold = "false";
defparam \opcode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \opcode[5]~output (
	.i(!instruction[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[5]~output .bus_hold = "false";
defparam \opcode[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \opcode[6]~output (
	.i(!instruction[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[6]~output .bus_hold = "false";
defparam \opcode[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneive_lcell_comb \PC[0]~8 (
// Equation(s):
// \PC[0]~8_combout  = PC[0] $ (VCC)
// \PC[0]~9  = CARRY(PC[0])

	.dataa(PC[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC[0]~8_combout ),
	.cout(\PC[0]~9 ));
// synopsys translate_off
defparam \PC[0]~8 .lut_mask = 16'h55AA;
defparam \PC[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!PC[3] & (!PC[0] & (PC[2] & !PC[1])))

	.dataa(PC[3]),
	.datab(PC[0]),
	.datac(PC[2]),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0010;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\S[0]~reg0_q ) # ((\Equal1~1_combout  & \Equal1~0_combout ))

	.dataa(gnd),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hFFC0;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\S[1]~reg0_q  & (!\S[0]~reg0_q  & ((!\S[2]~reg0_q )))) # (!\S[1]~reg0_q  & (((\Mux8~2_combout  & \S[2]~reg0_q ))))

	.dataa(\S[0]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(\Mux8~2_combout ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'h3044;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N20
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\S[2]~reg0_q  & \S[1]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hF000;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \Mux9~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Mux9~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux9~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux9~0clkctrl .clock_type = "global clock";
defparam \Mux9~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \NS[2]$latch (
// Equation(s):
// \NS[2]$latch~combout  = (GLOBAL(\Mux9~0clkctrl_outclk ) & ((\NS[2]$latch~combout ))) # (!GLOBAL(\Mux9~0clkctrl_outclk ) & (\Mux8~3_combout ))

	.dataa(gnd),
	.datab(\Mux8~3_combout ),
	.datac(\NS[2]$latch~combout ),
	.datad(\Mux9~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\NS[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \NS[2]$latch .lut_mask = 16'hF0CC;
defparam \NS[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \S[2]~reg0feeder (
// Equation(s):
// \S[2]~reg0feeder_combout  = \NS[2]$latch~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\NS[2]$latch~combout ),
	.cin(gnd),
	.combout(\S[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \S[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \S[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N11
dffeas \S[2]~reg0 (
	.clk(\clk~input_o ),
	.d(\S[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S[2]~reg0 .is_wysiwyg = "true";
defparam \S[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \PC[5]~14 (
// Equation(s):
// \PC[5]~14_combout  = (!\S[0]~reg0_q  & !\S[1]~reg0_q )

	.dataa(\S[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\PC[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC[5]~14 .lut_mask = 16'h0055;
defparam \PC[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N17
dffeas \PC[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[2]~reg0_q ),
	.sload(gnd),
	.ena(\PC[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneive_lcell_comb \PC[1]~10 (
// Equation(s):
// \PC[1]~10_combout  = (PC[1] & (!\PC[0]~9 )) # (!PC[1] & ((\PC[0]~9 ) # (GND)))
// \PC[1]~11  = CARRY((!\PC[0]~9 ) # (!PC[1]))

	.dataa(gnd),
	.datab(PC[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[0]~9 ),
	.combout(\PC[1]~10_combout ),
	.cout(\PC[1]~11 ));
// synopsys translate_off
defparam \PC[1]~10 .lut_mask = 16'h3C3F;
defparam \PC[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N19
dffeas \PC[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[2]~reg0_q ),
	.sload(gnd),
	.ena(\PC[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \PC[2]~12 (
// Equation(s):
// \PC[2]~12_combout  = (PC[2] & (\PC[1]~11  $ (GND))) # (!PC[2] & (!\PC[1]~11  & VCC))
// \PC[2]~13  = CARRY((PC[2] & !\PC[1]~11 ))

	.dataa(gnd),
	.datab(PC[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[1]~11 ),
	.combout(\PC[2]~12_combout ),
	.cout(\PC[2]~13 ));
// synopsys translate_off
defparam \PC[2]~12 .lut_mask = 16'hC30C;
defparam \PC[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \PC[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[2]~reg0_q ),
	.sload(gnd),
	.ena(\PC[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \PC[3]~15 (
// Equation(s):
// \PC[3]~15_combout  = (PC[3] & (!\PC[2]~13 )) # (!PC[3] & ((\PC[2]~13 ) # (GND)))
// \PC[3]~16  = CARRY((!\PC[2]~13 ) # (!PC[3]))

	.dataa(gnd),
	.datab(PC[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[2]~13 ),
	.combout(\PC[3]~15_combout ),
	.cout(\PC[3]~16 ));
// synopsys translate_off
defparam \PC[3]~15 .lut_mask = 16'h3C3F;
defparam \PC[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \PC[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[3]~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[2]~reg0_q ),
	.sload(gnd),
	.ena(\PC[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \PC[4]~17 (
// Equation(s):
// \PC[4]~17_combout  = (PC[4] & (\PC[3]~16  $ (GND))) # (!PC[4] & (!\PC[3]~16  & VCC))
// \PC[4]~18  = CARRY((PC[4] & !\PC[3]~16 ))

	.dataa(gnd),
	.datab(PC[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[3]~16 ),
	.combout(\PC[4]~17_combout ),
	.cout(\PC[4]~18 ));
// synopsys translate_off
defparam \PC[4]~17 .lut_mask = 16'hC30C;
defparam \PC[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N25
dffeas \PC[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[4]~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[2]~reg0_q ),
	.sload(gnd),
	.ena(\PC[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \PC[5]~19 (
// Equation(s):
// \PC[5]~19_combout  = (PC[5] & (!\PC[4]~18 )) # (!PC[5] & ((\PC[4]~18 ) # (GND)))
// \PC[5]~20  = CARRY((!\PC[4]~18 ) # (!PC[5]))

	.dataa(gnd),
	.datab(PC[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[4]~18 ),
	.combout(\PC[5]~19_combout ),
	.cout(\PC[5]~20 ));
// synopsys translate_off
defparam \PC[5]~19 .lut_mask = 16'h3C3F;
defparam \PC[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \PC[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[5]~19_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[2]~reg0_q ),
	.sload(gnd),
	.ena(\PC[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \PC[6]~21 (
// Equation(s):
// \PC[6]~21_combout  = (PC[6] & (\PC[5]~20  $ (GND))) # (!PC[6] & (!\PC[5]~20  & VCC))
// \PC[6]~22  = CARRY((PC[6] & !\PC[5]~20 ))

	.dataa(gnd),
	.datab(PC[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[5]~20 ),
	.combout(\PC[6]~21_combout ),
	.cout(\PC[6]~22 ));
// synopsys translate_off
defparam \PC[6]~21 .lut_mask = 16'hC30C;
defparam \PC[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N29
dffeas \PC[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[6]~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[2]~reg0_q ),
	.sload(gnd),
	.ena(\PC[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \PC[7]~23 (
// Equation(s):
// \PC[7]~23_combout  = PC[7] $ (\PC[6]~22 )

	.dataa(PC[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC[6]~22 ),
	.combout(\PC[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \PC[7]~23 .lut_mask = 16'h5A5A;
defparam \PC[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N31
dffeas \PC[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[7]~23_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[2]~reg0_q ),
	.sload(gnd),
	.ena(\PC[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!PC[5] & (!PC[4] & (!PC[7] & !PC[6])))

	.dataa(PC[5]),
	.datab(PC[4]),
	.datac(PC[7]),
	.datad(PC[6]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
cycloneive_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\S[2]~reg0_q  & (\S[0]~reg0_q  $ (\writewait~q ))) # (!\S[2]~reg0_q  & (\S[0]~reg0_q  & \writewait~q ))

	.dataa(\S[2]~reg0_q ),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\writewait~q ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'h5AA0;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N21
dffeas writewait(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector37~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\S[1]~reg0_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writewait~q ),
	.prn(vcc));
// synopsys translate_off
defparam writewait.is_wysiwyg = "true";
defparam writewait.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\S[0]~reg0_q  & (((\writewait~q )))) # (!\S[0]~reg0_q  & (\Equal1~1_combout  & ((\Equal1~0_combout ))))

	.dataa(\S[0]~reg0_q ),
	.datab(\Equal1~1_combout ),
	.datac(\writewait~q ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hE4A0;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
cycloneive_lcell_comb \readwait[0]~0 (
// Equation(s):
// \readwait[0]~0_combout  = (\S[2]~reg0_q  & (((readwait[0])))) # (!\S[2]~reg0_q  & ((\S[0]~reg0_q  & (\S[1]~reg0_q  $ (readwait[0]))) # (!\S[0]~reg0_q  & (\S[1]~reg0_q  & readwait[0]))))

	.dataa(\S[2]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(readwait[0]),
	.cin(gnd),
	.combout(\readwait[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \readwait[0]~0 .lut_mask = 16'hBE40;
defparam \readwait[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N19
dffeas \readwait[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\readwait[0]~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readwait[0]),
	.prn(vcc));
// synopsys translate_off
defparam \readwait[0] .is_wysiwyg = "true";
defparam \readwait[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneive_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = readwait[0] $ (readwait[1])

	.dataa(gnd),
	.datab(readwait[0]),
	.datac(gnd),
	.datad(readwait[1]),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h33CC;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneive_lcell_comb \r2[13]~13 (
// Equation(s):
// \r2[13]~13_combout  = (!\S[2]~reg0_q  & (\S[1]~reg0_q  $ (!\S[0]~reg0_q )))

	.dataa(\S[1]~reg0_q ),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\r2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \r2[13]~13 .lut_mask = 16'h0A05;
defparam \r2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N31
dffeas \readwait[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~1_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(vcc),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readwait[1]),
	.prn(vcc));
// synopsys translate_off
defparam \readwait[1] .is_wysiwyg = "true";
defparam \readwait[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = readwait[2] $ (((readwait[1] & readwait[0])))

	.dataa(gnd),
	.datab(readwait[1]),
	.datac(readwait[2]),
	.datad(readwait[0]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h3CF0;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \readwait[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(vcc),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readwait[2]),
	.prn(vcc));
// synopsys translate_off
defparam \readwait[2] .is_wysiwyg = "true";
defparam \readwait[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (!readwait[0] & (!readwait[2] & readwait[1]))

	.dataa(gnd),
	.datab(readwait[0]),
	.datac(readwait[2]),
	.datad(readwait[1]),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'h0300;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\S[0]~reg0_q  & (((\Mux6~1_combout ) # (!\S[1]~reg0_q )))) # (!\S[0]~reg0_q  & (\start~input_o  & (!\S[1]~reg0_q )))

	.dataa(\start~input_o ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hCE0E;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneive_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\S[2]~reg0_q  & (!\Mux6~0_combout  & ((!\S[1]~reg0_q )))) # (!\S[2]~reg0_q  & ((\Mux6~2_combout  $ (\S[1]~reg0_q ))))

	.dataa(\Mux6~0_combout ),
	.datab(\Mux6~2_combout ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'h053C;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneive_lcell_comb \NS[0]$latch (
// Equation(s):
// \NS[0]$latch~combout  = (GLOBAL(\Mux9~0clkctrl_outclk ) & ((\NS[0]$latch~combout ))) # (!GLOBAL(\Mux9~0clkctrl_outclk ) & (\Mux6~3_combout ))

	.dataa(\Mux6~3_combout ),
	.datab(gnd),
	.datac(\NS[0]$latch~combout ),
	.datad(\Mux9~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\NS[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \NS[0]$latch .lut_mask = 16'hF0AA;
defparam \NS[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N1
dffeas \S[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\NS[0]$latch~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S[0]~reg0 .is_wysiwyg = "true";
defparam \S[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneive_lcell_comb \Selector200~0 (
// Equation(s):
// \Selector200~0_combout  = (\double~q  & ((\S[2]~reg0_q ))) # (!\double~q  & (\S[0]~reg0_q  & !\S[2]~reg0_q ))

	.dataa(\double~q ),
	.datab(\S[0]~reg0_q ),
	.datac(gnd),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector200~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector200~0 .lut_mask = 16'hAA44;
defparam \Selector200~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N23
dffeas double(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector200~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\S[1]~reg0_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\double~q ),
	.prn(vcc));
// synopsys translate_off
defparam double.is_wysiwyg = "true";
defparam double.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\S[0]~reg0_q  & (!\S[2]~reg0_q  & ((\double~q ) # (\S[1]~reg0_q )))) # (!\S[0]~reg0_q  & (((!\S[1]~reg0_q  & \S[2]~reg0_q ))))

	.dataa(\double~q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h03C8;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & ((\S[0]~reg0_q ) # ((\Equal1~1_combout  & \Equal1~0_combout ))))

	.dataa(\S[0]~reg0_q ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hEA00;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneive_lcell_comb \NS[1]$latch (
// Equation(s):
// \NS[1]$latch~combout  = (GLOBAL(\Mux9~0clkctrl_outclk ) & ((\NS[1]$latch~combout ))) # (!GLOBAL(\Mux9~0clkctrl_outclk ) & (\Mux7~1_combout ))

	.dataa(\Mux7~1_combout ),
	.datab(gnd),
	.datac(\NS[1]$latch~combout ),
	.datad(\Mux9~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\NS[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \NS[1]$latch .lut_mask = 16'hF0AA;
defparam \NS[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
cycloneive_lcell_comb \S[1]~reg0feeder (
// Equation(s):
// \S[1]~reg0feeder_combout  = \NS[1]$latch~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\NS[1]$latch~combout ),
	.cin(gnd),
	.combout(\S[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \S[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \S[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N25
dffeas \S[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\S[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S[1]~reg0 .is_wysiwyg = "true";
defparam \S[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \done~0 (
// Equation(s):
// \done~0_combout  = (\S[1]~reg0_q  & ((\done~reg0_q ) # ((\S[2]~reg0_q  & !\S[0]~reg0_q )))) # (!\S[1]~reg0_q  & (\done~reg0_q  & ((\S[2]~reg0_q ) # (\S[0]~reg0_q ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\done~reg0_q ),
	.datac(\S[2]~reg0_q ),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\done~0_combout ),
	.cout());
// synopsys translate_off
defparam \done~0 .lut_mask = 16'hCCE8;
defparam \done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \done~reg0feeder (
// Equation(s):
// \done~reg0feeder_combout  = \done~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\done~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\done~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \done~reg0feeder .lut_mask = 16'hF0F0;
defparam \done~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \done~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\done~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\done~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \done~reg0 .is_wysiwyg = "true";
defparam \done~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instructions_init.mif";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "instructions:instruction_from_memory|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated|ALTSYNCRAM";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028330004C0013;
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneive_lcell_comb \Selector184~0 (
// Equation(s):
// \Selector184~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector184~0 .lut_mask = 16'h00F0;
defparam \Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N16
cycloneive_lcell_comb \instruction[0]~0 (
// Equation(s):
// \instruction[0]~0_combout  = (!\S[1]~reg0_q  & !\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[1]~reg0_q ),
	.datac(\S[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[0]~0 .lut_mask = 16'h0303;
defparam \instruction[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \instruction[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector184~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[15]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[15] .is_wysiwyg = "true";
defparam \instruction[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneive_lcell_comb \Selector199~0 (
// Equation(s):
// \Selector199~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Selector199~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector199~0 .lut_mask = 16'h00F0;
defparam \Selector199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N13
dffeas \instruction[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector199~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[0] .is_wysiwyg = "true";
defparam \instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneive_lcell_comb \Selector198~0 (
// Equation(s):
// \Selector198~0_combout  = (!\instruction_from_memory|altsyncram_component|auto_generated|q_a [1] & \S[0]~reg0_q )

	.dataa(gnd),
	.datab(\instruction_from_memory|altsyncram_component|auto_generated|q_a [1]),
	.datac(\S[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector198~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector198~0 .lut_mask = 16'h3030;
defparam \Selector198~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N15
dffeas \instruction[1] (
	.clk(\clk~input_o ),
	.d(\Selector198~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[1] .is_wysiwyg = "true";
defparam \instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \Selector196~0 (
// Equation(s):
// \Selector196~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Selector196~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector196~0 .lut_mask = 16'h00F0;
defparam \Selector196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N27
dffeas \instruction[3] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\Selector196~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[3]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[3] .is_wysiwyg = "true";
defparam \instruction[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneive_lcell_comb \Selector197~0 (
// Equation(s):
// \Selector197~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Selector197~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector197~0 .lut_mask = 16'h00F0;
defparam \Selector197~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N3
dffeas \instruction[2] (
	.clk(\clk~input_o ),
	.d(\Selector197~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[2] .is_wysiwyg = "true";
defparam \instruction[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!instruction[0] & (!instruction[1] & (instruction[3] & instruction[2])))

	.dataa(instruction[0]),
	.datab(instruction[1]),
	.datac(instruction[3]),
	.datad(instruction[2]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h1000;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \Selector195~0 (
// Equation(s):
// \Selector195~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Selector195~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector195~0 .lut_mask = 16'h00F0;
defparam \Selector195~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N9
dffeas \instruction[4] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\Selector195~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[4]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[4] .is_wysiwyg = "true";
defparam \instruction[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneive_lcell_comb \Selector194~0 (
// Equation(s):
// \Selector194~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Selector194~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector194~0 .lut_mask = 16'h00F0;
defparam \Selector194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N25
dffeas \instruction[5] (
	.clk(\clk~input_o ),
	.d(\Selector194~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[5]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[5] .is_wysiwyg = "true";
defparam \instruction[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneive_lcell_comb \iparse|Equal6~0 (
// Equation(s):
// \iparse|Equal6~0_combout  = (\Equal3~0_combout  & (instruction[4] & !instruction[5]))

	.dataa(\Equal3~0_combout ),
	.datab(gnd),
	.datac(instruction[4]),
	.datad(instruction[5]),
	.cin(gnd),
	.combout(\iparse|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|Equal6~0 .lut_mask = 16'h00A0;
defparam \iparse|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneive_lcell_comb \Selector193~0 (
// Equation(s):
// \Selector193~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(\S[0]~reg0_q ),
	.datac(gnd),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector193~0 .lut_mask = 16'h00CC;
defparam \Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N1
dffeas \instruction[6] (
	.clk(\clk~input_o ),
	.d(\Selector193~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[6]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[6] .is_wysiwyg = "true";
defparam \instruction[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (((instruction[4]) # (instruction[5])) # (!instruction[6])) # (!\Equal3~0_combout )

	.dataa(\Equal3~0_combout ),
	.datab(instruction[6]),
	.datac(instruction[4]),
	.datad(instruction[5]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'hFFF7;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneive_lcell_comb \iparse|always0~0 (
// Equation(s):
// \iparse|always0~0_combout  = (instruction[5] & (instruction[6] & ((instruction[2])))) # (!instruction[5] & (!instruction[6] & (instruction[4] & !instruction[2])))

	.dataa(instruction[5]),
	.datab(instruction[6]),
	.datac(instruction[4]),
	.datad(instruction[2]),
	.cin(gnd),
	.combout(\iparse|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|always0~0 .lut_mask = 16'h8810;
defparam \iparse|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneive_lcell_comb \iparse|always0~1 (
// Equation(s):
// \iparse|always0~1_combout  = (instruction[3] & (\iparse|always0~0_combout  & (!instruction[1] & !instruction[0])))

	.dataa(instruction[3]),
	.datab(\iparse|always0~0_combout ),
	.datac(instruction[1]),
	.datad(instruction[0]),
	.cin(gnd),
	.combout(\iparse|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|always0~1 .lut_mask = 16'h0008;
defparam \iparse|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cycloneive_lcell_comb \iparse|s1[4]~0 (
// Equation(s):
// \iparse|s1[4]~0_combout  = (\iparse|Equal6~0_combout ) # ((\iparse|always0~1_combout ) # (!\Equal2~0_combout ))

	.dataa(\iparse|Equal6~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(gnd),
	.datad(\iparse|always0~1_combout ),
	.cin(gnd),
	.combout(\iparse|s1[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|s1[4]~0 .lut_mask = 16'hFFBB;
defparam \iparse|s1[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \iparse|s1[4]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iparse|s1[4]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iparse|s1[4]~0clkctrl_outclk ));
// synopsys translate_off
defparam \iparse|s1[4]~0clkctrl .clock_type = "global clock";
defparam \iparse|s1[4]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneive_lcell_comb \iparse|s1[0] (
// Equation(s):
// \iparse|s1 [0] = (GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & ((!instruction[15]))) # (!GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & (\iparse|s1 [0]))

	.dataa(\iparse|s1 [0]),
	.datab(gnd),
	.datac(instruction[15]),
	.datad(\iparse|s1[4]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|s1 [0]),
	.cout());
// synopsys translate_off
defparam \iparse|s1[0] .lut_mask = 16'h0FAA;
defparam \iparse|s1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneive_lcell_comb \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = (\S[1]~reg0_q  & \iparse|s1 [0])

	.dataa(\S[1]~reg0_q ),
	.datab(gnd),
	.datac(\iparse|s1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector85~0 .lut_mask = 16'hA0A0;
defparam \Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
cycloneive_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ((instruction[4]) # (!instruction[6])) # (!\Equal3~0_combout )

	.dataa(gnd),
	.datab(\Equal3~0_combout ),
	.datac(instruction[4]),
	.datad(instruction[6]),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'hF3FF;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
cycloneive_lcell_comb \wr[4]~0 (
// Equation(s):
// \wr[4]~0_combout  = (!\S[2]~reg0_q  & ((\S[1]~reg0_q  & (\S[0]~reg0_q  & !\WideNor0~0_combout )) # (!\S[1]~reg0_q  & (!\S[0]~reg0_q ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[2]~reg0_q ),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\wr[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wr[4]~0 .lut_mask = 16'h0109;
defparam \wr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N1
dffeas \rr1[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector85~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr1[0]~reg0 .is_wysiwyg = "true";
defparam \rr1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
cycloneive_lcell_comb \Selector183~0 (
// Equation(s):
// \Selector183~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [16])

	.dataa(\S[0]~reg0_q ),
	.datab(gnd),
	.datac(\instruction_from_memory|altsyncram_component|auto_generated|q_a [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector183~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector183~0 .lut_mask = 16'h0A0A;
defparam \Selector183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
cycloneive_lcell_comb \instruction[16]~feeder (
// Equation(s):
// \instruction[16]~feeder_combout  = \Selector183~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector183~0_combout ),
	.cin(gnd),
	.combout(\instruction[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[16]~feeder .lut_mask = 16'hFF00;
defparam \instruction[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N13
dffeas \instruction[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instruction[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[16]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[16] .is_wysiwyg = "true";
defparam \instruction[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
cycloneive_lcell_comb \iparse|s1[1] (
// Equation(s):
// \iparse|s1 [1] = (GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & ((!instruction[16]))) # (!GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & (\iparse|s1 [1]))

	.dataa(\iparse|s1 [1]),
	.datab(gnd),
	.datac(instruction[16]),
	.datad(\iparse|s1[4]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|s1 [1]),
	.cout());
// synopsys translate_off
defparam \iparse|s1[1] .lut_mask = 16'h0FAA;
defparam \iparse|s1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N4
cycloneive_lcell_comb \Selector84~0 (
// Equation(s):
// \Selector84~0_combout  = (\S[1]~reg0_q  & \iparse|s1 [1])

	.dataa(gnd),
	.datab(\S[1]~reg0_q ),
	.datac(gnd),
	.datad(\iparse|s1 [1]),
	.cin(gnd),
	.combout(\Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector84~0 .lut_mask = 16'hCC00;
defparam \Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N5
dffeas \rr1[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector84~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr1[1]~reg0 .is_wysiwyg = "true";
defparam \rr1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneive_lcell_comb \Selector182~0 (
// Equation(s):
// \Selector182~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(\S[0]~reg0_q ),
	.datac(gnd),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\Selector182~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector182~0 .lut_mask = 16'h00CC;
defparam \Selector182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N15
dffeas \instruction[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector182~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[17]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[17] .is_wysiwyg = "true";
defparam \instruction[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneive_lcell_comb \iparse|s1[2] (
// Equation(s):
// \iparse|s1 [2] = (GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & (!instruction[17])) # (!GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & ((\iparse|s1 [2])))

	.dataa(instruction[17]),
	.datab(gnd),
	.datac(\iparse|s1 [2]),
	.datad(\iparse|s1[4]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|s1 [2]),
	.cout());
// synopsys translate_off
defparam \iparse|s1[2] .lut_mask = 16'h55F0;
defparam \iparse|s1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneive_lcell_comb \Selector83~0 (
// Equation(s):
// \Selector83~0_combout  = (\S[1]~reg0_q  & \iparse|s1 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~reg0_q ),
	.datad(\iparse|s1 [2]),
	.cin(gnd),
	.combout(\Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector83~0 .lut_mask = 16'hF000;
defparam \Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N29
dffeas \rr1[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector83~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr1[2]~reg0 .is_wysiwyg = "true";
defparam \rr1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneive_lcell_comb \Selector181~0 (
// Equation(s):
// \Selector181~0_combout  = (!\instruction_from_memory|altsyncram_component|auto_generated|q_a [18] & \S[0]~reg0_q )

	.dataa(gnd),
	.datab(\instruction_from_memory|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector181~0 .lut_mask = 16'h3300;
defparam \Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N5
dffeas \instruction[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector181~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[18]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[18] .is_wysiwyg = "true";
defparam \instruction[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneive_lcell_comb \iparse|s1[3] (
// Equation(s):
// \iparse|s1 [3] = (GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & ((!instruction[18]))) # (!GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & (\iparse|s1 [3]))

	.dataa(\iparse|s1 [3]),
	.datab(\iparse|s1[4]~0clkctrl_outclk ),
	.datac(gnd),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\iparse|s1 [3]),
	.cout());
// synopsys translate_off
defparam \iparse|s1[3] .lut_mask = 16'h22EE;
defparam \iparse|s1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N0
cycloneive_lcell_comb \Selector82~0 (
// Equation(s):
// \Selector82~0_combout  = (\S[1]~reg0_q  & \iparse|s1 [3])

	.dataa(\S[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iparse|s1 [3]),
	.cin(gnd),
	.combout(\Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector82~0 .lut_mask = 16'hAA00;
defparam \Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N1
dffeas \rr1[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector82~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr1[3]~reg0 .is_wysiwyg = "true";
defparam \rr1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .init_file = "instructions_init.mif";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "instructions:instruction_from_memory|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated|ALTSYNCRAM";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 18;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 18;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_from_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000102CC0072C00CA;
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneive_lcell_comb \Selector180~0 (
// Equation(s):
// \Selector180~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\Selector180~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector180~0 .lut_mask = 16'h00F0;
defparam \Selector180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N9
dffeas \instruction[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector180~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[19]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[19] .is_wysiwyg = "true";
defparam \instruction[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
cycloneive_lcell_comb \iparse|s1[4] (
// Equation(s):
// \iparse|s1 [4] = (GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & ((!instruction[19]))) # (!GLOBAL(\iparse|s1[4]~0clkctrl_outclk ) & (\iparse|s1 [4]))

	.dataa(gnd),
	.datab(\iparse|s1 [4]),
	.datac(instruction[19]),
	.datad(\iparse|s1[4]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|s1 [4]),
	.cout());
// synopsys translate_off
defparam \iparse|s1[4] .lut_mask = 16'h0FCC;
defparam \iparse|s1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneive_lcell_comb \Selector81~0 (
// Equation(s):
// \Selector81~0_combout  = (\iparse|s1 [4] & \S[1]~reg0_q )

	.dataa(gnd),
	.datab(\iparse|s1 [4]),
	.datac(gnd),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector81~0 .lut_mask = 16'hCC00;
defparam \Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N17
dffeas \rr1[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector81~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr1[4]~reg0 .is_wysiwyg = "true";
defparam \rr1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneive_lcell_comb \iparse|s1[4]~1 (
// Equation(s):
// \iparse|s1[4]~1_combout  = ((instruction[5]) # ((!instruction[6] & !instruction[4]))) # (!\Equal3~0_combout )

	.dataa(\Equal3~0_combout ),
	.datab(instruction[6]),
	.datac(instruction[4]),
	.datad(instruction[5]),
	.cin(gnd),
	.combout(\iparse|s1[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|s1[4]~1 .lut_mask = 16'hFF57;
defparam \iparse|s1[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \iparse|s1[4]~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iparse|s1[4]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iparse|s1[4]~1clkctrl_outclk ));
// synopsys translate_off
defparam \iparse|s1[4]~1clkctrl .clock_type = "global clock";
defparam \iparse|s1[4]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cycloneive_lcell_comb \Selector179~0 (
// Equation(s):
// \Selector179~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [20])

	.dataa(\S[0]~reg0_q ),
	.datab(gnd),
	.datac(\instruction_from_memory|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector179~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector179~0 .lut_mask = 16'h0A0A;
defparam \Selector179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N17
dffeas \instruction[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector179~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[20]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[20] .is_wysiwyg = "true";
defparam \instruction[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneive_lcell_comb \iparse|s2[0] (
// Equation(s):
// \iparse|s2 [0] = (GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & (\iparse|s2 [0])) # (!GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & ((!instruction[20])))

	.dataa(gnd),
	.datab(\iparse|s2 [0]),
	.datac(\iparse|s1[4]~1clkctrl_outclk ),
	.datad(instruction[20]),
	.cin(gnd),
	.combout(\iparse|s2 [0]),
	.cout());
// synopsys translate_off
defparam \iparse|s2[0] .lut_mask = 16'hC0CF;
defparam \iparse|s2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneive_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = (\S[1]~reg0_q  & \iparse|s2 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~reg0_q ),
	.datad(\iparse|s2 [0]),
	.cin(gnd),
	.combout(\Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~0 .lut_mask = 16'hF000;
defparam \Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneive_lcell_comb \rr2[1]~0 (
// Equation(s):
// \rr2[1]~0_combout  = (!\S[2]~reg0_q  & ((\S[1]~reg0_q  & (!\Equal2~0_combout  & \S[0]~reg0_q )) # (!\S[1]~reg0_q  & ((!\S[0]~reg0_q )))))

	.dataa(\S[2]~reg0_q ),
	.datab(\Equal2~0_combout ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\rr2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr2[1]~0 .lut_mask = 16'h1005;
defparam \rr2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N1
dffeas \rr2[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector90~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr2[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr2[0]~reg0 .is_wysiwyg = "true";
defparam \rr2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneive_lcell_comb \Selector178~0 (
// Equation(s):
// \Selector178~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\Selector178~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector178~0 .lut_mask = 16'h00F0;
defparam \Selector178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N13
dffeas \instruction[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector178~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[21]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[21] .is_wysiwyg = "true";
defparam \instruction[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneive_lcell_comb \iparse|s2[1] (
// Equation(s):
// \iparse|s2 [1] = (GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & ((\iparse|s2 [1]))) # (!GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & (!instruction[21]))

	.dataa(gnd),
	.datab(instruction[21]),
	.datac(\iparse|s1[4]~1clkctrl_outclk ),
	.datad(\iparse|s2 [1]),
	.cin(gnd),
	.combout(\iparse|s2 [1]),
	.cout());
// synopsys translate_off
defparam \iparse|s2[1] .lut_mask = 16'hF303;
defparam \iparse|s2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
cycloneive_lcell_comb \Selector89~0 (
// Equation(s):
// \Selector89~0_combout  = (\iparse|s2 [1] & \S[1]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iparse|s2 [1]),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~0 .lut_mask = 16'hF000;
defparam \Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N1
dffeas \rr2[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector89~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr2[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr2[1]~reg0 .is_wysiwyg = "true";
defparam \rr2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cycloneive_lcell_comb \Selector177~0 (
// Equation(s):
// \Selector177~0_combout  = (!\instruction_from_memory|altsyncram_component|auto_generated|q_a [22] & \S[0]~reg0_q )

	.dataa(gnd),
	.datab(\instruction_from_memory|altsyncram_component|auto_generated|q_a [22]),
	.datac(\S[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector177~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector177~0 .lut_mask = 16'h3030;
defparam \Selector177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N7
dffeas \instruction[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector177~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[22]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[22] .is_wysiwyg = "true";
defparam \instruction[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cycloneive_lcell_comb \iparse|s2[2] (
// Equation(s):
// \iparse|s2 [2] = (GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & (\iparse|s2 [2])) # (!GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & ((!instruction[22])))

	.dataa(gnd),
	.datab(\iparse|s2 [2]),
	.datac(\iparse|s1[4]~1clkctrl_outclk ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\iparse|s2 [2]),
	.cout());
// synopsys translate_off
defparam \iparse|s2[2] .lut_mask = 16'hC0CF;
defparam \iparse|s2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
cycloneive_lcell_comb \Selector88~0 (
// Equation(s):
// \Selector88~0_combout  = (\iparse|s2 [2] & \S[1]~reg0_q )

	.dataa(\iparse|s2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector88~0 .lut_mask = 16'hAA00;
defparam \Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N11
dffeas \rr2[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector88~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr2[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr2[2]~reg0 .is_wysiwyg = "true";
defparam \rr2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneive_lcell_comb \Selector176~0 (
// Equation(s):
// \Selector176~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [23])

	.dataa(\S[0]~reg0_q ),
	.datab(gnd),
	.datac(\instruction_from_memory|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector176~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector176~0 .lut_mask = 16'h0A0A;
defparam \Selector176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N19
dffeas \instruction[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector176~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[23]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[23] .is_wysiwyg = "true";
defparam \instruction[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cycloneive_lcell_comb \iparse|s2[3] (
// Equation(s):
// \iparse|s2 [3] = (GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & (\iparse|s2 [3])) # (!GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & ((!instruction[23])))

	.dataa(gnd),
	.datab(\iparse|s2 [3]),
	.datac(\iparse|s1[4]~1clkctrl_outclk ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\iparse|s2 [3]),
	.cout());
// synopsys translate_off
defparam \iparse|s2[3] .lut_mask = 16'hC0CF;
defparam \iparse|s2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneive_lcell_comb \Selector87~0 (
// Equation(s):
// \Selector87~0_combout  = (\iparse|s2 [3] & \S[1]~reg0_q )

	.dataa(\iparse|s2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector87~0 .lut_mask = 16'hAA00;
defparam \Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N21
dffeas \rr2[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector87~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr2[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr2[3]~reg0 .is_wysiwyg = "true";
defparam \rr2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneive_lcell_comb \Selector175~0 (
// Equation(s):
// \Selector175~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [24])

	.dataa(gnd),
	.datab(\S[0]~reg0_q ),
	.datac(gnd),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\Selector175~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector175~0 .lut_mask = 16'h00CC;
defparam \Selector175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \instruction[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector175~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[24]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[24] .is_wysiwyg = "true";
defparam \instruction[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneive_lcell_comb \iparse|s2[4] (
// Equation(s):
// \iparse|s2 [4] = (GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & ((\iparse|s2 [4]))) # (!GLOBAL(\iparse|s1[4]~1clkctrl_outclk ) & (!instruction[24]))

	.dataa(gnd),
	.datab(instruction[24]),
	.datac(\iparse|s2 [4]),
	.datad(\iparse|s1[4]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|s2 [4]),
	.cout());
// synopsys translate_off
defparam \iparse|s2[4] .lut_mask = 16'hF033;
defparam \iparse|s2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
cycloneive_lcell_comb \Selector86~0 (
// Equation(s):
// \Selector86~0_combout  = (\iparse|s2 [4] & \S[1]~reg0_q )

	.dataa(gnd),
	.datab(\iparse|s2 [4]),
	.datac(gnd),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector86~0 .lut_mask = 16'hCC00;
defparam \Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N15
dffeas \rr2[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector86~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr2[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr2[4]~reg0 .is_wysiwyg = "true";
defparam \rr2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneive_lcell_comb \Selector192~0 (
// Equation(s):
// \Selector192~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [7])

	.dataa(\S[0]~reg0_q ),
	.datab(gnd),
	.datac(\instruction_from_memory|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector192~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector192~0 .lut_mask = 16'h0A0A;
defparam \Selector192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \instruction[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector192~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[7]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[7] .is_wysiwyg = "true";
defparam \instruction[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneive_lcell_comb \iparse|de[4]~0 (
// Equation(s):
// \iparse|de[4]~0_combout  = (instruction[3] & (instruction[6] & (!instruction[4]))) # (!instruction[3] & (!instruction[6] & (instruction[4] & !instruction[5])))

	.dataa(instruction[3]),
	.datab(instruction[6]),
	.datac(instruction[4]),
	.datad(instruction[5]),
	.cin(gnd),
	.combout(\iparse|de[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|de[4]~0 .lut_mask = 16'h0818;
defparam \iparse|de[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneive_lcell_comb \iparse|de[4]~1 (
// Equation(s):
// \iparse|de[4]~1_combout  = (!instruction[0] & (!instruction[1] & !instruction[2]))

	.dataa(instruction[0]),
	.datab(gnd),
	.datac(instruction[1]),
	.datad(instruction[2]),
	.cin(gnd),
	.combout(\iparse|de[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|de[4]~1 .lut_mask = 16'h0005;
defparam \iparse|de[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneive_lcell_comb \iparse|de[4]~2 (
// Equation(s):
// \iparse|de[4]~2_combout  = ((\iparse|always0~1_combout ) # ((\iparse|de[4]~0_combout  & \iparse|de[4]~1_combout ))) # (!\Equal2~0_combout )

	.dataa(\Equal2~0_combout ),
	.datab(\iparse|de[4]~0_combout ),
	.datac(\iparse|de[4]~1_combout ),
	.datad(\iparse|always0~1_combout ),
	.cin(gnd),
	.combout(\iparse|de[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|de[4]~2 .lut_mask = 16'hFFD5;
defparam \iparse|de[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \iparse|de[4]~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iparse|de[4]~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iparse|de[4]~2clkctrl_outclk ));
// synopsys translate_off
defparam \iparse|de[4]~2clkctrl .clock_type = "global clock";
defparam \iparse|de[4]~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneive_lcell_comb \iparse|de[0] (
// Equation(s):
// \iparse|de [0] = (GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & (!instruction[7])) # (!GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & ((\iparse|de [0])))

	.dataa(instruction[7]),
	.datab(gnd),
	.datac(\iparse|de [0]),
	.datad(\iparse|de[4]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|de [0]),
	.cout());
// synopsys translate_off
defparam \iparse|de[0] .lut_mask = 16'h55F0;
defparam \iparse|de[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneive_lcell_comb \Selector95~0 (
// Equation(s):
// \Selector95~0_combout  = (\S[1]~reg0_q  & \iparse|de [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~reg0_q ),
	.datad(\iparse|de [0]),
	.cin(gnd),
	.combout(\Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~0 .lut_mask = 16'hF000;
defparam \Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N5
dffeas \wr[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector95~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wr[0]~reg0 .is_wysiwyg = "true";
defparam \wr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \Selector191~0 (
// Equation(s):
// \Selector191~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [8])

	.dataa(\S[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Selector191~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector191~0 .lut_mask = 16'h00AA;
defparam \Selector191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N21
dffeas \instruction[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector191~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[8]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[8] .is_wysiwyg = "true";
defparam \instruction[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \iparse|de[1] (
// Equation(s):
// \iparse|de [1] = (GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & ((!instruction[8]))) # (!GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & (\iparse|de [1]))

	.dataa(\iparse|de [1]),
	.datab(gnd),
	.datac(instruction[8]),
	.datad(\iparse|de[4]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|de [1]),
	.cout());
// synopsys translate_off
defparam \iparse|de[1] .lut_mask = 16'h0FAA;
defparam \iparse|de[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \Selector94~0 (
// Equation(s):
// \Selector94~0_combout  = (\S[1]~reg0_q  & \iparse|de [1])

	.dataa(gnd),
	.datab(\S[1]~reg0_q ),
	.datac(gnd),
	.datad(\iparse|de [1]),
	.cin(gnd),
	.combout(\Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~0 .lut_mask = 16'hCC00;
defparam \Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N5
dffeas \wr[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector94~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wr[1]~reg0 .is_wysiwyg = "true";
defparam \wr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cycloneive_lcell_comb \Selector190~0 (
// Equation(s):
// \Selector190~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Selector190~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector190~0 .lut_mask = 16'h00F0;
defparam \Selector190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N15
dffeas \instruction[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector190~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[9]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[9] .is_wysiwyg = "true";
defparam \instruction[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneive_lcell_comb \iparse|de[2] (
// Equation(s):
// \iparse|de [2] = (GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & (!instruction[9])) # (!GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & ((\iparse|de [2])))

	.dataa(gnd),
	.datab(instruction[9]),
	.datac(\iparse|de[4]~2clkctrl_outclk ),
	.datad(\iparse|de [2]),
	.cin(gnd),
	.combout(\iparse|de [2]),
	.cout());
// synopsys translate_off
defparam \iparse|de[2] .lut_mask = 16'h3F30;
defparam \iparse|de[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneive_lcell_comb \Selector93~0 (
// Equation(s):
// \Selector93~0_combout  = (\S[1]~reg0_q  & \iparse|de [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~reg0_q ),
	.datad(\iparse|de [2]),
	.cin(gnd),
	.combout(\Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~0 .lut_mask = 16'hF000;
defparam \Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N31
dffeas \wr[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector93~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wr[2]~reg0 .is_wysiwyg = "true";
defparam \wr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneive_lcell_comb \Selector189~0 (
// Equation(s):
// \Selector189~0_combout  = (!\instruction_from_memory|altsyncram_component|auto_generated|q_a [10] & \S[0]~reg0_q )

	.dataa(\instruction_from_memory|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector189~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector189~0 .lut_mask = 16'h5050;
defparam \Selector189~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N9
dffeas \instruction[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector189~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[10]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[10] .is_wysiwyg = "true";
defparam \instruction[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \iparse|de[3] (
// Equation(s):
// \iparse|de [3] = (GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & (!instruction[10])) # (!GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & ((\iparse|de [3])))

	.dataa(instruction[10]),
	.datab(\iparse|de [3]),
	.datac(gnd),
	.datad(\iparse|de[4]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|de [3]),
	.cout());
// synopsys translate_off
defparam \iparse|de[3] .lut_mask = 16'h55CC;
defparam \iparse|de[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = (\S[1]~reg0_q  & \iparse|de [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~reg0_q ),
	.datad(\iparse|de [3]),
	.cin(gnd),
	.combout(\Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~0 .lut_mask = 16'hF000;
defparam \Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N23
dffeas \wr[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector92~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wr[3]~reg0 .is_wysiwyg = "true";
defparam \wr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneive_lcell_comb \Selector188~0 (
// Equation(s):
// \Selector188~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(\S[0]~reg0_q ),
	.datac(gnd),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Selector188~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector188~0 .lut_mask = 16'h00CC;
defparam \Selector188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N3
dffeas \instruction[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector188~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[11]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[11] .is_wysiwyg = "true";
defparam \instruction[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \iparse|de[4] (
// Equation(s):
// \iparse|de [4] = (GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & ((!instruction[11]))) # (!GLOBAL(\iparse|de[4]~2clkctrl_outclk ) & (\iparse|de [4]))

	.dataa(gnd),
	.datab(\iparse|de [4]),
	.datac(\iparse|de[4]~2clkctrl_outclk ),
	.datad(instruction[11]),
	.cin(gnd),
	.combout(\iparse|de [4]),
	.cout());
// synopsys translate_off
defparam \iparse|de[4] .lut_mask = 16'h0CFC;
defparam \iparse|de[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneive_lcell_comb \Selector91~0 (
// Equation(s):
// \Selector91~0_combout  = (\S[1]~reg0_q  & \iparse|de [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~reg0_q ),
	.datad(\iparse|de [4]),
	.cin(gnd),
	.combout(\Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~0 .lut_mask = 16'hF000;
defparam \Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \wr[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector91~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wr[4]~reg0 .is_wysiwyg = "true";
defparam \wr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (\Equal3~0_combout  & (instruction[5] & (!instruction[4] & instruction[6])))

	.dataa(\Equal3~0_combout ),
	.datab(instruction[5]),
	.datac(instruction[4]),
	.datad(instruction[6]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h0800;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneive_lcell_comb \we~0 (
// Equation(s):
// \we~0_combout  = (\S[0]~reg0_q  & ((\S[2]~reg0_q  & (!\S[1]~reg0_q )) # (!\S[2]~reg0_q  & (\S[1]~reg0_q  & \Equal3~1_combout ))))

	.dataa(\S[2]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\we~0_combout ),
	.cout());
// synopsys translate_off
defparam \we~0 .lut_mask = 16'h4808;
defparam \we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneive_lcell_comb \we~1 (
// Equation(s):
// \we~1_combout  = (\we~0_combout ) # ((\we~q  & ((\S[0]~reg0_q ) # (!\instruction[0]~0_combout ))))

	.dataa(\instruction[0]~0_combout ),
	.datab(\S[0]~reg0_q ),
	.datac(\we~q ),
	.datad(\we~0_combout ),
	.cin(gnd),
	.combout(\we~1_combout ),
	.cout());
// synopsys translate_off
defparam \we~1 .lut_mask = 16'hFFD0;
defparam \we~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N19
dffeas we(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\we~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\we~q ),
	.prn(vcc));
// synopsys translate_off
defparam we.is_wysiwyg = "true";
defparam we.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneive_lcell_comb \register|reg_storage[966]~0 (
// Equation(s):
// \register|reg_storage[966]~0_combout  = (\wr[4]~reg0_q  & (\wr[3]~reg0_q  & (\wr[0]~reg0_q  $ (\wr[1]~reg0_q ))))

	.dataa(\wr[4]~reg0_q ),
	.datab(\wr[0]~reg0_q ),
	.datac(\wr[3]~reg0_q ),
	.datad(\wr[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[966]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[966]~0 .lut_mask = 16'h2080;
defparam \register|reg_storage[966]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneive_lcell_comb \register|reg_storage[966]~1 (
// Equation(s):
// \register|reg_storage[966]~1_combout  = (\we~q  & (\wr[2]~reg0_q  & \register|reg_storage[966]~0_combout ))

	.dataa(gnd),
	.datab(\we~q ),
	.datac(\wr[2]~reg0_q ),
	.datad(\register|reg_storage[966]~0_combout ),
	.cin(gnd),
	.combout(\register|reg_storage[966]~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[966]~1 .lut_mask = 16'hC000;
defparam \register|reg_storage[966]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneive_lcell_comb \Selector163~2 (
// Equation(s):
// \Selector163~2_combout  = (!\S[0]~reg0_q  & (!\S[2]~reg0_q  & ((!\WideNor0~0_combout ) # (!\S[1]~reg0_q ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[2]~reg0_q ),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Selector163~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~2 .lut_mask = 16'h0103;
defparam \Selector163~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \alu_control[4]~reg0 (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\S[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector163~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_control[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alu_control[4]~reg0 .is_wysiwyg = "true";
defparam \alu_control[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneive_lcell_comb \register|Decoder0~2 (
// Equation(s):
// \register|Decoder0~2_combout  = (\we~q  & (\wr[0]~reg0_q  & (!\wr[2]~reg0_q  & \wr[1]~reg0_q )))

	.dataa(\we~q ),
	.datab(\wr[0]~reg0_q ),
	.datac(\wr[2]~reg0_q ),
	.datad(\wr[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~2 .lut_mask = 16'h0800;
defparam \register|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneive_lcell_comb \register|Decoder0~28 (
// Equation(s):
// \register|Decoder0~28_combout  = (!\wr[3]~reg0_q  & (!\wr[4]~reg0_q  & \register|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\wr[3]~reg0_q ),
	.datac(\wr[4]~reg0_q ),
	.datad(\register|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~28 .lut_mask = 16'h0300;
defparam \register|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N9
dffeas \register|reg_storage[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [96]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[96] .is_wysiwyg = "true";
defparam \register|reg_storage[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneive_lcell_comb \register|Decoder0~8 (
// Equation(s):
// \register|Decoder0~8_combout  = (\we~q  & (\wr[0]~reg0_q  & (!\wr[2]~reg0_q  & !\wr[1]~reg0_q )))

	.dataa(\we~q ),
	.datab(\wr[0]~reg0_q ),
	.datac(\wr[2]~reg0_q ),
	.datad(\wr[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~8 .lut_mask = 16'h0008;
defparam \register|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneive_lcell_comb \register|Decoder0~29 (
// Equation(s):
// \register|Decoder0~29_combout  = (!\wr[3]~reg0_q  & (!\wr[4]~reg0_q  & \register|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(\wr[3]~reg0_q ),
	.datac(\wr[4]~reg0_q ),
	.datad(\register|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~29 .lut_mask = 16'h0300;
defparam \register|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N11
dffeas \register|reg_storage[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [32]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[32] .is_wysiwyg = "true";
defparam \register|reg_storage[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N10
cycloneive_lcell_comb \register|Mux31~12 (
// Equation(s):
// \register|Mux31~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [96])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [32])))))

	.dataa(\register|reg_storage [96]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [32]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~12 .lut_mask = 16'hEE30;
defparam \register|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneive_lcell_comb \register|Decoder0~27 (
// Equation(s):
// \register|Decoder0~27_combout  = (\wr[3]~reg0_q  & (!\wr[4]~reg0_q  & \register|Decoder0~8_combout ))

	.dataa(\wr[3]~reg0_q ),
	.datab(gnd),
	.datac(\wr[4]~reg0_q ),
	.datad(\register|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~27 .lut_mask = 16'h0A00;
defparam \register|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N25
dffeas \register|reg_storage[288] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [288]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[288] .is_wysiwyg = "true";
defparam \register|reg_storage[288] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneive_lcell_comb \register|Decoder0~30 (
// Equation(s):
// \register|Decoder0~30_combout  = (\wr[3]~reg0_q  & (!\wr[4]~reg0_q  & \register|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\wr[3]~reg0_q ),
	.datac(\wr[4]~reg0_q ),
	.datad(\register|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~30 .lut_mask = 16'h0C00;
defparam \register|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N31
dffeas \register|reg_storage[352] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [352]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[352] .is_wysiwyg = "true";
defparam \register|reg_storage[352] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N30
cycloneive_lcell_comb \register|Mux31~13 (
// Equation(s):
// \register|Mux31~13_combout  = (\register|Mux31~12_combout  & (((\register|reg_storage [352]) # (!\rr1[3]~reg0_q )))) # (!\register|Mux31~12_combout  & (\register|reg_storage [288] & ((\rr1[3]~reg0_q ))))

	.dataa(\register|Mux31~12_combout ),
	.datab(\register|reg_storage [288]),
	.datac(\register|reg_storage [352]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~13 .lut_mask = 16'hE4AA;
defparam \register|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneive_lcell_comb \register|Decoder0~12 (
// Equation(s):
// \register|Decoder0~12_combout  = (!\wr[2]~reg0_q  & (!\wr[1]~reg0_q  & (!\wr[0]~reg0_q  & \we~q )))

	.dataa(\wr[2]~reg0_q ),
	.datab(\wr[1]~reg0_q ),
	.datac(\wr[0]~reg0_q ),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\register|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~12 .lut_mask = 16'h0100;
defparam \register|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneive_lcell_comb \register|Decoder0~33 (
// Equation(s):
// \register|Decoder0~33_combout  = (!\wr[4]~reg0_q  & (!\wr[3]~reg0_q  & \register|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\wr[4]~reg0_q ),
	.datac(\wr[3]~reg0_q ),
	.datad(\register|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~33 .lut_mask = 16'h0300;
defparam \register|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y23_N5
dffeas \register|reg_storage[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[0] .is_wysiwyg = "true";
defparam \register|reg_storage[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneive_lcell_comb \register|Decoder0~32 (
// Equation(s):
// \register|Decoder0~32_combout  = (!\wr[4]~reg0_q  & (\wr[3]~reg0_q  & \register|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\wr[4]~reg0_q ),
	.datac(\wr[3]~reg0_q ),
	.datad(\register|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~32 .lut_mask = 16'h3000;
defparam \register|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N19
dffeas \register|reg_storage[256] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [256]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[256] .is_wysiwyg = "true";
defparam \register|reg_storage[256] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N4
cycloneive_lcell_comb \register|Mux31~14 (
// Equation(s):
// \register|Mux31~14_combout  = (\rr1[1]~reg0_q  & (\rr1[3]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [256]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [0]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [0]),
	.datad(\register|reg_storage [256]),
	.cin(gnd),
	.combout(\register|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~14 .lut_mask = 16'hDC98;
defparam \register|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneive_lcell_comb \register|Decoder0~4 (
// Equation(s):
// \register|Decoder0~4_combout  = (\we~q  & (!\wr[0]~reg0_q  & (!\wr[2]~reg0_q  & \wr[1]~reg0_q )))

	.dataa(\we~q ),
	.datab(\wr[0]~reg0_q ),
	.datac(\wr[2]~reg0_q ),
	.datad(\wr[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~4 .lut_mask = 16'h0200;
defparam \register|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
cycloneive_lcell_comb \register|Decoder0~34 (
// Equation(s):
// \register|Decoder0~34_combout  = (\register|Decoder0~4_combout  & (\wr[3]~reg0_q  & !\wr[4]~reg0_q ))

	.dataa(gnd),
	.datab(\register|Decoder0~4_combout ),
	.datac(\wr[3]~reg0_q ),
	.datad(\wr[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~34 .lut_mask = 16'h00C0;
defparam \register|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y23_N7
dffeas \register|reg_storage[320] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [320]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[320] .is_wysiwyg = "true";
defparam \register|reg_storage[320] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
cycloneive_lcell_comb \register|Decoder0~31 (
// Equation(s):
// \register|Decoder0~31_combout  = (\register|Decoder0~4_combout  & (!\wr[3]~reg0_q  & !\wr[4]~reg0_q ))

	.dataa(gnd),
	.datab(\register|Decoder0~4_combout ),
	.datac(\wr[3]~reg0_q ),
	.datad(\wr[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~31 .lut_mask = 16'h000C;
defparam \register|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N1
dffeas \register|reg_storage[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [64]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[64] .is_wysiwyg = "true";
defparam \register|reg_storage[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N6
cycloneive_lcell_comb \register|Mux31~15 (
// Equation(s):
// \register|Mux31~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux31~14_combout  & (\register|reg_storage [320])) # (!\register|Mux31~14_combout  & ((\register|reg_storage [64]))))) # (!\rr1[1]~reg0_q  & (\register|Mux31~14_combout ))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux31~14_combout ),
	.datac(\register|reg_storage [320]),
	.datad(\register|reg_storage [64]),
	.cin(gnd),
	.combout(\register|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~15 .lut_mask = 16'hE6C4;
defparam \register|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N20
cycloneive_lcell_comb \register|Mux31~16 (
// Equation(s):
// \register|Mux31~16_combout  = (\rr1[2]~reg0_q  & (\rr1[0]~reg0_q )) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|Mux31~13_combout )) # (!\rr1[0]~reg0_q  & ((\register|Mux31~15_combout )))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux31~13_combout ),
	.datad(\register|Mux31~15_combout ),
	.cin(gnd),
	.combout(\register|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~16 .lut_mask = 16'hD9C8;
defparam \register|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneive_lcell_comb \register|Decoder0~10 (
// Equation(s):
// \register|Decoder0~10_combout  = (\we~q  & (!\wr[0]~reg0_q  & (\wr[2]~reg0_q  & !\wr[1]~reg0_q )))

	.dataa(\we~q ),
	.datab(\wr[0]~reg0_q ),
	.datac(\wr[2]~reg0_q ),
	.datad(\wr[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~10 .lut_mask = 16'h0020;
defparam \register|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneive_lcell_comb \register|Decoder0~24 (
// Equation(s):
// \register|Decoder0~24_combout  = (\register|Decoder0~10_combout  & (!\wr[4]~reg0_q  & \wr[3]~reg0_q ))

	.dataa(\register|Decoder0~10_combout ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~24 .lut_mask = 16'h2200;
defparam \register|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N5
dffeas \register|reg_storage[384] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [384]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[384] .is_wysiwyg = "true";
defparam \register|reg_storage[384] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneive_lcell_comb \register|Decoder0~25 (
// Equation(s):
// \register|Decoder0~25_combout  = (\register|Decoder0~10_combout  & (!\wr[4]~reg0_q  & !\wr[3]~reg0_q ))

	.dataa(\register|Decoder0~10_combout ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~25 .lut_mask = 16'h0022;
defparam \register|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N11
dffeas \register|reg_storage[128] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [128]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[128] .is_wysiwyg = "true";
defparam \register|reg_storage[128] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N10
cycloneive_lcell_comb \register|Mux31~10 (
// Equation(s):
// \register|Mux31~10_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [384]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [128] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [384]),
	.datac(\register|reg_storage [128]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~10 .lut_mask = 16'hAAD8;
defparam \register|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneive_lcell_comb \register|reg_storage[448]~feeder (
// Equation(s):
// \register|reg_storage[448]~feeder_combout  = \wd[0]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[448]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[448]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[448]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneive_lcell_comb \register|Decoder0~0 (
// Equation(s):
// \register|Decoder0~0_combout  = (\we~q  & (!\wr[0]~reg0_q  & (\wr[2]~reg0_q  & \wr[1]~reg0_q )))

	.dataa(\we~q ),
	.datab(\wr[0]~reg0_q ),
	.datac(\wr[2]~reg0_q ),
	.datad(\wr[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~0 .lut_mask = 16'h2000;
defparam \register|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneive_lcell_comb \register|Decoder0~26 (
// Equation(s):
// \register|Decoder0~26_combout  = (!\wr[4]~reg0_q  & (\register|Decoder0~0_combout  & \wr[3]~reg0_q ))

	.dataa(gnd),
	.datab(\wr[4]~reg0_q ),
	.datac(\register|Decoder0~0_combout ),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~26 .lut_mask = 16'h3000;
defparam \register|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N1
dffeas \register|reg_storage[448] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[448]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [448]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[448] .is_wysiwyg = "true";
defparam \register|reg_storage[448] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \register|Decoder0~23 (
// Equation(s):
// \register|Decoder0~23_combout  = (!\wr[4]~reg0_q  & (\register|Decoder0~0_combout  & !\wr[3]~reg0_q ))

	.dataa(gnd),
	.datab(\wr[4]~reg0_q ),
	.datac(\register|Decoder0~0_combout ),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~23 .lut_mask = 16'h0030;
defparam \register|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N29
dffeas \register|reg_storage[192] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [192]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[192] .is_wysiwyg = "true";
defparam \register|reg_storage[192] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneive_lcell_comb \register|Mux31~11 (
// Equation(s):
// \register|Mux31~11_combout  = (\register|Mux31~10_combout  & ((\register|reg_storage [448]) # ((!\rr1[1]~reg0_q )))) # (!\register|Mux31~10_combout  & (((\register|reg_storage [192] & \rr1[1]~reg0_q ))))

	.dataa(\register|Mux31~10_combout ),
	.datab(\register|reg_storage [448]),
	.datac(\register|reg_storage [192]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~11 .lut_mask = 16'hD8AA;
defparam \register|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneive_lcell_comb \register|Decoder0~6 (
// Equation(s):
// \register|Decoder0~6_combout  = (\we~q  & (\wr[0]~reg0_q  & (\wr[2]~reg0_q  & \wr[1]~reg0_q )))

	.dataa(\we~q ),
	.datab(\wr[0]~reg0_q ),
	.datac(\wr[2]~reg0_q ),
	.datad(\wr[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~6 .lut_mask = 16'h8000;
defparam \register|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneive_lcell_comb \register|Decoder0~36 (
// Equation(s):
// \register|Decoder0~36_combout  = (!\wr[3]~reg0_q  & (!\wr[4]~reg0_q  & \register|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\wr[3]~reg0_q ),
	.datac(\wr[4]~reg0_q ),
	.datad(\register|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~36 .lut_mask = 16'h0300;
defparam \register|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N13
dffeas \register|reg_storage[224] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [224]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[224] .is_wysiwyg = "true";
defparam \register|reg_storage[224] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneive_lcell_comb \register|Decoder0~14 (
// Equation(s):
// \register|Decoder0~14_combout  = (\wr[2]~reg0_q  & (\we~q  & (\wr[0]~reg0_q  & !\wr[1]~reg0_q )))

	.dataa(\wr[2]~reg0_q ),
	.datab(\we~q ),
	.datac(\wr[0]~reg0_q ),
	.datad(\wr[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~14 .lut_mask = 16'h0080;
defparam \register|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneive_lcell_comb \register|Decoder0~37 (
// Equation(s):
// \register|Decoder0~37_combout  = (\register|Decoder0~14_combout  & (!\wr[4]~reg0_q  & !\wr[3]~reg0_q ))

	.dataa(gnd),
	.datab(\register|Decoder0~14_combout ),
	.datac(\wr[4]~reg0_q ),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~37 .lut_mask = 16'h000C;
defparam \register|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N3
dffeas \register|reg_storage[160] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [160]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[160] .is_wysiwyg = "true";
defparam \register|reg_storage[160] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N2
cycloneive_lcell_comb \register|Mux31~17 (
// Equation(s):
// \register|Mux31~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [224])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [160])))))

	.dataa(\register|reg_storage [224]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [160]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~17 .lut_mask = 16'hEE30;
defparam \register|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
cycloneive_lcell_comb \register|Decoder0~35 (
// Equation(s):
// \register|Decoder0~35_combout  = (\register|Decoder0~14_combout  & (!\wr[4]~reg0_q  & \wr[3]~reg0_q ))

	.dataa(\register|Decoder0~14_combout ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~35 .lut_mask = 16'h2200;
defparam \register|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N29
dffeas \register|reg_storage[416] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [416]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[416] .is_wysiwyg = "true";
defparam \register|reg_storage[416] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneive_lcell_comb \register|Decoder0~38 (
// Equation(s):
// \register|Decoder0~38_combout  = (!\wr[4]~reg0_q  & (\wr[3]~reg0_q  & \register|Decoder0~6_combout ))

	.dataa(\wr[4]~reg0_q ),
	.datab(gnd),
	.datac(\wr[3]~reg0_q ),
	.datad(\register|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~38 .lut_mask = 16'h5000;
defparam \register|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N19
dffeas \register|reg_storage[480] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [480]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[480] .is_wysiwyg = "true";
defparam \register|reg_storage[480] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N18
cycloneive_lcell_comb \register|Mux31~18 (
// Equation(s):
// \register|Mux31~18_combout  = (\register|Mux31~17_combout  & (((\register|reg_storage [480]) # (!\rr1[3]~reg0_q )))) # (!\register|Mux31~17_combout  & (\register|reg_storage [416] & ((\rr1[3]~reg0_q ))))

	.dataa(\register|Mux31~17_combout ),
	.datab(\register|reg_storage [416]),
	.datac(\register|reg_storage [480]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~18 .lut_mask = 16'hE4AA;
defparam \register|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N2
cycloneive_lcell_comb \register|Mux31~19 (
// Equation(s):
// \register|Mux31~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux31~16_combout  & ((\register|Mux31~18_combout ))) # (!\register|Mux31~16_combout  & (\register|Mux31~11_combout )))) # (!\rr1[2]~reg0_q  & (\register|Mux31~16_combout ))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|Mux31~16_combout ),
	.datac(\register|Mux31~11_combout ),
	.datad(\register|Mux31~18_combout ),
	.cin(gnd),
	.combout(\register|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~19 .lut_mask = 16'hEC64;
defparam \register|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
cycloneive_lcell_comb \Selector127~0 (
// Equation(s):
// \Selector127~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux31~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux31~19_combout ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux31~19_combout ),
	.datad(\register|Mux31~9_combout ),
	.cin(gnd),
	.combout(\Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~0 .lut_mask = 16'hA820;
defparam \Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \Selector186~0 (
// Equation(s):
// \Selector186~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Selector186~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector186~0 .lut_mask = 16'h00F0;
defparam \Selector186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \instruction[13] (
	.clk(\clk~input_o ),
	.d(\Selector186~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[13]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[13] .is_wysiwyg = "true";
defparam \instruction[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneive_lcell_comb \Selector185~0 (
// Equation(s):
// \Selector185~0_combout  = (!\instruction_from_memory|altsyncram_component|auto_generated|q_a [14] & \S[0]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction_from_memory|altsyncram_component|auto_generated|q_a [14]),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector185~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector185~0 .lut_mask = 16'h0F00;
defparam \Selector185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N29
dffeas \instruction[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector185~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[14]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[14] .is_wysiwyg = "true";
defparam \instruction[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \Selector187~0 (
// Equation(s):
// \Selector187~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector187~0 .lut_mask = 16'h00F0;
defparam \Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \instruction[12] (
	.clk(\clk~input_o ),
	.d(\Selector187~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[12]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[12] .is_wysiwyg = "true";
defparam \instruction[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \Selector173~0 (
// Equation(s):
// \Selector173~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [26])

	.dataa(\S[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\Selector173~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector173~0 .lut_mask = 16'h00AA;
defparam \Selector173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N25
dffeas \instruction[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector173~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[26]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[26] .is_wysiwyg = "true";
defparam \instruction[26] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \Equal2~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Equal2~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Equal2~0clkctrl_outclk ));
// synopsys translate_off
defparam \Equal2~0clkctrl .clock_type = "global clock";
defparam \Equal2~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \iparse|funct7[1] (
// Equation(s):
// \iparse|funct7 [1] = (GLOBAL(\Equal2~0clkctrl_outclk ) & (\iparse|funct7 [1])) # (!GLOBAL(\Equal2~0clkctrl_outclk ) & ((!instruction[26])))

	.dataa(\iparse|funct7 [1]),
	.datab(instruction[26]),
	.datac(gnd),
	.datad(\Equal2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|funct7 [1]),
	.cout());
// synopsys translate_off
defparam \iparse|funct7[1] .lut_mask = 16'hAA33;
defparam \iparse|funct7[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneive_lcell_comb \Selector171~0 (
// Equation(s):
// \Selector171~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(\S[0]~reg0_q ),
	.datac(gnd),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\Selector171~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector171~0 .lut_mask = 16'h00CC;
defparam \Selector171~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N5
dffeas \instruction[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector171~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[28]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[28] .is_wysiwyg = "true";
defparam \instruction[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \iparse|funct7[3] (
// Equation(s):
// \iparse|funct7 [3] = (GLOBAL(\Equal2~0clkctrl_outclk ) & ((\iparse|funct7 [3]))) # (!GLOBAL(\Equal2~0clkctrl_outclk ) & (!instruction[28]))

	.dataa(instruction[28]),
	.datab(\iparse|funct7 [3]),
	.datac(gnd),
	.datad(\Equal2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|funct7 [3]),
	.cout());
// synopsys translate_off
defparam \iparse|funct7[3] .lut_mask = 16'hCC55;
defparam \iparse|funct7[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
cycloneive_lcell_comb \Selector174~0 (
// Equation(s):
// \Selector174~0_combout  = (\S[0]~reg0_q  & !\instruction_from_memory|altsyncram_component|auto_generated|q_a [25])

	.dataa(gnd),
	.datab(\S[0]~reg0_q ),
	.datac(gnd),
	.datad(\instruction_from_memory|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\Selector174~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector174~0 .lut_mask = 16'h00CC;
defparam \Selector174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N1
dffeas \instruction[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector174~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[25]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[25] .is_wysiwyg = "true";
defparam \instruction[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneive_lcell_comb \iparse|funct7[0] (
// Equation(s):
// \iparse|funct7 [0] = (GLOBAL(\Equal2~0clkctrl_outclk ) & ((\iparse|funct7 [0]))) # (!GLOBAL(\Equal2~0clkctrl_outclk ) & (!instruction[25]))

	.dataa(instruction[25]),
	.datab(gnd),
	.datac(\iparse|funct7 [0]),
	.datad(\Equal2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|funct7 [0]),
	.cout());
// synopsys translate_off
defparam \iparse|funct7[0] .lut_mask = 16'hF055;
defparam \iparse|funct7[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneive_lcell_comb \Selector172~0 (
// Equation(s):
// \Selector172~0_combout  = (!\instruction_from_memory|altsyncram_component|auto_generated|q_a [27] & \S[0]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction_from_memory|altsyncram_component|auto_generated|q_a [27]),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector172~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector172~0 .lut_mask = 16'h0F00;
defparam \Selector172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N3
dffeas \instruction[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector172~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[27]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[27] .is_wysiwyg = "true";
defparam \instruction[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \iparse|funct7[2] (
// Equation(s):
// \iparse|funct7 [2] = (GLOBAL(\Equal2~0clkctrl_outclk ) & ((\iparse|funct7 [2]))) # (!GLOBAL(\Equal2~0clkctrl_outclk ) & (!instruction[27]))

	.dataa(instruction[27]),
	.datab(\iparse|funct7 [2]),
	.datac(gnd),
	.datad(\Equal2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|funct7 [2]),
	.cout());
// synopsys translate_off
defparam \iparse|funct7[2] .lut_mask = 16'hCC55;
defparam \iparse|funct7[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (\iparse|funct7 [1]) # ((\iparse|funct7 [3]) # ((\iparse|funct7 [0]) # (\iparse|funct7 [2])))

	.dataa(\iparse|funct7 [1]),
	.datab(\iparse|funct7 [3]),
	.datac(\iparse|funct7 [0]),
	.datad(\iparse|funct7 [2]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'hFFFE;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \Selector170~0 (
// Equation(s):
// \Selector170~0_combout  = (!\instruction_from_memory|altsyncram_component|auto_generated|q_a [29] & \S[0]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction_from_memory|altsyncram_component|auto_generated|q_a [29]),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector170~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector170~0 .lut_mask = 16'h0F00;
defparam \Selector170~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N5
dffeas \instruction[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector170~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[29]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[29] .is_wysiwyg = "true";
defparam \instruction[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneive_lcell_comb \iparse|funct7[4] (
// Equation(s):
// \iparse|funct7 [4] = (GLOBAL(\Equal2~0clkctrl_outclk ) & (\iparse|funct7 [4])) # (!GLOBAL(\Equal2~0clkctrl_outclk ) & ((!instruction[29])))

	.dataa(\iparse|funct7 [4]),
	.datab(instruction[29]),
	.datac(gnd),
	.datad(\Equal2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|funct7 [4]),
	.cout());
// synopsys translate_off
defparam \iparse|funct7[4] .lut_mask = 16'hAA33;
defparam \iparse|funct7[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
cycloneive_lcell_comb \Selector168~0 (
// Equation(s):
// \Selector168~0_combout  = (!\instruction_from_memory|altsyncram_component|auto_generated|q_a [31] & \S[0]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction_from_memory|altsyncram_component|auto_generated|q_a [31]),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector168~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector168~0 .lut_mask = 16'h0F00;
defparam \Selector168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N15
dffeas \instruction[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector168~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[31]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[31] .is_wysiwyg = "true";
defparam \instruction[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
cycloneive_lcell_comb \iparse|funct7[6] (
// Equation(s):
// \iparse|funct7 [6] = (GLOBAL(\Equal2~0clkctrl_outclk ) & (\iparse|funct7 [6])) # (!GLOBAL(\Equal2~0clkctrl_outclk ) & ((!instruction[31])))

	.dataa(\iparse|funct7 [6]),
	.datab(gnd),
	.datac(\Equal2~0clkctrl_outclk ),
	.datad(instruction[31]),
	.cin(gnd),
	.combout(\iparse|funct7 [6]),
	.cout());
// synopsys translate_off
defparam \iparse|funct7[6] .lut_mask = 16'hA0AF;
defparam \iparse|funct7[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
cycloneive_lcell_comb \Selector169~0 (
// Equation(s):
// \Selector169~0_combout  = (!\instruction_from_memory|altsyncram_component|auto_generated|q_a [30] & \S[0]~reg0_q )

	.dataa(\instruction_from_memory|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector169~0 .lut_mask = 16'h5500;
defparam \Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N21
dffeas \instruction[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector169~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[30]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[30] .is_wysiwyg = "true";
defparam \instruction[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
cycloneive_lcell_comb \iparse|funct7[5] (
// Equation(s):
// \iparse|funct7 [5] = (GLOBAL(\Equal2~0clkctrl_outclk ) & (\iparse|funct7 [5])) # (!GLOBAL(\Equal2~0clkctrl_outclk ) & ((!instruction[30])))

	.dataa(gnd),
	.datab(\iparse|funct7 [5]),
	.datac(instruction[30]),
	.datad(\Equal2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|funct7 [5]),
	.cout());
// synopsys translate_off
defparam \iparse|funct7[5] .lut_mask = 16'hCC0F;
defparam \iparse|funct7[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (\Equal4~0_combout ) # ((\iparse|funct7 [4]) # ((\iparse|funct7 [6]) # (\iparse|funct7 [5])))

	.dataa(\Equal4~0_combout ),
	.datab(\iparse|funct7 [4]),
	.datac(\iparse|funct7 [6]),
	.datad(\iparse|funct7 [5]),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'hFFFE;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneive_lcell_comb \Selector165~0 (
// Equation(s):
// \Selector165~0_combout  = (!instruction[14] & (instruction[13] & ((instruction[12]) # (\Equal4~1_combout ))))

	.dataa(instruction[12]),
	.datab(instruction[14]),
	.datac(instruction[13]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector165~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector165~0 .lut_mask = 16'h3020;
defparam \Selector165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneive_lcell_comb \Selector165~1 (
// Equation(s):
// \Selector165~1_combout  = (\S[1]~reg0_q  & (!\Selector165~0_combout  & ((instruction[13]) # (!instruction[14]))))

	.dataa(instruction[13]),
	.datab(instruction[14]),
	.datac(\S[1]~reg0_q ),
	.datad(\Selector165~0_combout ),
	.cin(gnd),
	.combout(\Selector165~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector165~1 .lut_mask = 16'h00B0;
defparam \Selector165~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N7
dffeas \alu_control[2]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector165~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector163~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_control[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alu_control[2]~reg0 .is_wysiwyg = "true";
defparam \alu_control[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
cycloneive_lcell_comb \alu_control[0]~7 (
// Equation(s):
// \alu_control[0]~7_combout  = (!\S[0]~reg0_q  & (!\S[2]~reg0_q  & ((!\S[1]~reg0_q ) # (!\WideNor0~0_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[2]~reg0_q ),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\alu_control[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_control[0]~7 .lut_mask = 16'h0103;
defparam \alu_control[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneive_lcell_comb \r2~12 (
// Equation(s):
// \r2~12_combout  = (instruction[13] & !instruction[12])

	.dataa(gnd),
	.datab(instruction[13]),
	.datac(gnd),
	.datad(instruction[12]),
	.cin(gnd),
	.combout(\r2~12_combout ),
	.cout());
// synopsys translate_off
defparam \r2~12 .lut_mask = 16'h00CC;
defparam \r2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \alu_control[0]~4 (
// Equation(s):
// \alu_control[0]~4_combout  = (\r2~12_combout  & ((instruction[14]) # ((\Equal4~1_combout )))) # (!\r2~12_combout  & (instruction[14] & (!\Equal3~1_combout  & \Equal4~1_combout )))

	.dataa(\r2~12_combout ),
	.datab(instruction[14]),
	.datac(\Equal3~1_combout ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\alu_control[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_control[0]~4 .lut_mask = 16'hAE88;
defparam \alu_control[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneive_lcell_comb \alu_control[0]~6 (
// Equation(s):
// \alu_control[0]~6_combout  = (instruction[13] & ((\alu_control[0]~4_combout ))) # (!instruction[13] & (instruction[12]))

	.dataa(instruction[12]),
	.datab(gnd),
	.datac(instruction[13]),
	.datad(\alu_control[0]~4_combout ),
	.cin(gnd),
	.combout(\alu_control[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_control[0]~6 .lut_mask = 16'hFA0A;
defparam \alu_control[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneive_lcell_comb \alu_control[0]~5 (
// Equation(s):
// \alu_control[0]~5_combout  = (\alu_control[0]~7_combout  & (\S[1]~reg0_q  & ((!\alu_control[0]~6_combout )))) # (!\alu_control[0]~7_combout  & (((\alu_control[0]~reg0_q ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\alu_control[0]~7_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[0]~6_combout ),
	.cin(gnd),
	.combout(\alu_control[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_control[0]~5 .lut_mask = 16'h30B8;
defparam \alu_control[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N11
dffeas \alu_control[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_control[0]~5_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_control[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alu_control[0]~reg0 .is_wysiwyg = "true";
defparam \alu_control[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
cycloneive_lcell_comb \Selector166~0 (
// Equation(s):
// \Selector166~0_combout  = ((!instruction[13] & ((!instruction[12]) # (!instruction[14])))) # (!\S[1]~reg0_q )

	.dataa(instruction[14]),
	.datab(instruction[13]),
	.datac(instruction[12]),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector166~0 .lut_mask = 16'h13FF;
defparam \Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneive_lcell_comb \Selector166~1 (
// Equation(s):
// \Selector166~1_combout  = (!\Selector166~0_combout  & ((instruction[14]) # ((instruction[12]) # (!\Equal4~1_combout ))))

	.dataa(\Selector166~0_combout ),
	.datab(instruction[14]),
	.datac(instruction[12]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector166~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector166~1 .lut_mask = 16'h5455;
defparam \Selector166~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N25
dffeas \alu_control[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector166~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector163~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_control[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alu_control[1]~reg0 .is_wysiwyg = "true";
defparam \alu_control[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
cycloneive_lcell_comb \iparse|i5[1]~4 (
// Equation(s):
// \iparse|i5[1]~4_combout  = (instruction[5] & ((!instruction[21]))) # (!instruction[5] & (!instruction[8]))

	.dataa(gnd),
	.datab(instruction[8]),
	.datac(instruction[21]),
	.datad(instruction[5]),
	.cin(gnd),
	.combout(\iparse|i5[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[1]~4 .lut_mask = 16'h0F33;
defparam \iparse|i5[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneive_lcell_comb \iparse|i5[1]~5 (
// Equation(s):
// \iparse|i5[1]~5_combout  = (\Equal3~0_combout  & ((instruction[4] & (\iparse|i5[1]~4_combout )) # (!instruction[4] & ((!instruction[21]))))) # (!\Equal3~0_combout  & (((!instruction[21]))))

	.dataa(\iparse|i5[1]~4_combout ),
	.datab(\Equal3~0_combout ),
	.datac(instruction[4]),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\iparse|i5[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[1]~5 .lut_mask = 16'h80BF;
defparam \iparse|i5[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \iparse|i5[4]~12 (
// Equation(s):
// \iparse|i5[4]~12_combout  = (\iparse|Equal6~0_combout ) # ((\Equal3~1_combout  & (!instruction[12] & instruction[13])))

	.dataa(\Equal3~1_combout ),
	.datab(instruction[12]),
	.datac(\iparse|Equal6~0_combout ),
	.datad(instruction[13]),
	.cin(gnd),
	.combout(\iparse|i5[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[4]~12 .lut_mask = 16'hF2F0;
defparam \iparse|i5[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \iparse|i5[4]~12clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iparse|i5[4]~12_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iparse|i5[4]~12clkctrl_outclk ));
// synopsys translate_off
defparam \iparse|i5[4]~12clkctrl .clock_type = "global clock";
defparam \iparse|i5[4]~12clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cycloneive_lcell_comb \iparse|i5[1] (
// Equation(s):
// \iparse|i5 [1] = (GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & (\iparse|i5[1]~5_combout )) # (!GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & ((\iparse|i5 [1])))

	.dataa(\iparse|i5[1]~5_combout ),
	.datab(gnd),
	.datac(\iparse|i5 [1]),
	.datad(\iparse|i5[4]~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i5 [1]),
	.cout());
// synopsys translate_off
defparam \iparse|i5[1] .lut_mask = 16'hAAF0;
defparam \iparse|i5[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \iparse|i12[11]~2 (
// Equation(s):
// \iparse|i12[11]~2_combout  = (\iparse|always0~1_combout  & (((instruction[12]) # (!instruction[13])) # (!\Equal3~1_combout )))

	.dataa(\Equal3~1_combout ),
	.datab(instruction[12]),
	.datac(\iparse|always0~1_combout ),
	.datad(instruction[13]),
	.cin(gnd),
	.combout(\iparse|i12[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i12[11]~2 .lut_mask = 16'hD0F0;
defparam \iparse|i12[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \iparse|i12[11]~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iparse|i12[11]~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iparse|i12[11]~2clkctrl_outclk ));
// synopsys translate_off
defparam \iparse|i12[11]~2clkctrl .clock_type = "global clock";
defparam \iparse|i12[11]~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
cycloneive_lcell_comb \iparse|i12[1] (
// Equation(s):
// \iparse|i12 [1] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (!instruction[21])) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((\iparse|i12 [1])))

	.dataa(gnd),
	.datab(instruction[21]),
	.datac(\iparse|i12[11]~2clkctrl_outclk ),
	.datad(\iparse|i12 [1]),
	.cin(gnd),
	.combout(\iparse|i12 [1]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[1] .lut_mask = 16'h3F30;
defparam \iparse|i12[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
cycloneive_lcell_comb \r2[1]~1 (
// Equation(s):
// \r2[1]~1_combout  = (\r2~12_combout  & (\iparse|i5 [1])) # (!\r2~12_combout  & ((\iparse|i12 [1])))

	.dataa(\iparse|i5 [1]),
	.datab(\r2~12_combout ),
	.datac(gnd),
	.datad(\iparse|i12 [1]),
	.cin(gnd),
	.combout(\r2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \r2[1]~1 .lut_mask = 16'hBB88;
defparam \r2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N17
dffeas \register|reg_storage[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [97]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[97] .is_wysiwyg = "true";
defparam \register|reg_storage[97] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N11
dffeas \register|reg_storage[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [33]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[33] .is_wysiwyg = "true";
defparam \register|reg_storage[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N29
dffeas \register|reg_storage[289] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [289]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[289] .is_wysiwyg = "true";
defparam \register|reg_storage[289] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N28
cycloneive_lcell_comb \register|Mux62~10 (
// Equation(s):
// \register|Mux62~10_combout  = (\rr2[3]~reg0_q  & (((\register|reg_storage [289]) # (\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [33] & ((!\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [33]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [289]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~10 .lut_mask = 16'hCCE2;
defparam \register|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N11
dffeas \register|reg_storage[353] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [353]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[353] .is_wysiwyg = "true";
defparam \register|reg_storage[353] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N10
cycloneive_lcell_comb \register|Mux62~11 (
// Equation(s):
// \register|Mux62~11_combout  = (\register|Mux62~10_combout  & (((\register|reg_storage [353]) # (!\rr2[1]~reg0_q )))) # (!\register|Mux62~10_combout  & (\register|reg_storage [97] & ((\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [97]),
	.datab(\register|Mux62~10_combout ),
	.datac(\register|reg_storage [353]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~11 .lut_mask = 16'hE2CC;
defparam \register|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N19
dffeas \register|reg_storage[481] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [481]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[481] .is_wysiwyg = "true";
defparam \register|reg_storage[481] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N9
dffeas \register|reg_storage[225] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [225]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[225] .is_wysiwyg = "true";
defparam \register|reg_storage[225] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N0
cycloneive_lcell_comb \register|reg_storage[161]~feeder (
// Equation(s):
// \register|reg_storage[161]~feeder_combout  = \wd[1]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[161]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[161]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[161]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N1
dffeas \register|reg_storage[161] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[161]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [161]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[161] .is_wysiwyg = "true";
defparam \register|reg_storage[161] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N0
cycloneive_lcell_comb \register|reg_storage[417]~feeder (
// Equation(s):
// \register|reg_storage[417]~feeder_combout  = \wd[1]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[417]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[417]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[417]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N1
dffeas \register|reg_storage[417] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[417]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [417]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[417] .is_wysiwyg = "true";
defparam \register|reg_storage[417] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N18
cycloneive_lcell_comb \register|Mux62~17 (
// Equation(s):
// \register|Mux62~17_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [417]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [161]))))

	.dataa(\register|reg_storage [161]),
	.datab(\register|reg_storage [417]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~17 .lut_mask = 16'hFC0A;
defparam \register|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N28
cycloneive_lcell_comb \register|Mux62~18 (
// Equation(s):
// \register|Mux62~18_combout  = (\register|Mux62~17_combout  & ((\register|reg_storage [481]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux62~17_combout  & (((\register|reg_storage [225] & \rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [481]),
	.datab(\register|reg_storage [225]),
	.datac(\register|Mux62~17_combout ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~18 .lut_mask = 16'hACF0;
defparam \register|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y23_N1
dffeas \register|reg_storage[321] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [321]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[321] .is_wysiwyg = "true";
defparam \register|reg_storage[321] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y23_N1
dffeas \register|reg_storage[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [65]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[65] .is_wysiwyg = "true";
defparam \register|reg_storage[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y23_N9
dffeas \register|reg_storage[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1] .is_wysiwyg = "true";
defparam \register|reg_storage[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N0
cycloneive_lcell_comb \register|Mux62~14 (
// Equation(s):
// \register|Mux62~14_combout  = (\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q ) # ((\register|reg_storage [65])))) # (!\rr2[1]~reg0_q  & (!\rr2[3]~reg0_q  & ((\register|reg_storage [1]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [65]),
	.datad(\register|reg_storage [1]),
	.cin(gnd),
	.combout(\register|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~14 .lut_mask = 16'hB9A8;
defparam \register|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N17
dffeas \register|reg_storage[257] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [257]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[257] .is_wysiwyg = "true";
defparam \register|reg_storage[257] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N16
cycloneive_lcell_comb \register|Mux62~15 (
// Equation(s):
// \register|Mux62~15_combout  = (\register|Mux62~14_combout  & ((\register|reg_storage [321]) # ((!\rr2[3]~reg0_q )))) # (!\register|Mux62~14_combout  & (((\register|reg_storage [257] & \rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [321]),
	.datab(\register|Mux62~14_combout ),
	.datac(\register|reg_storage [257]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~15 .lut_mask = 16'hB8CC;
defparam \register|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N17
dffeas \register|reg_storage[449] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [449]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[449] .is_wysiwyg = "true";
defparam \register|reg_storage[449] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N13
dffeas \register|reg_storage[385] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [385]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[385] .is_wysiwyg = "true";
defparam \register|reg_storage[385] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneive_lcell_comb \register|reg_storage[193]~feeder (
// Equation(s):
// \register|reg_storage[193]~feeder_combout  = \wd[1]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[193]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[193]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[193]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N5
dffeas \register|reg_storage[193] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[193]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [193]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[193] .is_wysiwyg = "true";
defparam \register|reg_storage[193] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N7
dffeas \register|reg_storage[129] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [129]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[129] .is_wysiwyg = "true";
defparam \register|reg_storage[129] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneive_lcell_comb \register|Mux62~12 (
// Equation(s):
// \register|Mux62~12_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [193])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [129])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [193]),
	.datac(\register|reg_storage [129]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~12 .lut_mask = 16'hEE50;
defparam \register|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneive_lcell_comb \register|Mux62~13 (
// Equation(s):
// \register|Mux62~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux62~12_combout  & (\register|reg_storage [449])) # (!\register|Mux62~12_combout  & ((\register|reg_storage [385]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux62~12_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [449]),
	.datac(\register|reg_storage [385]),
	.datad(\register|Mux62~12_combout ),
	.cin(gnd),
	.combout(\register|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~13 .lut_mask = 16'hDDA0;
defparam \register|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N2
cycloneive_lcell_comb \register|Mux62~16 (
// Equation(s):
// \register|Mux62~16_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|Mux62~13_combout ))) # (!\rr2[2]~reg0_q  & (\register|Mux62~15_combout ))))

	.dataa(\register|Mux62~15_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux62~13_combout ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~16 .lut_mask = 16'hFC22;
defparam \register|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N8
cycloneive_lcell_comb \register|Mux62~19 (
// Equation(s):
// \register|Mux62~19_combout  = (\rr2[0]~reg0_q  & ((\register|Mux62~16_combout  & ((\register|Mux62~18_combout ))) # (!\register|Mux62~16_combout  & (\register|Mux62~11_combout )))) # (!\rr2[0]~reg0_q  & (((\register|Mux62~16_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux62~11_combout ),
	.datac(\register|Mux62~18_combout ),
	.datad(\register|Mux62~16_combout ),
	.cin(gnd),
	.combout(\register|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~19 .lut_mask = 16'hF588;
defparam \register|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneive_lcell_comb \register|Decoder0~20 (
// Equation(s):
// \register|Decoder0~20_combout  = (\wr[3]~reg0_q  & (\wr[4]~reg0_q  & \register|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\wr[3]~reg0_q ),
	.datac(\wr[4]~reg0_q ),
	.datad(\register|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~20 .lut_mask = 16'hC000;
defparam \register|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \register|reg_storage[865] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [865]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[865] .is_wysiwyg = "true";
defparam \register|reg_storage[865] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \register|reg_storage[833]~feeder (
// Equation(s):
// \register|reg_storage[833]~feeder_combout  = \wd[1]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[833]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[833]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[833]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneive_lcell_comb \register|Decoder0~21 (
// Equation(s):
// \register|Decoder0~21_combout  = (\wr[4]~reg0_q  & (\register|Decoder0~4_combout  & \wr[3]~reg0_q ))

	.dataa(gnd),
	.datab(\wr[4]~reg0_q ),
	.datac(\register|Decoder0~4_combout ),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~21 .lut_mask = 16'hC000;
defparam \register|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \register|reg_storage[833] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[833]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [833]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[833] .is_wysiwyg = "true";
defparam \register|reg_storage[833] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneive_lcell_comb \register|Decoder0~39 (
// Equation(s):
// \register|Decoder0~39_combout  = (\register|Decoder0~0_combout  & (\wr[4]~reg0_q  & \wr[3]~reg0_q ))

	.dataa(\register|Decoder0~0_combout ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~39 .lut_mask = 16'h8800;
defparam \register|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N7
dffeas \register|reg_storage[967] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [967]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[967] .is_wysiwyg = "true";
defparam \register|reg_storage[967] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneive_lcell_comb \register|Mux62~7 (
// Equation(s):
// \register|Mux62~7_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [967]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [833] & ((!\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [833]),
	.datac(\register|reg_storage [967]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~7 .lut_mask = 16'hAAE4;
defparam \register|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \register|Mux62~8 (
// Equation(s):
// \register|Mux62~8_combout  = (\rr2[0]~reg0_q  & ((\register|Mux62~7_combout  & (\register|reg_storage [993])) # (!\register|Mux62~7_combout  & ((\register|reg_storage [865]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux62~7_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [993]),
	.datac(\register|reg_storage [865]),
	.datad(\register|Mux62~7_combout ),
	.cin(gnd),
	.combout(\register|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~8 .lut_mask = 16'hDDA0;
defparam \register|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneive_lcell_comb \register|Decoder0~11 (
// Equation(s):
// \register|Decoder0~11_combout  = (\register|Decoder0~10_combout  & (\wr[3]~reg0_q  & \wr[4]~reg0_q ))

	.dataa(\register|Decoder0~10_combout ),
	.datab(\wr[3]~reg0_q ),
	.datac(gnd),
	.datad(\wr[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~11 .lut_mask = 16'h8800;
defparam \register|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \register|reg_storage[897] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [897]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[897] .is_wysiwyg = "true";
defparam \register|reg_storage[897] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneive_lcell_comb \register|Decoder0~15 (
// Equation(s):
// \register|Decoder0~15_combout  = (\wr[3]~reg0_q  & (\wr[4]~reg0_q  & \register|Decoder0~14_combout ))

	.dataa(\wr[3]~reg0_q ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~15 .lut_mask = 16'h8800;
defparam \register|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \register|reg_storage[929] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [929]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[929] .is_wysiwyg = "true";
defparam \register|reg_storage[929] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneive_lcell_comb \register|Decoder0~9 (
// Equation(s):
// \register|Decoder0~9_combout  = (\wr[3]~reg0_q  & (\wr[4]~reg0_q  & \register|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(\wr[3]~reg0_q ),
	.datac(\wr[4]~reg0_q ),
	.datad(\register|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~9 .lut_mask = 16'hC000;
defparam \register|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N3
dffeas \register|reg_storage[801] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [801]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[801] .is_wysiwyg = "true";
defparam \register|reg_storage[801] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneive_lcell_comb \register|Decoder0~13 (
// Equation(s):
// \register|Decoder0~13_combout  = (\register|Decoder0~12_combout  & (\wr[4]~reg0_q  & \wr[3]~reg0_q ))

	.dataa(\register|Decoder0~12_combout ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~13 .lut_mask = 16'h8800;
defparam \register|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N5
dffeas \register|reg_storage[769] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [769]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[769] .is_wysiwyg = "true";
defparam \register|reg_storage[769] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneive_lcell_comb \register|Mux62~0 (
// Equation(s):
// \register|Mux62~0_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [801])))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|reg_storage [769]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [801]),
	.datad(\register|reg_storage [769]),
	.cin(gnd),
	.combout(\register|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~0 .lut_mask = 16'hB9A8;
defparam \register|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneive_lcell_comb \register|Mux62~1 (
// Equation(s):
// \register|Mux62~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux62~0_combout  & ((\register|reg_storage [929]))) # (!\register|Mux62~0_combout  & (\register|reg_storage [897])))) # (!\rr2[2]~reg0_q  & (((\register|Mux62~0_combout ))))

	.dataa(\register|reg_storage [897]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [929]),
	.datad(\register|Mux62~0_combout ),
	.cin(gnd),
	.combout(\register|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~1 .lut_mask = 16'hF388;
defparam \register|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneive_lcell_comb \register|Decoder0~7 (
// Equation(s):
// \register|Decoder0~7_combout  = (!\wr[3]~reg0_q  & (\wr[4]~reg0_q  & \register|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\wr[3]~reg0_q ),
	.datac(\wr[4]~reg0_q ),
	.datad(\register|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~7 .lut_mask = 16'h3000;
defparam \register|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \register|reg_storage[737] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [737]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[737] .is_wysiwyg = "true";
defparam \register|reg_storage[737] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneive_lcell_comb \register|Decoder0~3 (
// Equation(s):
// \register|Decoder0~3_combout  = (!\wr[3]~reg0_q  & (\wr[4]~reg0_q  & \register|Decoder0~2_combout ))

	.dataa(\wr[3]~reg0_q ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~3 .lut_mask = 16'h4400;
defparam \register|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N1
dffeas \register|reg_storage[609] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [609]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[609] .is_wysiwyg = "true";
defparam \register|reg_storage[609] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \register|reg_storage[577]~feeder (
// Equation(s):
// \register|reg_storage[577]~feeder_combout  = \wd[1]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[577]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[577]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[577]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneive_lcell_comb \register|Decoder0~5 (
// Equation(s):
// \register|Decoder0~5_combout  = (!\wr[3]~reg0_q  & (\wr[4]~reg0_q  & \register|Decoder0~4_combout ))

	.dataa(\wr[3]~reg0_q ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~5 .lut_mask = 16'h4400;
defparam \register|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N5
dffeas \register|reg_storage[577] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[577]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [577]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[577] .is_wysiwyg = "true";
defparam \register|reg_storage[577] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \register|reg_storage[705]~feeder (
// Equation(s):
// \register|reg_storage[705]~feeder_combout  = \wd[1]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[705]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[705]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[705]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneive_lcell_comb \register|Decoder0~1 (
// Equation(s):
// \register|Decoder0~1_combout  = (\wr[4]~reg0_q  & (\register|Decoder0~0_combout  & !\wr[3]~reg0_q ))

	.dataa(gnd),
	.datab(\wr[4]~reg0_q ),
	.datac(\register|Decoder0~0_combout ),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~1 .lut_mask = 16'h00C0;
defparam \register|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \register|reg_storage[705] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[705]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [705]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[705] .is_wysiwyg = "true";
defparam \register|reg_storage[705] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \register|Mux62~2 (
// Equation(s):
// \register|Mux62~2_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [705]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [577]))))

	.dataa(\register|reg_storage [577]),
	.datab(\register|reg_storage [705]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~2 .lut_mask = 16'hFC0A;
defparam \register|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneive_lcell_comb \register|Mux62~3 (
// Equation(s):
// \register|Mux62~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux62~2_combout  & (\register|reg_storage [737])) # (!\register|Mux62~2_combout  & ((\register|reg_storage [609]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux62~2_combout ))))

	.dataa(\register|reg_storage [737]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [609]),
	.datad(\register|Mux62~2_combout ),
	.cin(gnd),
	.combout(\register|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~3 .lut_mask = 16'hBBC0;
defparam \register|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneive_lcell_comb \register|Decoder0~19 (
// Equation(s):
// \register|Decoder0~19_combout  = (!\wr[3]~reg0_q  & (\wr[4]~reg0_q  & \register|Decoder0~14_combout ))

	.dataa(\wr[3]~reg0_q ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~19 .lut_mask = 16'h4400;
defparam \register|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N5
dffeas \register|reg_storage[673] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [673]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[673] .is_wysiwyg = "true";
defparam \register|reg_storage[673] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneive_lcell_comb \register|Decoder0~17 (
// Equation(s):
// \register|Decoder0~17_combout  = (!\wr[3]~reg0_q  & (\wr[4]~reg0_q  & \register|Decoder0~10_combout ))

	.dataa(\wr[3]~reg0_q ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~17 .lut_mask = 16'h4400;
defparam \register|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N17
dffeas \register|reg_storage[641] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [641]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[641] .is_wysiwyg = "true";
defparam \register|reg_storage[641] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneive_lcell_comb \register|Decoder0~18 (
// Equation(s):
// \register|Decoder0~18_combout  = (\register|Decoder0~12_combout  & (\wr[4]~reg0_q  & !\wr[3]~reg0_q ))

	.dataa(\register|Decoder0~12_combout ),
	.datab(\wr[4]~reg0_q ),
	.datac(gnd),
	.datad(\wr[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~18 .lut_mask = 16'h0088;
defparam \register|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N17
dffeas \register|reg_storage[513] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [513]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[513] .is_wysiwyg = "true";
defparam \register|reg_storage[513] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneive_lcell_comb \register|Decoder0~16 (
// Equation(s):
// \register|Decoder0~16_combout  = (!\wr[3]~reg0_q  & (\wr[4]~reg0_q  & \register|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(\wr[3]~reg0_q ),
	.datac(\wr[4]~reg0_q ),
	.datad(\register|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~16 .lut_mask = 16'h3000;
defparam \register|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N13
dffeas \register|reg_storage[545] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[1]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [545]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[545] .is_wysiwyg = "true";
defparam \register|reg_storage[545] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \register|Mux62~4 (
// Equation(s):
// \register|Mux62~4_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [545]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [513]))))

	.dataa(\register|reg_storage [513]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [545]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~4 .lut_mask = 16'hFC22;
defparam \register|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneive_lcell_comb \register|Mux62~5 (
// Equation(s):
// \register|Mux62~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux62~4_combout  & (\register|reg_storage [673])) # (!\register|Mux62~4_combout  & ((\register|reg_storage [641]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux62~4_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [673]),
	.datac(\register|reg_storage [641]),
	.datad(\register|Mux62~4_combout ),
	.cin(gnd),
	.combout(\register|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~5 .lut_mask = 16'hDDA0;
defparam \register|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
cycloneive_lcell_comb \register|Mux62~6 (
// Equation(s):
// \register|Mux62~6_combout  = (\rr2[3]~reg0_q  & (\rr2[1]~reg0_q )) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|Mux62~3_combout )) # (!\rr2[1]~reg0_q  & ((\register|Mux62~5_combout )))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux62~3_combout ),
	.datad(\register|Mux62~5_combout ),
	.cin(gnd),
	.combout(\register|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~6 .lut_mask = 16'hD9C8;
defparam \register|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N10
cycloneive_lcell_comb \register|Mux62~9 (
// Equation(s):
// \register|Mux62~9_combout  = (\rr2[3]~reg0_q  & ((\register|Mux62~6_combout  & (\register|Mux62~8_combout )) # (!\register|Mux62~6_combout  & ((\register|Mux62~1_combout ))))) # (!\rr2[3]~reg0_q  & (((\register|Mux62~6_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux62~8_combout ),
	.datac(\register|Mux62~1_combout ),
	.datad(\register|Mux62~6_combout ),
	.cin(gnd),
	.combout(\register|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~9 .lut_mask = 16'hDDA0;
defparam \register|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N2
cycloneive_lcell_comb \register|Mux62~20 (
// Equation(s):
// \register|Mux62~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux62~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux62~19_combout ))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux62~19_combout ),
	.datad(\register|Mux62~9_combout ),
	.cin(gnd),
	.combout(\register|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux62~20 .lut_mask = 16'hFA50;
defparam \register|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N21
dffeas \r2[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[1]~1_combout ),
	.asdata(\register|Mux62~20_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(!\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[1]~reg0 .is_wysiwyg = "true";
defparam \r2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \r1[1]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector126~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[1]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[1]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[1]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N4
cycloneive_lcell_comb \my_alu|Selector32~1 (
// Equation(s):
// \my_alu|Selector32~1_combout  = \r2[1]~reg0_q  $ (\r1[1]~reg0_Duplicate_2_q )

	.dataa(\r2[1]~reg0_q ),
	.datab(gnd),
	.datac(\r1[1]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~1 .lut_mask = 16'h5A5A;
defparam \my_alu|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneive_lcell_comb \iparse|i5[0]~2 (
// Equation(s):
// \iparse|i5[0]~2_combout  = (instruction[5] & ((!instruction[20]))) # (!instruction[5] & (!instruction[7]))

	.dataa(gnd),
	.datab(instruction[7]),
	.datac(instruction[20]),
	.datad(instruction[5]),
	.cin(gnd),
	.combout(\iparse|i5[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[0]~2 .lut_mask = 16'h0F33;
defparam \iparse|i5[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cycloneive_lcell_comb \iparse|i5[0]~3 (
// Equation(s):
// \iparse|i5[0]~3_combout  = (instruction[4] & ((\Equal3~0_combout  & (\iparse|i5[0]~2_combout )) # (!\Equal3~0_combout  & ((!instruction[20]))))) # (!instruction[4] & (((!instruction[20]))))

	.dataa(instruction[4]),
	.datab(\iparse|i5[0]~2_combout ),
	.datac(\Equal3~0_combout ),
	.datad(instruction[20]),
	.cin(gnd),
	.combout(\iparse|i5[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[0]~3 .lut_mask = 16'h80DF;
defparam \iparse|i5[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cycloneive_lcell_comb \iparse|i5[0] (
// Equation(s):
// \iparse|i5 [0] = (GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & (\iparse|i5[0]~3_combout )) # (!GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & ((\iparse|i5 [0])))

	.dataa(\iparse|i5[0]~3_combout ),
	.datab(\iparse|i5 [0]),
	.datac(gnd),
	.datad(\iparse|i5[4]~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i5 [0]),
	.cout());
// synopsys translate_off
defparam \iparse|i5[0] .lut_mask = 16'hAACC;
defparam \iparse|i5[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cycloneive_lcell_comb \iparse|i12[0] (
// Equation(s):
// \iparse|i12 [0] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (!instruction[20])) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((\iparse|i12 [0])))

	.dataa(instruction[20]),
	.datab(gnd),
	.datac(\iparse|i12[11]~2clkctrl_outclk ),
	.datad(\iparse|i12 [0]),
	.cin(gnd),
	.combout(\iparse|i12 [0]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[0] .lut_mask = 16'h5F50;
defparam \iparse|i12[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneive_lcell_comb \r2[0]~0 (
// Equation(s):
// \r2[0]~0_combout  = (\r2~12_combout  & (\iparse|i5 [0])) # (!\r2~12_combout  & ((\iparse|i12 [0])))

	.dataa(\iparse|i5 [0]),
	.datab(\iparse|i12 [0]),
	.datac(gnd),
	.datad(\r2~12_combout ),
	.cin(gnd),
	.combout(\r2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \r2[0]~0 .lut_mask = 16'hAACC;
defparam \r2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N12
cycloneive_lcell_comb \register|Mux63~17 (
// Equation(s):
// \register|Mux63~17_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [224]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [160] & ((!\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [160]),
	.datac(\register|reg_storage [224]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~17 .lut_mask = 16'hAAE4;
defparam \register|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N28
cycloneive_lcell_comb \register|Mux63~18 (
// Equation(s):
// \register|Mux63~18_combout  = (\rr2[3]~reg0_q  & ((\register|Mux63~17_combout  & (\register|reg_storage [480])) # (!\register|Mux63~17_combout  & ((\register|reg_storage [416]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux63~17_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [480]),
	.datac(\register|reg_storage [416]),
	.datad(\register|Mux63~17_combout ),
	.cin(gnd),
	.combout(\register|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~18 .lut_mask = 16'hDDA0;
defparam \register|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N4
cycloneive_lcell_comb \register|Mux63~10 (
// Equation(s):
// \register|Mux63~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [384]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [128]))))

	.dataa(\register|reg_storage [128]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [384]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~10 .lut_mask = 16'hFC22;
defparam \register|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N24
cycloneive_lcell_comb \register|Mux63~11 (
// Equation(s):
// \register|Mux63~11_combout  = (\register|Mux63~10_combout  & (((\register|reg_storage [448]) # (!\rr2[1]~reg0_q )))) # (!\register|Mux63~10_combout  & (\register|reg_storage [192] & ((\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [192]),
	.datab(\register|Mux63~10_combout ),
	.datac(\register|reg_storage [448]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~11 .lut_mask = 16'hE2CC;
defparam \register|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N8
cycloneive_lcell_comb \register|Mux63~12 (
// Equation(s):
// \register|Mux63~12_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [96]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [32] & ((!\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [32]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [96]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~12 .lut_mask = 16'hCCE2;
defparam \register|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N24
cycloneive_lcell_comb \register|Mux63~13 (
// Equation(s):
// \register|Mux63~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux63~12_combout  & (\register|reg_storage [352])) # (!\register|Mux63~12_combout  & ((\register|reg_storage [288]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux63~12_combout ))))

	.dataa(\register|reg_storage [352]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [288]),
	.datad(\register|Mux63~12_combout ),
	.cin(gnd),
	.combout(\register|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~13 .lut_mask = 16'hBBC0;
defparam \register|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
cycloneive_lcell_comb \register|Mux63~14 (
// Equation(s):
// \register|Mux63~14_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [256]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [0]))))

	.dataa(\register|reg_storage [0]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [256]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~14 .lut_mask = 16'hFC22;
defparam \register|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
cycloneive_lcell_comb \register|Mux63~15 (
// Equation(s):
// \register|Mux63~15_combout  = (\rr2[1]~reg0_q  & ((\register|Mux63~14_combout  & (\register|reg_storage [320])) # (!\register|Mux63~14_combout  & ((\register|reg_storage [64]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux63~14_combout ))))

	.dataa(\register|reg_storage [320]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [64]),
	.datad(\register|Mux63~14_combout ),
	.cin(gnd),
	.combout(\register|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~15 .lut_mask = 16'hBBC0;
defparam \register|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneive_lcell_comb \register|Mux63~16 (
// Equation(s):
// \register|Mux63~16_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|Mux63~13_combout )))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|Mux63~15_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux63~13_combout ),
	.datad(\register|Mux63~15_combout ),
	.cin(gnd),
	.combout(\register|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~16 .lut_mask = 16'hB9A8;
defparam \register|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneive_lcell_comb \register|Mux63~19 (
// Equation(s):
// \register|Mux63~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux63~16_combout  & (\register|Mux63~18_combout )) # (!\register|Mux63~16_combout  & ((\register|Mux63~11_combout ))))) # (!\rr2[2]~reg0_q  & (((\register|Mux63~16_combout ))))

	.dataa(\register|Mux63~18_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux63~11_combout ),
	.datad(\register|Mux63~16_combout ),
	.cin(gnd),
	.combout(\register|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~19 .lut_mask = 16'hBBC0;
defparam \register|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneive_lcell_comb \register|Decoder0~22 (
// Equation(s):
// \register|Decoder0~22_combout  = (\wr[4]~reg0_q  & (\wr[3]~reg0_q  & \register|Decoder0~6_combout ))

	.dataa(\wr[4]~reg0_q ),
	.datab(\wr[3]~reg0_q ),
	.datac(gnd),
	.datad(\register|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\register|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \register|Decoder0~22 .lut_mask = 16'h8800;
defparam \register|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N13
dffeas \register|reg_storage[992] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [992]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[992] .is_wysiwyg = "true";
defparam \register|reg_storage[992] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \register|reg_storage[832] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [832]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[832] .is_wysiwyg = "true";
defparam \register|reg_storage[832] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \register|reg_storage[864] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [864]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[864] .is_wysiwyg = "true";
defparam \register|reg_storage[864] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneive_lcell_comb \register|Mux63~7 (
// Equation(s):
// \register|Mux63~7_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [864]) # (\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [832] & ((!\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [832]),
	.datab(\register|reg_storage [864]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~7 .lut_mask = 16'hF0CA;
defparam \register|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneive_lcell_comb \register|Mux63~8 (
// Equation(s):
// \register|Mux63~8_combout  = (\register|Mux63~7_combout  & (((\register|reg_storage [992]) # (!\rr2[2]~reg0_q )))) # (!\register|Mux63~7_combout  & (\register|reg_storage [966] & ((\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [966]),
	.datab(\register|reg_storage [992]),
	.datac(\register|Mux63~7_combout ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~8 .lut_mask = 16'hCAF0;
defparam \register|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneive_lcell_comb \register|reg_storage[704]~feeder (
// Equation(s):
// \register|reg_storage[704]~feeder_combout  = \wd[0]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[704]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[704]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[704]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N25
dffeas \register|reg_storage[704] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[704]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [704]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[704] .is_wysiwyg = "true";
defparam \register|reg_storage[704] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N7
dffeas \register|reg_storage[736] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [736]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[736] .is_wysiwyg = "true";
defparam \register|reg_storage[736] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \register|reg_storage[608] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [608]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[608] .is_wysiwyg = "true";
defparam \register|reg_storage[608] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \register|reg_storage[576] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [576]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[576] .is_wysiwyg = "true";
defparam \register|reg_storage[576] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \register|Mux63~0 (
// Equation(s):
// \register|Mux63~0_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [608])))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|reg_storage [576]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [608]),
	.datad(\register|reg_storage [576]),
	.cin(gnd),
	.combout(\register|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~0 .lut_mask = 16'hB9A8;
defparam \register|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneive_lcell_comb \register|Mux63~1 (
// Equation(s):
// \register|Mux63~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux63~0_combout  & ((\register|reg_storage [736]))) # (!\register|Mux63~0_combout  & (\register|reg_storage [704])))) # (!\rr2[2]~reg0_q  & (((\register|Mux63~0_combout ))))

	.dataa(\register|reg_storage [704]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [736]),
	.datad(\register|Mux63~0_combout ),
	.cin(gnd),
	.combout(\register|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~1 .lut_mask = 16'hF388;
defparam \register|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N27
dffeas \register|reg_storage[544] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [544]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[544] .is_wysiwyg = "true";
defparam \register|reg_storage[544] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N7
dffeas \register|reg_storage[672] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [672]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[672] .is_wysiwyg = "true";
defparam \register|reg_storage[672] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \register|reg_storage[640] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [640]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[640] .is_wysiwyg = "true";
defparam \register|reg_storage[640] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \register|reg_storage[512] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [512]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[512] .is_wysiwyg = "true";
defparam \register|reg_storage[512] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \register|Mux63~4 (
// Equation(s):
// \register|Mux63~4_combout  = (\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q ) # ((\register|reg_storage [640])))) # (!\rr2[2]~reg0_q  & (!\rr2[0]~reg0_q  & ((\register|reg_storage [512]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [640]),
	.datad(\register|reg_storage [512]),
	.cin(gnd),
	.combout(\register|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~4 .lut_mask = 16'hB9A8;
defparam \register|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneive_lcell_comb \register|Mux63~5 (
// Equation(s):
// \register|Mux63~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux63~4_combout  & ((\register|reg_storage [672]))) # (!\register|Mux63~4_combout  & (\register|reg_storage [544])))) # (!\rr2[0]~reg0_q  & (((\register|Mux63~4_combout ))))

	.dataa(\register|reg_storage [544]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [672]),
	.datad(\register|Mux63~4_combout ),
	.cin(gnd),
	.combout(\register|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~5 .lut_mask = 16'hF388;
defparam \register|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N1
dffeas \register|reg_storage[768] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [768]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[768] .is_wysiwyg = "true";
defparam \register|reg_storage[768] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N1
dffeas \register|reg_storage[896] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [896]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[896] .is_wysiwyg = "true";
defparam \register|reg_storage[896] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneive_lcell_comb \register|Mux63~2 (
// Equation(s):
// \register|Mux63~2_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [896]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [768] & ((!\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [768]),
	.datac(\register|reg_storage [896]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~2 .lut_mask = 16'hAAE4;
defparam \register|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \register|reg_storage[928] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [928]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[928] .is_wysiwyg = "true";
defparam \register|reg_storage[928] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N1
dffeas \register|reg_storage[800] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[0]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [800]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[800] .is_wysiwyg = "true";
defparam \register|reg_storage[800] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneive_lcell_comb \register|Mux63~3 (
// Equation(s):
// \register|Mux63~3_combout  = (\register|Mux63~2_combout  & ((\register|reg_storage [928]) # ((!\rr2[0]~reg0_q )))) # (!\register|Mux63~2_combout  & (((\register|reg_storage [800] & \rr2[0]~reg0_q ))))

	.dataa(\register|Mux63~2_combout ),
	.datab(\register|reg_storage [928]),
	.datac(\register|reg_storage [800]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~3 .lut_mask = 16'hD8AA;
defparam \register|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneive_lcell_comb \register|Mux63~6 (
// Equation(s):
// \register|Mux63~6_combout  = (\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|Mux63~3_combout )))) # (!\rr2[3]~reg0_q  & (!\rr2[1]~reg0_q  & (\register|Mux63~5_combout )))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux63~5_combout ),
	.datad(\register|Mux63~3_combout ),
	.cin(gnd),
	.combout(\register|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~6 .lut_mask = 16'hBA98;
defparam \register|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneive_lcell_comb \register|Mux63~9 (
// Equation(s):
// \register|Mux63~9_combout  = (\rr2[1]~reg0_q  & ((\register|Mux63~6_combout  & (\register|Mux63~8_combout )) # (!\register|Mux63~6_combout  & ((\register|Mux63~1_combout ))))) # (!\rr2[1]~reg0_q  & (((\register|Mux63~6_combout ))))

	.dataa(\register|Mux63~8_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux63~1_combout ),
	.datad(\register|Mux63~6_combout ),
	.cin(gnd),
	.combout(\register|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~9 .lut_mask = 16'hBBC0;
defparam \register|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneive_lcell_comb \register|Mux63~20 (
// Equation(s):
// \register|Mux63~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux63~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux63~19_combout ))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux63~19_combout ),
	.datad(\register|Mux63~9_combout ),
	.cin(gnd),
	.combout(\register|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux63~20 .lut_mask = 16'hFA50;
defparam \register|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N1
dffeas \r2[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[0]~0_combout ),
	.asdata(\register|Mux63~20_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(!\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[0]~reg0 .is_wysiwyg = "true";
defparam \r2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneive_lcell_comb \Selector164~0 (
// Equation(s):
// \Selector164~0_combout  = (\S[1]~reg0_q  & (((!instruction[14] & \Equal4~1_combout )) # (!\r2~12_combout )))

	.dataa(\r2~12_combout ),
	.datab(instruction[14]),
	.datac(\S[1]~reg0_q ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector164~0 .lut_mask = 16'h7050;
defparam \Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \alu_control[3]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector164~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector163~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_control[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alu_control[3]~reg0 .is_wysiwyg = "true";
defparam \alu_control[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneive_lcell_comb \my_alu|Selector30~5 (
// Equation(s):
// \my_alu|Selector30~5_combout  = (!\alu_control[2]~reg0_q  & ((!\alu_control[3]~reg0_q ) # (!\alu_control[1]~reg0_q )))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(gnd),
	.datac(\alu_control[3]~reg0_q ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~5 .lut_mask = 16'h005F;
defparam \my_alu|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneive_lcell_comb \iparse|i5[3]~8 (
// Equation(s):
// \iparse|i5[3]~8_combout  = (instruction[5] & ((!instruction[23]))) # (!instruction[5] & (!instruction[10]))

	.dataa(gnd),
	.datab(instruction[10]),
	.datac(instruction[23]),
	.datad(instruction[5]),
	.cin(gnd),
	.combout(\iparse|i5[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[3]~8 .lut_mask = 16'h0F33;
defparam \iparse|i5[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N0
cycloneive_lcell_comb \iparse|i5[3]~9 (
// Equation(s):
// \iparse|i5[3]~9_combout  = (\Equal3~0_combout  & ((instruction[4] & (\iparse|i5[3]~8_combout )) # (!instruction[4] & ((!instruction[23]))))) # (!\Equal3~0_combout  & (((!instruction[23]))))

	.dataa(\iparse|i5[3]~8_combout ),
	.datab(\Equal3~0_combout ),
	.datac(instruction[4]),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\iparse|i5[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[3]~9 .lut_mask = 16'h80BF;
defparam \iparse|i5[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cycloneive_lcell_comb \iparse|i5[3] (
// Equation(s):
// \iparse|i5 [3] = (GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & (\iparse|i5[3]~9_combout )) # (!GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & ((\iparse|i5 [3])))

	.dataa(\iparse|i5[3]~9_combout ),
	.datab(gnd),
	.datac(\iparse|i5 [3]),
	.datad(\iparse|i5[4]~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i5 [3]),
	.cout());
// synopsys translate_off
defparam \iparse|i5[3] .lut_mask = 16'hAAF0;
defparam \iparse|i5[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneive_lcell_comb \iparse|i12[3] (
// Equation(s):
// \iparse|i12 [3] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (!instruction[23])) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((\iparse|i12 [3])))

	.dataa(\iparse|i12[11]~2clkctrl_outclk ),
	.datab(gnd),
	.datac(instruction[23]),
	.datad(\iparse|i12 [3]),
	.cin(gnd),
	.combout(\iparse|i12 [3]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[3] .lut_mask = 16'h5F0A;
defparam \iparse|i12[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneive_lcell_comb \r2[3]~3 (
// Equation(s):
// \r2[3]~3_combout  = (\r2~12_combout  & (\iparse|i5 [3])) # (!\r2~12_combout  & ((\iparse|i12 [3])))

	.dataa(\iparse|i5 [3]),
	.datab(\r2~12_combout ),
	.datac(gnd),
	.datad(\iparse|i12 [3]),
	.cin(gnd),
	.combout(\r2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \r2[3]~3 .lut_mask = 16'hBB88;
defparam \r2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N0
cycloneive_lcell_comb \my_alu|Selector30~3 (
// Equation(s):
// \my_alu|Selector30~3_combout  = (!\alu_control[3]~reg0_q  & ((!\alu_control[1]~reg0_q ) # (!\alu_control[0]~reg0_q )))

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\alu_control[3]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~3 .lut_mask = 16'h030F;
defparam \my_alu|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \register|reg_storage[867] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [867]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[867] .is_wysiwyg = "true";
defparam \register|reg_storage[867] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \register|reg_storage[995] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [995]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[995] .is_wysiwyg = "true";
defparam \register|reg_storage[995] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \register|reg_storage[969] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [969]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[969] .is_wysiwyg = "true";
defparam \register|reg_storage[969] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \register|reg_storage[835] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [835]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[835] .is_wysiwyg = "true";
defparam \register|reg_storage[835] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \register|Mux28~7 (
// Equation(s):
// \register|Mux28~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [969])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [835])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [969]),
	.datac(\register|reg_storage [835]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~7 .lut_mask = 16'hEE50;
defparam \register|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \register|Mux28~8 (
// Equation(s):
// \register|Mux28~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux28~7_combout  & ((\register|reg_storage [995]))) # (!\register|Mux28~7_combout  & (\register|reg_storage [867])))) # (!\rr1[0]~reg0_q  & (((\register|Mux28~7_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [867]),
	.datac(\register|reg_storage [995]),
	.datad(\register|Mux28~7_combout ),
	.cin(gnd),
	.combout(\register|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~8 .lut_mask = 16'hF588;
defparam \register|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \register|reg_storage[931] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [931]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[931] .is_wysiwyg = "true";
defparam \register|reg_storage[931] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N14
cycloneive_lcell_comb \register|reg_storage[771]~feeder (
// Equation(s):
// \register|reg_storage[771]~feeder_combout  = \wd[3]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[771]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[771]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[771]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N15
dffeas \register|reg_storage[771] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[771]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [771]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[771] .is_wysiwyg = "true";
defparam \register|reg_storage[771] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N23
dffeas \register|reg_storage[803] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [803]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[803] .is_wysiwyg = "true";
defparam \register|reg_storage[803] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneive_lcell_comb \register|Mux28~0 (
// Equation(s):
// \register|Mux28~0_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q ) # (\register|reg_storage [803])))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [771] & (!\rr1[2]~reg0_q )))

	.dataa(\register|reg_storage [771]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\rr1[2]~reg0_q ),
	.datad(\register|reg_storage [803]),
	.cin(gnd),
	.combout(\register|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~0 .lut_mask = 16'hCEC2;
defparam \register|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneive_lcell_comb \register|Mux28~1 (
// Equation(s):
// \register|Mux28~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux28~0_combout  & (\register|reg_storage [931])) # (!\register|Mux28~0_combout  & ((\register|reg_storage [899]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux28~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [931]),
	.datac(\register|reg_storage [899]),
	.datad(\register|Mux28~0_combout ),
	.cin(gnd),
	.combout(\register|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~1 .lut_mask = 16'hDDA0;
defparam \register|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \register|reg_storage[611] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [611]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[611] .is_wysiwyg = "true";
defparam \register|reg_storage[611] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N13
dffeas \register|reg_storage[739] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [739]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[739] .is_wysiwyg = "true";
defparam \register|reg_storage[739] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \register|reg_storage[707]~feeder (
// Equation(s):
// \register|reg_storage[707]~feeder_combout  = \wd[3]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[707]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[707]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[707]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \register|reg_storage[707] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[707]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [707]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[707] .is_wysiwyg = "true";
defparam \register|reg_storage[707] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N3
dffeas \register|reg_storage[579] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [579]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[579] .is_wysiwyg = "true";
defparam \register|reg_storage[579] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneive_lcell_comb \register|Mux28~2 (
// Equation(s):
// \register|Mux28~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [707])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [579])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [707]),
	.datac(\register|reg_storage [579]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~2 .lut_mask = 16'hEE50;
defparam \register|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \register|Mux28~3 (
// Equation(s):
// \register|Mux28~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux28~2_combout  & ((\register|reg_storage [739]))) # (!\register|Mux28~2_combout  & (\register|reg_storage [611])))) # (!\rr1[0]~reg0_q  & (((\register|Mux28~2_combout ))))

	.dataa(\register|reg_storage [611]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [739]),
	.datad(\register|Mux28~2_combout ),
	.cin(gnd),
	.combout(\register|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~3 .lut_mask = 16'hF388;
defparam \register|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N25
dffeas \register|reg_storage[643] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [643]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[643] .is_wysiwyg = "true";
defparam \register|reg_storage[643] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \register|reg_storage[675]~feeder (
// Equation(s):
// \register|reg_storage[675]~feeder_combout  = \wd[3]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[3]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[675]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[675]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[675]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N19
dffeas \register|reg_storage[675] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[675]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [675]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[675] .is_wysiwyg = "true";
defparam \register|reg_storage[675] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneive_lcell_comb \register|reg_storage[547]~feeder (
// Equation(s):
// \register|reg_storage[547]~feeder_combout  = \wd[3]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[3]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[547]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[547]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[547]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N21
dffeas \register|reg_storage[547] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[547]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [547]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[547] .is_wysiwyg = "true";
defparam \register|reg_storage[547] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N19
dffeas \register|reg_storage[515] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [515]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[515] .is_wysiwyg = "true";
defparam \register|reg_storage[515] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \register|Mux28~4 (
// Equation(s):
// \register|Mux28~4_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [547]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [515] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [547]),
	.datac(\register|reg_storage [515]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~4 .lut_mask = 16'hAAD8;
defparam \register|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \register|Mux28~5 (
// Equation(s):
// \register|Mux28~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux28~4_combout  & ((\register|reg_storage [675]))) # (!\register|Mux28~4_combout  & (\register|reg_storage [643])))) # (!\rr1[2]~reg0_q  & (((\register|Mux28~4_combout ))))

	.dataa(\register|reg_storage [643]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [675]),
	.datad(\register|Mux28~4_combout ),
	.cin(gnd),
	.combout(\register|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~5 .lut_mask = 16'hF388;
defparam \register|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneive_lcell_comb \register|Mux28~6 (
// Equation(s):
// \register|Mux28~6_combout  = (\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q ) # ((\register|Mux28~3_combout )))) # (!\rr1[1]~reg0_q  & (!\rr1[3]~reg0_q  & ((\register|Mux28~5_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux28~3_combout ),
	.datad(\register|Mux28~5_combout ),
	.cin(gnd),
	.combout(\register|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~6 .lut_mask = 16'hB9A8;
defparam \register|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneive_lcell_comb \register|Mux28~9 (
// Equation(s):
// \register|Mux28~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux28~6_combout  & (\register|Mux28~8_combout )) # (!\register|Mux28~6_combout  & ((\register|Mux28~1_combout ))))) # (!\rr1[3]~reg0_q  & (((\register|Mux28~6_combout ))))

	.dataa(\register|Mux28~8_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux28~1_combout ),
	.datad(\register|Mux28~6_combout ),
	.cin(gnd),
	.combout(\register|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~9 .lut_mask = 16'hBBC0;
defparam \register|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N25
dffeas \register|reg_storage[355] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [355]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[355] .is_wysiwyg = "true";
defparam \register|reg_storage[355] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N13
dffeas \register|reg_storage[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [99]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[99] .is_wysiwyg = "true";
defparam \register|reg_storage[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N10
cycloneive_lcell_comb \register|reg_storage[291]~feeder (
// Equation(s):
// \register|reg_storage[291]~feeder_combout  = \wd[3]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[291]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[291]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[291]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N11
dffeas \register|reg_storage[291] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[291]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [291]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[291] .is_wysiwyg = "true";
defparam \register|reg_storage[291] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N7
dffeas \register|reg_storage[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [35]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[35] .is_wysiwyg = "true";
defparam \register|reg_storage[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N6
cycloneive_lcell_comb \register|Mux28~10 (
// Equation(s):
// \register|Mux28~10_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [291]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [35] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [291]),
	.datac(\register|reg_storage [35]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~10 .lut_mask = 16'hAAD8;
defparam \register|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N12
cycloneive_lcell_comb \register|Mux28~11 (
// Equation(s):
// \register|Mux28~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux28~10_combout  & (\register|reg_storage [355])) # (!\register|Mux28~10_combout  & ((\register|reg_storage [99]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux28~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [355]),
	.datac(\register|reg_storage [99]),
	.datad(\register|Mux28~10_combout ),
	.cin(gnd),
	.combout(\register|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~11 .lut_mask = 16'hDDA0;
defparam \register|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N16
cycloneive_lcell_comb \register|reg_storage[419]~feeder (
// Equation(s):
// \register|reg_storage[419]~feeder_combout  = \wd[3]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[419]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[419]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[419]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N17
dffeas \register|reg_storage[419] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[419]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [419]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[419] .is_wysiwyg = "true";
defparam \register|reg_storage[419] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N31
dffeas \register|reg_storage[163] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [163]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[163] .is_wysiwyg = "true";
defparam \register|reg_storage[163] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
cycloneive_lcell_comb \register|Mux28~17 (
// Equation(s):
// \register|Mux28~17_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [419]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [163] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [419]),
	.datac(\register|reg_storage [163]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~17 .lut_mask = 16'hAAD8;
defparam \register|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N9
dffeas \register|reg_storage[227] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [227]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[227] .is_wysiwyg = "true";
defparam \register|reg_storage[227] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N27
dffeas \register|reg_storage[483] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [483]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[483] .is_wysiwyg = "true";
defparam \register|reg_storage[483] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
cycloneive_lcell_comb \register|Mux28~18 (
// Equation(s):
// \register|Mux28~18_combout  = (\register|Mux28~17_combout  & (((\register|reg_storage [483]) # (!\rr1[1]~reg0_q )))) # (!\register|Mux28~17_combout  & (\register|reg_storage [227] & ((\rr1[1]~reg0_q ))))

	.dataa(\register|Mux28~17_combout ),
	.datab(\register|reg_storage [227]),
	.datac(\register|reg_storage [483]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~18 .lut_mask = 16'hE4AA;
defparam \register|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N15
dffeas \register|reg_storage[195] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [195]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[195] .is_wysiwyg = "true";
defparam \register|reg_storage[195] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N27
dffeas \register|reg_storage[131] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [131]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[131] .is_wysiwyg = "true";
defparam \register|reg_storage[131] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneive_lcell_comb \register|Mux28~12 (
// Equation(s):
// \register|Mux28~12_combout  = (\rr1[1]~reg0_q  & ((\register|reg_storage [195]) # ((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (((\register|reg_storage [131] & !\rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [195]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [131]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~12 .lut_mask = 16'hCCB8;
defparam \register|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N26
cycloneive_lcell_comb \register|reg_storage[387]~feeder (
// Equation(s):
// \register|reg_storage[387]~feeder_combout  = \wd[3]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[387]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[387]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[387]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N27
dffeas \register|reg_storage[387] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[387]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [387]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[387] .is_wysiwyg = "true";
defparam \register|reg_storage[387] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N9
dffeas \register|reg_storage[451] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [451]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[451] .is_wysiwyg = "true";
defparam \register|reg_storage[451] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneive_lcell_comb \register|Mux28~13 (
// Equation(s):
// \register|Mux28~13_combout  = (\register|Mux28~12_combout  & (((\register|reg_storage [451]) # (!\rr1[3]~reg0_q )))) # (!\register|Mux28~12_combout  & (\register|reg_storage [387] & ((\rr1[3]~reg0_q ))))

	.dataa(\register|Mux28~12_combout ),
	.datab(\register|reg_storage [387]),
	.datac(\register|reg_storage [451]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~13 .lut_mask = 16'hE4AA;
defparam \register|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N25
dffeas \register|reg_storage[259] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [259]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[259] .is_wysiwyg = "true";
defparam \register|reg_storage[259] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y23_N27
dffeas \register|reg_storage[323] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [323]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[323] .is_wysiwyg = "true";
defparam \register|reg_storage[323] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y23_N29
dffeas \register|reg_storage[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[3] .is_wysiwyg = "true";
defparam \register|reg_storage[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y23_N3
dffeas \register|reg_storage[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [67]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[67] .is_wysiwyg = "true";
defparam \register|reg_storage[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N28
cycloneive_lcell_comb \register|Mux28~14 (
// Equation(s):
// \register|Mux28~14_combout  = (\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q ) # ((\register|reg_storage [67])))) # (!\rr1[1]~reg0_q  & (!\rr1[3]~reg0_q  & (\register|reg_storage [3])))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [3]),
	.datad(\register|reg_storage [67]),
	.cin(gnd),
	.combout(\register|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~14 .lut_mask = 16'hBA98;
defparam \register|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N26
cycloneive_lcell_comb \register|Mux28~15 (
// Equation(s):
// \register|Mux28~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux28~14_combout  & ((\register|reg_storage [323]))) # (!\register|Mux28~14_combout  & (\register|reg_storage [259])))) # (!\rr1[3]~reg0_q  & (((\register|Mux28~14_combout ))))

	.dataa(\register|reg_storage [259]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [323]),
	.datad(\register|Mux28~14_combout ),
	.cin(gnd),
	.combout(\register|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~15 .lut_mask = 16'hF388;
defparam \register|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneive_lcell_comb \register|Mux28~16 (
// Equation(s):
// \register|Mux28~16_combout  = (\rr1[2]~reg0_q  & ((\register|Mux28~13_combout ) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|Mux28~15_combout  & !\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|Mux28~13_combout ),
	.datac(\register|Mux28~15_combout ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~16 .lut_mask = 16'hAAD8;
defparam \register|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneive_lcell_comb \register|Mux28~19 (
// Equation(s):
// \register|Mux28~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux28~16_combout  & ((\register|Mux28~18_combout ))) # (!\register|Mux28~16_combout  & (\register|Mux28~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux28~16_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux28~11_combout ),
	.datac(\register|Mux28~18_combout ),
	.datad(\register|Mux28~16_combout ),
	.cin(gnd),
	.combout(\register|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~19 .lut_mask = 16'hF588;
defparam \register|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneive_lcell_comb \Selector124~0 (
// Equation(s):
// \Selector124~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux28~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux28~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux28~9_combout ),
	.datad(\register|Mux28~19_combout ),
	.cin(gnd),
	.combout(\Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector124~0 .lut_mask = 16'hA280;
defparam \Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N7
dffeas \r1[3]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector124~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[3]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[3]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[3]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cycloneive_lcell_comb \iparse|i5[2]~6 (
// Equation(s):
// \iparse|i5[2]~6_combout  = (instruction[5] & (!instruction[22])) # (!instruction[5] & ((!instruction[9])))

	.dataa(instruction[22]),
	.datab(gnd),
	.datac(instruction[9]),
	.datad(instruction[5]),
	.cin(gnd),
	.combout(\iparse|i5[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[2]~6 .lut_mask = 16'h550F;
defparam \iparse|i5[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneive_lcell_comb \iparse|i5[2]~7 (
// Equation(s):
// \iparse|i5[2]~7_combout  = (instruction[4] & ((\Equal3~0_combout  & (\iparse|i5[2]~6_combout )) # (!\Equal3~0_combout  & ((!instruction[22]))))) # (!instruction[4] & (((!instruction[22]))))

	.dataa(instruction[4]),
	.datab(\iparse|i5[2]~6_combout ),
	.datac(\Equal3~0_combout ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\iparse|i5[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[2]~7 .lut_mask = 16'h80DF;
defparam \iparse|i5[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cycloneive_lcell_comb \iparse|i5[2] (
// Equation(s):
// \iparse|i5 [2] = (GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & ((\iparse|i5[2]~7_combout ))) # (!GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & (\iparse|i5 [2]))

	.dataa(\iparse|i5 [2]),
	.datab(gnd),
	.datac(\iparse|i5[2]~7_combout ),
	.datad(\iparse|i5[4]~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i5 [2]),
	.cout());
// synopsys translate_off
defparam \iparse|i5[2] .lut_mask = 16'hF0AA;
defparam \iparse|i5[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneive_lcell_comb \iparse|i12[2] (
// Equation(s):
// \iparse|i12 [2] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (!instruction[22])) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((\iparse|i12 [2])))

	.dataa(instruction[22]),
	.datab(\iparse|i12 [2]),
	.datac(\iparse|i12[11]~2clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iparse|i12 [2]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[2] .lut_mask = 16'h5C5C;
defparam \iparse|i12[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneive_lcell_comb \r2[2]~2 (
// Equation(s):
// \r2[2]~2_combout  = (\r2~12_combout  & (\iparse|i5 [2])) # (!\r2~12_combout  & ((\iparse|i12 [2])))

	.dataa(\iparse|i5 [2]),
	.datab(\r2~12_combout ),
	.datac(gnd),
	.datad(\iparse|i12 [2]),
	.cin(gnd),
	.combout(\r2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \r2[2]~2 .lut_mask = 16'hBB88;
defparam \r2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N3
dffeas \register|reg_storage[482] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [482]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[482] .is_wysiwyg = "true";
defparam \register|reg_storage[482] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y22_N5
dffeas \register|reg_storage[418] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [418]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[418] .is_wysiwyg = "true";
defparam \register|reg_storage[418] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N21
dffeas \register|reg_storage[162] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [162]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[162] .is_wysiwyg = "true";
defparam \register|reg_storage[162] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N27
dffeas \register|reg_storage[226] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [226]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[226] .is_wysiwyg = "true";
defparam \register|reg_storage[226] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N26
cycloneive_lcell_comb \register|Mux61~17 (
// Equation(s):
// \register|Mux61~17_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [226]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [162] & ((!\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [162]),
	.datac(\register|reg_storage [226]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~17 .lut_mask = 16'hAAE4;
defparam \register|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
cycloneive_lcell_comb \register|Mux61~18 (
// Equation(s):
// \register|Mux61~18_combout  = (\rr2[3]~reg0_q  & ((\register|Mux61~17_combout  & (\register|reg_storage [482])) # (!\register|Mux61~17_combout  & ((\register|reg_storage [418]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux61~17_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [482]),
	.datac(\register|reg_storage [418]),
	.datad(\register|Mux61~17_combout ),
	.cin(gnd),
	.combout(\register|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~18 .lut_mask = 16'hDDA0;
defparam \register|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
cycloneive_lcell_comb \register|reg_storage[194]~feeder (
// Equation(s):
// \register|reg_storage[194]~feeder_combout  = \wd[2]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[194]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[194]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[194]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N29
dffeas \register|reg_storage[194] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[194]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [194]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[194] .is_wysiwyg = "true";
defparam \register|reg_storage[194] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneive_lcell_comb \register|reg_storage[450]~feeder (
// Equation(s):
// \register|reg_storage[450]~feeder_combout  = \wd[2]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[450]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[450]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[450]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N27
dffeas \register|reg_storage[450] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[450]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [450]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[450] .is_wysiwyg = "true";
defparam \register|reg_storage[450] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N17
dffeas \register|reg_storage[130] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [130]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[130] .is_wysiwyg = "true";
defparam \register|reg_storage[130] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N3
dffeas \register|reg_storage[386] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [386]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[386] .is_wysiwyg = "true";
defparam \register|reg_storage[386] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneive_lcell_comb \register|Mux61~10 (
// Equation(s):
// \register|Mux61~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [386]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [130]))))

	.dataa(\register|reg_storage [130]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [386]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~10 .lut_mask = 16'hFC22;
defparam \register|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneive_lcell_comb \register|Mux61~11 (
// Equation(s):
// \register|Mux61~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux61~10_combout  & ((\register|reg_storage [450]))) # (!\register|Mux61~10_combout  & (\register|reg_storage [194])))) # (!\rr2[1]~reg0_q  & (((\register|Mux61~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [194]),
	.datac(\register|reg_storage [450]),
	.datad(\register|Mux61~10_combout ),
	.cin(gnd),
	.combout(\register|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~11 .lut_mask = 16'hF588;
defparam \register|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N26
cycloneive_lcell_comb \register|reg_storage[354]~feeder (
// Equation(s):
// \register|reg_storage[354]~feeder_combout  = \wd[2]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[354]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[354]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[354]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N27
dffeas \register|reg_storage[354] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[354]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [354]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[354] .is_wysiwyg = "true";
defparam \register|reg_storage[354] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N1
dffeas \register|reg_storage[290] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [290]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[290] .is_wysiwyg = "true";
defparam \register|reg_storage[290] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N15
dffeas \register|reg_storage[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [34]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[34] .is_wysiwyg = "true";
defparam \register|reg_storage[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N17
dffeas \register|reg_storage[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [98]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[98] .is_wysiwyg = "true";
defparam \register|reg_storage[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N16
cycloneive_lcell_comb \register|Mux61~12 (
// Equation(s):
// \register|Mux61~12_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [98]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [34] & ((!\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [34]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [98]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~12 .lut_mask = 16'hCCE2;
defparam \register|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N0
cycloneive_lcell_comb \register|Mux61~13 (
// Equation(s):
// \register|Mux61~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux61~12_combout  & (\register|reg_storage [354])) # (!\register|Mux61~12_combout  & ((\register|reg_storage [290]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux61~12_combout ))))

	.dataa(\register|reg_storage [354]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [290]),
	.datad(\register|Mux61~12_combout ),
	.cin(gnd),
	.combout(\register|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~13 .lut_mask = 16'hBBC0;
defparam \register|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y23_N15
dffeas \register|reg_storage[322] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [322]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[322] .is_wysiwyg = "true";
defparam \register|reg_storage[322] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N13
dffeas \register|reg_storage[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [66]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[66] .is_wysiwyg = "true";
defparam \register|reg_storage[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
cycloneive_lcell_comb \register|reg_storage[258]~feeder (
// Equation(s):
// \register|reg_storage[258]~feeder_combout  = \wd[2]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[258]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[258]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[258]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N11
dffeas \register|reg_storage[258] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[258]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [258]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[258] .is_wysiwyg = "true";
defparam \register|reg_storage[258] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N13
dffeas \register|reg_storage[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[2] .is_wysiwyg = "true";
defparam \register|reg_storage[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N2
cycloneive_lcell_comb \register|Mux61~14 (
// Equation(s):
// \register|Mux61~14_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [258])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [2])))))

	.dataa(\register|reg_storage [258]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|reg_storage [2]),
	.cin(gnd),
	.combout(\register|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~14 .lut_mask = 16'hE3E0;
defparam \register|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
cycloneive_lcell_comb \register|Mux61~15 (
// Equation(s):
// \register|Mux61~15_combout  = (\rr2[1]~reg0_q  & ((\register|Mux61~14_combout  & (\register|reg_storage [322])) # (!\register|Mux61~14_combout  & ((\register|reg_storage [66]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux61~14_combout ))))

	.dataa(\register|reg_storage [322]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [66]),
	.datad(\register|Mux61~14_combout ),
	.cin(gnd),
	.combout(\register|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~15 .lut_mask = 16'hBBC0;
defparam \register|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneive_lcell_comb \register|Mux61~16 (
// Equation(s):
// \register|Mux61~16_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|Mux61~13_combout )) # (!\rr2[0]~reg0_q  & ((\register|Mux61~15_combout )))))

	.dataa(\register|Mux61~13_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\rr2[0]~reg0_q ),
	.datad(\register|Mux61~15_combout ),
	.cin(gnd),
	.combout(\register|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~16 .lut_mask = 16'hE3E0;
defparam \register|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneive_lcell_comb \register|Mux61~19 (
// Equation(s):
// \register|Mux61~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux61~16_combout  & (\register|Mux61~18_combout )) # (!\register|Mux61~16_combout  & ((\register|Mux61~11_combout ))))) # (!\rr2[2]~reg0_q  & (((\register|Mux61~16_combout ))))

	.dataa(\register|Mux61~18_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux61~11_combout ),
	.datad(\register|Mux61~16_combout ),
	.cin(gnd),
	.combout(\register|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~19 .lut_mask = 16'hBBC0;
defparam \register|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \register|reg_storage[994] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [994]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[994] .is_wysiwyg = "true";
defparam \register|reg_storage[994] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \register|reg_storage[968] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [968]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[968] .is_wysiwyg = "true";
defparam \register|reg_storage[968] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \register|reg_storage[834]~feeder (
// Equation(s):
// \register|reg_storage[834]~feeder_combout  = \wd[2]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[834]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[834]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[834]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \register|reg_storage[834] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[834]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [834]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[834] .is_wysiwyg = "true";
defparam \register|reg_storage[834] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneive_lcell_comb \register|Mux61~7 (
// Equation(s):
// \register|Mux61~7_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [866]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [834]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [834]),
	.datac(\register|reg_storage [866]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~7 .lut_mask = 16'hFA44;
defparam \register|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneive_lcell_comb \register|Mux61~8 (
// Equation(s):
// \register|Mux61~8_combout  = (\rr2[2]~reg0_q  & ((\register|Mux61~7_combout  & (\register|reg_storage [994])) # (!\register|Mux61~7_combout  & ((\register|reg_storage [968]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux61~7_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [994]),
	.datac(\register|reg_storage [968]),
	.datad(\register|Mux61~7_combout ),
	.cin(gnd),
	.combout(\register|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~8 .lut_mask = 16'hDDA0;
defparam \register|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \register|reg_storage[706] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [706]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[706] .is_wysiwyg = "true";
defparam \register|reg_storage[706] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \register|reg_storage[738] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [738]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[738] .is_wysiwyg = "true";
defparam \register|reg_storage[738] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N7
dffeas \register|reg_storage[610] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [610]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[610] .is_wysiwyg = "true";
defparam \register|reg_storage[610] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N15
dffeas \register|reg_storage[578] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [578]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[578] .is_wysiwyg = "true";
defparam \register|reg_storage[578] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneive_lcell_comb \register|Mux61~0 (
// Equation(s):
// \register|Mux61~0_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [610])))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|reg_storage [578]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [610]),
	.datad(\register|reg_storage [578]),
	.cin(gnd),
	.combout(\register|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~0 .lut_mask = 16'hB9A8;
defparam \register|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \register|Mux61~1 (
// Equation(s):
// \register|Mux61~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux61~0_combout  & ((\register|reg_storage [738]))) # (!\register|Mux61~0_combout  & (\register|reg_storage [706])))) # (!\rr2[2]~reg0_q  & (((\register|Mux61~0_combout ))))

	.dataa(\register|reg_storage [706]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [738]),
	.datad(\register|Mux61~0_combout ),
	.cin(gnd),
	.combout(\register|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~1 .lut_mask = 16'hF388;
defparam \register|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneive_lcell_comb \register|reg_storage[674]~feeder (
// Equation(s):
// \register|reg_storage[674]~feeder_combout  = \wd[2]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[674]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[674]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[674]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \register|reg_storage[674] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[674]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [674]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[674] .is_wysiwyg = "true";
defparam \register|reg_storage[674] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N1
dffeas \register|reg_storage[546] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [546]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[546] .is_wysiwyg = "true";
defparam \register|reg_storage[546] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
cycloneive_lcell_comb \register|reg_storage[642]~feeder (
// Equation(s):
// \register|reg_storage[642]~feeder_combout  = \wd[2]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[642]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[642]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[642]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N1
dffeas \register|reg_storage[642] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[642]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [642]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[642] .is_wysiwyg = "true";
defparam \register|reg_storage[642] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N25
dffeas \register|reg_storage[514] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [514]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[514] .is_wysiwyg = "true";
defparam \register|reg_storage[514] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
cycloneive_lcell_comb \register|Mux61~4 (
// Equation(s):
// \register|Mux61~4_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [642])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [514])))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [642]),
	.datac(\register|reg_storage [514]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~4 .lut_mask = 16'hEE50;
defparam \register|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneive_lcell_comb \register|Mux61~5 (
// Equation(s):
// \register|Mux61~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux61~4_combout  & (\register|reg_storage [674])) # (!\register|Mux61~4_combout  & ((\register|reg_storage [546]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux61~4_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [674]),
	.datac(\register|reg_storage [546]),
	.datad(\register|Mux61~4_combout ),
	.cin(gnd),
	.combout(\register|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~5 .lut_mask = 16'hDDA0;
defparam \register|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N15
dffeas \register|reg_storage[770] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [770]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[770] .is_wysiwyg = "true";
defparam \register|reg_storage[770] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \register|reg_storage[898] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [898]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[898] .is_wysiwyg = "true";
defparam \register|reg_storage[898] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneive_lcell_comb \register|Mux61~2 (
// Equation(s):
// \register|Mux61~2_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [898]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [770] & ((!\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [770]),
	.datac(\register|reg_storage [898]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~2 .lut_mask = 16'hAAE4;
defparam \register|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N29
dffeas \register|reg_storage[802] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [802]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[802] .is_wysiwyg = "true";
defparam \register|reg_storage[802] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N15
dffeas \register|reg_storage[930] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [930]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[930] .is_wysiwyg = "true";
defparam \register|reg_storage[930] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneive_lcell_comb \register|Mux61~3 (
// Equation(s):
// \register|Mux61~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux61~2_combout  & ((\register|reg_storage [930]))) # (!\register|Mux61~2_combout  & (\register|reg_storage [802])))) # (!\rr2[0]~reg0_q  & (\register|Mux61~2_combout ))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux61~2_combout ),
	.datac(\register|reg_storage [802]),
	.datad(\register|reg_storage [930]),
	.cin(gnd),
	.combout(\register|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~3 .lut_mask = 16'hEC64;
defparam \register|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneive_lcell_comb \register|Mux61~6 (
// Equation(s):
// \register|Mux61~6_combout  = (\rr2[3]~reg0_q  & (((\register|Mux61~3_combout ) # (\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (\register|Mux61~5_combout  & ((!\rr2[1]~reg0_q ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux61~5_combout ),
	.datac(\register|Mux61~3_combout ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~6 .lut_mask = 16'hAAE4;
defparam \register|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneive_lcell_comb \register|Mux61~9 (
// Equation(s):
// \register|Mux61~9_combout  = (\rr2[1]~reg0_q  & ((\register|Mux61~6_combout  & (\register|Mux61~8_combout )) # (!\register|Mux61~6_combout  & ((\register|Mux61~1_combout ))))) # (!\rr2[1]~reg0_q  & (((\register|Mux61~6_combout ))))

	.dataa(\register|Mux61~8_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux61~1_combout ),
	.datad(\register|Mux61~6_combout ),
	.cin(gnd),
	.combout(\register|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~9 .lut_mask = 16'hBBC0;
defparam \register|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneive_lcell_comb \register|Mux61~20 (
// Equation(s):
// \register|Mux61~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux61~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux61~19_combout ))

	.dataa(\rr2[4]~reg0_q ),
	.datab(\register|Mux61~19_combout ),
	.datac(gnd),
	.datad(\register|Mux61~9_combout ),
	.cin(gnd),
	.combout(\register|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux61~20 .lut_mask = 16'hEE44;
defparam \register|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N11
dffeas \r2[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[2]~2_combout ),
	.asdata(\register|Mux61~20_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(!\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[2]~reg0 .is_wysiwyg = "true";
defparam \r2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N29
dffeas \r1[2]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector125~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[2]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[2]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[2]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N31
dffeas \r1[0]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector127~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[0]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[0]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[0]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N0
cycloneive_lcell_comb \my_alu|Add0~0 (
// Equation(s):
// \my_alu|Add0~0_combout  = (\r2[0]~reg0_q  & (\r1[0]~reg0_Duplicate_2_q  $ (VCC))) # (!\r2[0]~reg0_q  & (\r1[0]~reg0_Duplicate_2_q  & VCC))
// \my_alu|Add0~1  = CARRY((\r2[0]~reg0_q  & \r1[0]~reg0_Duplicate_2_q ))

	.dataa(\r2[0]~reg0_q ),
	.datab(\r1[0]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_alu|Add0~0_combout ),
	.cout(\my_alu|Add0~1 ));
// synopsys translate_off
defparam \my_alu|Add0~0 .lut_mask = 16'h6688;
defparam \my_alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N2
cycloneive_lcell_comb \my_alu|Add0~2 (
// Equation(s):
// \my_alu|Add0~2_combout  = (\r2[1]~reg0_q  & ((\r1[1]~reg0_Duplicate_2_q  & (\my_alu|Add0~1  & VCC)) # (!\r1[1]~reg0_Duplicate_2_q  & (!\my_alu|Add0~1 )))) # (!\r2[1]~reg0_q  & ((\r1[1]~reg0_Duplicate_2_q  & (!\my_alu|Add0~1 )) # 
// (!\r1[1]~reg0_Duplicate_2_q  & ((\my_alu|Add0~1 ) # (GND)))))
// \my_alu|Add0~3  = CARRY((\r2[1]~reg0_q  & (!\r1[1]~reg0_Duplicate_2_q  & !\my_alu|Add0~1 )) # (!\r2[1]~reg0_q  & ((!\my_alu|Add0~1 ) # (!\r1[1]~reg0_Duplicate_2_q ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[1]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~1 ),
	.combout(\my_alu|Add0~2_combout ),
	.cout(\my_alu|Add0~3 ));
// synopsys translate_off
defparam \my_alu|Add0~2 .lut_mask = 16'h9617;
defparam \my_alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N4
cycloneive_lcell_comb \my_alu|Add0~4 (
// Equation(s):
// \my_alu|Add0~4_combout  = ((\r2[2]~reg0_q  $ (\r1[2]~reg0_Duplicate_2_q  $ (!\my_alu|Add0~3 )))) # (GND)
// \my_alu|Add0~5  = CARRY((\r2[2]~reg0_q  & ((\r1[2]~reg0_Duplicate_2_q ) # (!\my_alu|Add0~3 ))) # (!\r2[2]~reg0_q  & (\r1[2]~reg0_Duplicate_2_q  & !\my_alu|Add0~3 )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r1[2]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~3 ),
	.combout(\my_alu|Add0~4_combout ),
	.cout(\my_alu|Add0~5 ));
// synopsys translate_off
defparam \my_alu|Add0~4 .lut_mask = 16'h698E;
defparam \my_alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N6
cycloneive_lcell_comb \my_alu|Add0~6 (
// Equation(s):
// \my_alu|Add0~6_combout  = (\r2[3]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q  & (\my_alu|Add0~5  & VCC)) # (!\r1[3]~reg0_Duplicate_2_q  & (!\my_alu|Add0~5 )))) # (!\r2[3]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q  & (!\my_alu|Add0~5 )) # 
// (!\r1[3]~reg0_Duplicate_2_q  & ((\my_alu|Add0~5 ) # (GND)))))
// \my_alu|Add0~7  = CARRY((\r2[3]~reg0_q  & (!\r1[3]~reg0_Duplicate_2_q  & !\my_alu|Add0~5 )) # (!\r2[3]~reg0_q  & ((!\my_alu|Add0~5 ) # (!\r1[3]~reg0_Duplicate_2_q ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r1[3]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~5 ),
	.combout(\my_alu|Add0~6_combout ),
	.cout(\my_alu|Add0~7 ));
// synopsys translate_off
defparam \my_alu|Add0~6 .lut_mask = 16'h9617;
defparam \my_alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N0
cycloneive_lcell_comb \my_alu|Add1~0 (
// Equation(s):
// \my_alu|Add1~0_combout  = (\r1[0]~reg0_Duplicate_2_q  & ((GND) # (!\r2[0]~reg0_q ))) # (!\r1[0]~reg0_Duplicate_2_q  & (\r2[0]~reg0_q  $ (GND)))
// \my_alu|Add1~1  = CARRY((\r1[0]~reg0_Duplicate_2_q ) # (!\r2[0]~reg0_q ))

	.dataa(\r1[0]~reg0_Duplicate_2_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_alu|Add1~0_combout ),
	.cout(\my_alu|Add1~1 ));
// synopsys translate_off
defparam \my_alu|Add1~0 .lut_mask = 16'h66BB;
defparam \my_alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N2
cycloneive_lcell_comb \my_alu|Add1~2 (
// Equation(s):
// \my_alu|Add1~2_combout  = (\r1[1]~reg0_Duplicate_2_q  & ((\r2[1]~reg0_q  & (!\my_alu|Add1~1 )) # (!\r2[1]~reg0_q  & (\my_alu|Add1~1  & VCC)))) # (!\r1[1]~reg0_Duplicate_2_q  & ((\r2[1]~reg0_q  & ((\my_alu|Add1~1 ) # (GND))) # (!\r2[1]~reg0_q  & 
// (!\my_alu|Add1~1 ))))
// \my_alu|Add1~3  = CARRY((\r1[1]~reg0_Duplicate_2_q  & (\r2[1]~reg0_q  & !\my_alu|Add1~1 )) # (!\r1[1]~reg0_Duplicate_2_q  & ((\r2[1]~reg0_q ) # (!\my_alu|Add1~1 ))))

	.dataa(\r1[1]~reg0_Duplicate_2_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~1 ),
	.combout(\my_alu|Add1~2_combout ),
	.cout(\my_alu|Add1~3 ));
// synopsys translate_off
defparam \my_alu|Add1~2 .lut_mask = 16'h694D;
defparam \my_alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N4
cycloneive_lcell_comb \my_alu|Add1~4 (
// Equation(s):
// \my_alu|Add1~4_combout  = ((\r2[2]~reg0_q  $ (\r1[2]~reg0_Duplicate_2_q  $ (\my_alu|Add1~3 )))) # (GND)
// \my_alu|Add1~5  = CARRY((\r2[2]~reg0_q  & (\r1[2]~reg0_Duplicate_2_q  & !\my_alu|Add1~3 )) # (!\r2[2]~reg0_q  & ((\r1[2]~reg0_Duplicate_2_q ) # (!\my_alu|Add1~3 ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r1[2]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~3 ),
	.combout(\my_alu|Add1~4_combout ),
	.cout(\my_alu|Add1~5 ));
// synopsys translate_off
defparam \my_alu|Add1~4 .lut_mask = 16'h964D;
defparam \my_alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N6
cycloneive_lcell_comb \my_alu|Add1~6 (
// Equation(s):
// \my_alu|Add1~6_combout  = (\r2[3]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q  & (!\my_alu|Add1~5 )) # (!\r1[3]~reg0_Duplicate_2_q  & ((\my_alu|Add1~5 ) # (GND))))) # (!\r2[3]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q  & (\my_alu|Add1~5  & VCC)) # 
// (!\r1[3]~reg0_Duplicate_2_q  & (!\my_alu|Add1~5 ))))
// \my_alu|Add1~7  = CARRY((\r2[3]~reg0_q  & ((!\my_alu|Add1~5 ) # (!\r1[3]~reg0_Duplicate_2_q ))) # (!\r2[3]~reg0_q  & (!\r1[3]~reg0_Duplicate_2_q  & !\my_alu|Add1~5 )))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r1[3]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~5 ),
	.combout(\my_alu|Add1~6_combout ),
	.cout(\my_alu|Add1~7 ));
// synopsys translate_off
defparam \my_alu|Add1~6 .lut_mask = 16'h692B;
defparam \my_alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneive_lcell_comb \my_alu|Selector30~11 (
// Equation(s):
// \my_alu|Selector30~11_combout  = (\alu_control[0]~reg0_q  & (\my_alu|Add0~6_combout  & ((\alu_control[1]~reg0_q )))) # (!\alu_control[0]~reg0_q  & (((\my_alu|Add1~6_combout ) # (!\alu_control[1]~reg0_q ))))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\my_alu|Add0~6_combout ),
	.datac(\my_alu|Add1~6_combout ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~11 .lut_mask = 16'hD855;
defparam \my_alu|Selector30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneive_lcell_comb \my_alu|Selector30~12 (
// Equation(s):
// \my_alu|Selector30~12_combout  = (\my_alu|Selector30~11_combout  & ((\r1[3]~reg0_Duplicate_2_q ) # ((\r2[3]~reg0_q ) # (\alu_control[1]~reg0_q )))) # (!\my_alu|Selector30~11_combout  & (\r1[3]~reg0_Duplicate_2_q  & (\r2[3]~reg0_q  & 
// !\alu_control[1]~reg0_q )))

	.dataa(\my_alu|Selector30~11_combout ),
	.datab(\r1[3]~reg0_Duplicate_2_q ),
	.datac(\r2[3]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~12 .lut_mask = 16'hAAE8;
defparam \my_alu|Selector30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneive_lcell_comb \iparse|i5[4]~10 (
// Equation(s):
// \iparse|i5[4]~10_combout  = (instruction[5] & (!instruction[24])) # (!instruction[5] & ((!instruction[11])))

	.dataa(instruction[5]),
	.datab(instruction[24]),
	.datac(instruction[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iparse|i5[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[4]~10 .lut_mask = 16'h2727;
defparam \iparse|i5[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \iparse|i5[4]~11 (
// Equation(s):
// \iparse|i5[4]~11_combout  = (instruction[4] & ((\Equal3~0_combout  & ((\iparse|i5[4]~10_combout ))) # (!\Equal3~0_combout  & (!instruction[24])))) # (!instruction[4] & (!instruction[24]))

	.dataa(instruction[4]),
	.datab(instruction[24]),
	.datac(\iparse|i5[4]~10_combout ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\iparse|i5[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \iparse|i5[4]~11 .lut_mask = 16'hB133;
defparam \iparse|i5[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneive_lcell_comb \iparse|i5[4] (
// Equation(s):
// \iparse|i5 [4] = (GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & ((\iparse|i5[4]~11_combout ))) # (!GLOBAL(\iparse|i5[4]~12clkctrl_outclk ) & (\iparse|i5 [4]))

	.dataa(\iparse|i5 [4]),
	.datab(gnd),
	.datac(\iparse|i5[4]~11_combout ),
	.datad(\iparse|i5[4]~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i5 [4]),
	.cout());
// synopsys translate_off
defparam \iparse|i5[4] .lut_mask = 16'hF0AA;
defparam \iparse|i5[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneive_lcell_comb \iparse|i12[4] (
// Equation(s):
// \iparse|i12 [4] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (!instruction[24])) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((\iparse|i12 [4])))

	.dataa(gnd),
	.datab(instruction[24]),
	.datac(\iparse|i12 [4]),
	.datad(\iparse|i12[11]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i12 [4]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[4] .lut_mask = 16'h33F0;
defparam \iparse|i12[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneive_lcell_comb \r2[4]~4 (
// Equation(s):
// \r2[4]~4_combout  = (\r2~12_combout  & (\iparse|i5 [4])) # (!\r2~12_combout  & ((\iparse|i12 [4])))

	.dataa(\r2~12_combout ),
	.datab(\iparse|i5 [4]),
	.datac(gnd),
	.datad(\iparse|i12 [4]),
	.cin(gnd),
	.combout(\r2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \r2[4]~4 .lut_mask = 16'hDD88;
defparam \r2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \register|reg_storage[996] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [996]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[996] .is_wysiwyg = "true";
defparam \register|reg_storage[996] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneive_lcell_comb \register|reg_storage[836]~feeder (
// Equation(s):
// \register|reg_storage[836]~feeder_combout  = \wd[4]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[836]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[836]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[836]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N5
dffeas \register|reg_storage[836] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[836]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [836]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[836] .is_wysiwyg = "true";
defparam \register|reg_storage[836] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N9
dffeas \register|reg_storage[868] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [868]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[868] .is_wysiwyg = "true";
defparam \register|reg_storage[868] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneive_lcell_comb \register|Mux59~7 (
// Equation(s):
// \register|Mux59~7_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [868]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [836]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [836]),
	.datac(\register|reg_storage [868]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~7 .lut_mask = 16'hFA44;
defparam \register|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneive_lcell_comb \register|Mux59~8 (
// Equation(s):
// \register|Mux59~8_combout  = (\register|Mux59~7_combout  & ((\register|reg_storage [996]) # ((!\rr2[2]~reg0_q )))) # (!\register|Mux59~7_combout  & (((\register|reg_storage [970] & \rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [996]),
	.datab(\register|Mux59~7_combout ),
	.datac(\register|reg_storage [970]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~8 .lut_mask = 16'hB8CC;
defparam \register|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N27
dffeas \register|reg_storage[932] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [932]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[932] .is_wysiwyg = "true";
defparam \register|reg_storage[932] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \register|reg_storage[772] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [772]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[772] .is_wysiwyg = "true";
defparam \register|reg_storage[772] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N15
dffeas \register|reg_storage[900] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [900]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[900] .is_wysiwyg = "true";
defparam \register|reg_storage[900] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N14
cycloneive_lcell_comb \register|Mux59~2 (
// Equation(s):
// \register|Mux59~2_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [900]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [772] & ((!\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [772]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [900]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~2 .lut_mask = 16'hCCE2;
defparam \register|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N29
dffeas \register|reg_storage[804] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [804]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[804] .is_wysiwyg = "true";
defparam \register|reg_storage[804] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N28
cycloneive_lcell_comb \register|Mux59~3 (
// Equation(s):
// \register|Mux59~3_combout  = (\register|Mux59~2_combout  & ((\register|reg_storage [932]) # ((!\rr2[0]~reg0_q )))) # (!\register|Mux59~2_combout  & (((\register|reg_storage [804] & \rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [932]),
	.datab(\register|Mux59~2_combout ),
	.datac(\register|reg_storage [804]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~3 .lut_mask = 16'hB8CC;
defparam \register|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneive_lcell_comb \register|reg_storage[548]~feeder (
// Equation(s):
// \register|reg_storage[548]~feeder_combout  = \wd[4]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[548]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[548]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[548]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N19
dffeas \register|reg_storage[548] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[548]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [548]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[548] .is_wysiwyg = "true";
defparam \register|reg_storage[548] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N23
dffeas \register|reg_storage[676] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [676]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[676] .is_wysiwyg = "true";
defparam \register|reg_storage[676] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N7
dffeas \register|reg_storage[516] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [516]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[516] .is_wysiwyg = "true";
defparam \register|reg_storage[516] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \register|reg_storage[644]~feeder (
// Equation(s):
// \register|reg_storage[644]~feeder_combout  = \wd[4]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[4]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[644]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[644]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[644]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N13
dffeas \register|reg_storage[644] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[644]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [644]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[644] .is_wysiwyg = "true";
defparam \register|reg_storage[644] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneive_lcell_comb \register|Mux59~4 (
// Equation(s):
// \register|Mux59~4_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [644]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [516] & ((!\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [516]),
	.datab(\register|reg_storage [644]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~4 .lut_mask = 16'hF0CA;
defparam \register|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneive_lcell_comb \register|Mux59~5 (
// Equation(s):
// \register|Mux59~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux59~4_combout  & ((\register|reg_storage [676]))) # (!\register|Mux59~4_combout  & (\register|reg_storage [548])))) # (!\rr2[0]~reg0_q  & (((\register|Mux59~4_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [548]),
	.datac(\register|reg_storage [676]),
	.datad(\register|Mux59~4_combout ),
	.cin(gnd),
	.combout(\register|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~5 .lut_mask = 16'hF588;
defparam \register|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \register|Mux59~6 (
// Equation(s):
// \register|Mux59~6_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|Mux59~3_combout )) # (!\rr2[3]~reg0_q  & ((\register|Mux59~5_combout )))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|Mux59~3_combout ),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux59~5_combout ),
	.cin(gnd),
	.combout(\register|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~6 .lut_mask = 16'hE5E0;
defparam \register|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneive_lcell_comb \register|reg_storage[708]~feeder (
// Equation(s):
// \register|reg_storage[708]~feeder_combout  = \wd[4]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[4]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[708]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[708]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[708]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N17
dffeas \register|reg_storage[708] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[708]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [708]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[708] .is_wysiwyg = "true";
defparam \register|reg_storage[708] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N23
dffeas \register|reg_storage[740] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [740]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[740] .is_wysiwyg = "true";
defparam \register|reg_storage[740] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N31
dffeas \register|reg_storage[612] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [612]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[612] .is_wysiwyg = "true";
defparam \register|reg_storage[612] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneive_lcell_comb \register|reg_storage[580]~feeder (
// Equation(s):
// \register|reg_storage[580]~feeder_combout  = \wd[4]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[4]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[580]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[580]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[580]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N31
dffeas \register|reg_storage[580] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[580]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [580]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[580] .is_wysiwyg = "true";
defparam \register|reg_storage[580] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneive_lcell_comb \register|Mux59~0 (
// Equation(s):
// \register|Mux59~0_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [612])))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|reg_storage [580]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [612]),
	.datad(\register|reg_storage [580]),
	.cin(gnd),
	.combout(\register|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~0 .lut_mask = 16'hB9A8;
defparam \register|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \register|Mux59~1 (
// Equation(s):
// \register|Mux59~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux59~0_combout  & ((\register|reg_storage [740]))) # (!\register|Mux59~0_combout  & (\register|reg_storage [708])))) # (!\rr2[2]~reg0_q  & (((\register|Mux59~0_combout ))))

	.dataa(\register|reg_storage [708]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [740]),
	.datad(\register|Mux59~0_combout ),
	.cin(gnd),
	.combout(\register|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~1 .lut_mask = 16'hF388;
defparam \register|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneive_lcell_comb \register|Mux59~9 (
// Equation(s):
// \register|Mux59~9_combout  = (\rr2[1]~reg0_q  & ((\register|Mux59~6_combout  & (\register|Mux59~8_combout )) # (!\register|Mux59~6_combout  & ((\register|Mux59~1_combout ))))) # (!\rr2[1]~reg0_q  & (((\register|Mux59~6_combout ))))

	.dataa(\register|Mux59~8_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux59~6_combout ),
	.datad(\register|Mux59~1_combout ),
	.cin(gnd),
	.combout(\register|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~9 .lut_mask = 16'hBCB0;
defparam \register|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N9
dffeas \register|reg_storage[196] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [196]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[196] .is_wysiwyg = "true";
defparam \register|reg_storage[196] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N7
dffeas \register|reg_storage[452] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [452]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[452] .is_wysiwyg = "true";
defparam \register|reg_storage[452] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N23
dffeas \register|reg_storage[132] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [132]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[132] .is_wysiwyg = "true";
defparam \register|reg_storage[132] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N9
dffeas \register|reg_storage[388] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [388]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[388] .is_wysiwyg = "true";
defparam \register|reg_storage[388] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N8
cycloneive_lcell_comb \register|Mux59~10 (
// Equation(s):
// \register|Mux59~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [388]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [132]))))

	.dataa(\register|reg_storage [132]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [388]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~10 .lut_mask = 16'hFC22;
defparam \register|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N6
cycloneive_lcell_comb \register|Mux59~11 (
// Equation(s):
// \register|Mux59~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux59~10_combout  & ((\register|reg_storage [452]))) # (!\register|Mux59~10_combout  & (\register|reg_storage [196])))) # (!\rr2[1]~reg0_q  & (((\register|Mux59~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [196]),
	.datac(\register|reg_storage [452]),
	.datad(\register|Mux59~10_combout ),
	.cin(gnd),
	.combout(\register|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~11 .lut_mask = 16'hF588;
defparam \register|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N1
dffeas \register|reg_storage[484] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [484]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[484] .is_wysiwyg = "true";
defparam \register|reg_storage[484] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y22_N15
dffeas \register|reg_storage[420] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [420]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[420] .is_wysiwyg = "true";
defparam \register|reg_storage[420] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N23
dffeas \register|reg_storage[164] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [164]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[164] .is_wysiwyg = "true";
defparam \register|reg_storage[164] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \register|reg_storage[228] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [228]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[228] .is_wysiwyg = "true";
defparam \register|reg_storage[228] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneive_lcell_comb \register|Mux59~17 (
// Equation(s):
// \register|Mux59~17_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [228]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [164] & ((!\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [164]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [228]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~17 .lut_mask = 16'hCCE2;
defparam \register|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N14
cycloneive_lcell_comb \register|Mux59~18 (
// Equation(s):
// \register|Mux59~18_combout  = (\rr2[3]~reg0_q  & ((\register|Mux59~17_combout  & (\register|reg_storage [484])) # (!\register|Mux59~17_combout  & ((\register|reg_storage [420]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux59~17_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [484]),
	.datac(\register|reg_storage [420]),
	.datad(\register|Mux59~17_combout ),
	.cin(gnd),
	.combout(\register|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~18 .lut_mask = 16'hDDA0;
defparam \register|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N7
dffeas \register|reg_storage[356] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [356]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[356] .is_wysiwyg = "true";
defparam \register|reg_storage[356] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N27
dffeas \register|reg_storage[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [36]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[36] .is_wysiwyg = "true";
defparam \register|reg_storage[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N25
dffeas \register|reg_storage[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [100]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[100] .is_wysiwyg = "true";
defparam \register|reg_storage[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N24
cycloneive_lcell_comb \register|Mux59~12 (
// Equation(s):
// \register|Mux59~12_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [100]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [36] & ((!\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [36]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [100]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~12 .lut_mask = 16'hCCE2;
defparam \register|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N9
dffeas \register|reg_storage[292] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [292]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[292] .is_wysiwyg = "true";
defparam \register|reg_storage[292] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N8
cycloneive_lcell_comb \register|Mux59~13 (
// Equation(s):
// \register|Mux59~13_combout  = (\register|Mux59~12_combout  & ((\register|reg_storage [356]) # ((!\rr2[3]~reg0_q )))) # (!\register|Mux59~12_combout  & (((\register|reg_storage [292] & \rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [356]),
	.datab(\register|Mux59~12_combout ),
	.datac(\register|reg_storage [292]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~13 .lut_mask = 16'hB8CC;
defparam \register|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y23_N19
dffeas \register|reg_storage[324] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [324]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[324] .is_wysiwyg = "true";
defparam \register|reg_storage[324] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y23_N13
dffeas \register|reg_storage[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [68]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[68] .is_wysiwyg = "true";
defparam \register|reg_storage[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N25
dffeas \register|reg_storage[260] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [260]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[260] .is_wysiwyg = "true";
defparam \register|reg_storage[260] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y23_N13
dffeas \register|reg_storage[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[4] .is_wysiwyg = "true";
defparam \register|reg_storage[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneive_lcell_comb \register|Mux59~14 (
// Equation(s):
// \register|Mux59~14_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [260]) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((!\rr2[1]~reg0_q  & \register|reg_storage [4]))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [260]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|reg_storage [4]),
	.cin(gnd),
	.combout(\register|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~14 .lut_mask = 16'hADA8;
defparam \register|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
cycloneive_lcell_comb \register|Mux59~15 (
// Equation(s):
// \register|Mux59~15_combout  = (\rr2[1]~reg0_q  & ((\register|Mux59~14_combout  & (\register|reg_storage [324])) # (!\register|Mux59~14_combout  & ((\register|reg_storage [68]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux59~14_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [324]),
	.datac(\register|reg_storage [68]),
	.datad(\register|Mux59~14_combout ),
	.cin(gnd),
	.combout(\register|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~15 .lut_mask = 16'hDDA0;
defparam \register|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneive_lcell_comb \register|Mux59~16 (
// Equation(s):
// \register|Mux59~16_combout  = (\rr2[2]~reg0_q  & (\rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|Mux59~13_combout )) # (!\rr2[0]~reg0_q  & ((\register|Mux59~15_combout )))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux59~13_combout ),
	.datad(\register|Mux59~15_combout ),
	.cin(gnd),
	.combout(\register|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~16 .lut_mask = 16'hD9C8;
defparam \register|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneive_lcell_comb \register|Mux59~19 (
// Equation(s):
// \register|Mux59~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux59~16_combout  & ((\register|Mux59~18_combout ))) # (!\register|Mux59~16_combout  & (\register|Mux59~11_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux59~16_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux59~11_combout ),
	.datac(\register|Mux59~18_combout ),
	.datad(\register|Mux59~16_combout ),
	.cin(gnd),
	.combout(\register|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~19 .lut_mask = 16'hF588;
defparam \register|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneive_lcell_comb \register|Mux59~20 (
// Equation(s):
// \register|Mux59~20_combout  = (\rr2[4]~reg0_q  & (\register|Mux59~9_combout )) # (!\rr2[4]~reg0_q  & ((\register|Mux59~19_combout )))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux59~9_combout ),
	.datad(\register|Mux59~19_combout ),
	.cin(gnd),
	.combout(\register|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux59~20 .lut_mask = 16'hF5A0;
defparam \register|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N29
dffeas \r2[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[4]~4_combout ),
	.asdata(\register|Mux59~20_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(!\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[4]~reg0 .is_wysiwyg = "true";
defparam \r2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N10
cycloneive_lcell_comb \my_alu|Selector30~7 (
// Equation(s):
// \my_alu|Selector30~7_combout  = (!\r2[4]~reg0_q  & (\alu_control[3]~reg0_q  $ (\alu_control[2]~reg0_q )))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\alu_control[2]~reg0_q ),
	.datac(gnd),
	.datad(\r2[4]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~7 .lut_mask = 16'h0066;
defparam \my_alu|Selector30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
cycloneive_lcell_comb \my_alu|Selector30~8 (
// Equation(s):
// \my_alu|Selector30~8_combout  = ((\alu_control[0]~reg0_q  & ((!\alu_control[1]~reg0_q ) # (!\alu_control[2]~reg0_q ))) # (!\alu_control[0]~reg0_q  & ((\alu_control[2]~reg0_q ) # (\alu_control[1]~reg0_q )))) # (!\my_alu|Selector30~7_combout )

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[2]~reg0_q ),
	.datac(\my_alu|Selector30~7_combout ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~8 .lut_mask = 16'h7FEF;
defparam \my_alu|Selector30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N20
cycloneive_lcell_comb \my_alu|Selector26~0 (
// Equation(s):
// \my_alu|Selector26~0_combout  = (!\my_alu|Selector30~8_combout  & ((\r2[2]~reg0_q ) # (\r2[3]~reg0_q )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|Selector30~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~0 .lut_mask = 16'h00EE;
defparam \my_alu|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneive_lcell_comb \register|Mux2~0 (
// Equation(s):
// \register|Mux2~0_combout  = (\rr1[4]~reg0_q  & ((\rr1[2]~reg0_q ) # (\rr1[3]~reg0_q )))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(gnd),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~0 .lut_mask = 16'hAA88;
defparam \register|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N15
dffeas \register|reg_storage[702] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [702]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[702] .is_wysiwyg = "true";
defparam \register|reg_storage[702] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N1
dffeas \register|reg_storage[670] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [670]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[670] .is_wysiwyg = "true";
defparam \register|reg_storage[670] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cycloneive_lcell_comb \register|Mux33~0 (
// Equation(s):
// \register|Mux33~0_combout  = (\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [702])))) # (!\rr2[0]~reg0_q  & (!\rr2[1]~reg0_q  & ((\register|reg_storage [670]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [702]),
	.datad(\register|reg_storage [670]),
	.cin(gnd),
	.combout(\register|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~0 .lut_mask = 16'hB9A8;
defparam \register|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneive_lcell_comb \register|reg_storage[734]~feeder (
// Equation(s):
// \register|reg_storage[734]~feeder_combout  = \wd[30]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[30]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[734]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[734]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[734]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N5
dffeas \register|reg_storage[734] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[734]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [734]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[734] .is_wysiwyg = "true";
defparam \register|reg_storage[734] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \register|Mux33~1 (
// Equation(s):
// \register|Mux33~1_combout  = (\register|Mux33~0_combout  & (((\register|reg_storage [766]) # (!\rr2[1]~reg0_q )))) # (!\register|Mux33~0_combout  & (\register|reg_storage [734] & ((\rr2[1]~reg0_q ))))

	.dataa(\register|Mux33~0_combout ),
	.datab(\register|reg_storage [734]),
	.datac(\register|reg_storage [766]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~1 .lut_mask = 16'hE4AA;
defparam \register|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneive_lcell_comb \register|Mux36~0 (
// Equation(s):
// \register|Mux36~0_combout  = (\rr2[4]~reg0_q  & ((\rr2[3]~reg0_q ) # (\rr2[2]~reg0_q )))

	.dataa(gnd),
	.datab(\rr2[3]~reg0_q ),
	.datac(\rr2[4]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~0 .lut_mask = 16'hF0C0;
defparam \register|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N23
dffeas \register|reg_storage[958] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [958]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[958] .is_wysiwyg = "true";
defparam \register|reg_storage[958] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneive_lcell_comb \register|Mux36~2 (
// Equation(s):
// \register|Mux36~2_combout  = (\rr2[1]~reg0_q ) # (!\rr2[2]~reg0_q )

	.dataa(gnd),
	.datab(\rr2[1]~reg0_q ),
	.datac(gnd),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~2 .lut_mask = 16'hCCFF;
defparam \register|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneive_lcell_comb \register|reg_storage[926]~feeder (
// Equation(s):
// \register|reg_storage[926]~feeder_combout  = \wd[30]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[30]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[926]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[926]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[926]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N15
dffeas \register|reg_storage[926] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[926]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [926]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[926] .is_wysiwyg = "true";
defparam \register|reg_storage[926] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N25
dffeas \register|reg_storage[1022] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1022]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1022] .is_wysiwyg = "true";
defparam \register|reg_storage[1022] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneive_lcell_comb \register|Mux36~3 (
// Equation(s):
// \register|Mux36~3_combout  = ((\rr2[1]~reg0_q  & \rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q )

	.dataa(gnd),
	.datab(\rr2[2]~reg0_q ),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~3 .lut_mask = 16'hF333;
defparam \register|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneive_lcell_comb \register|Mux36~4 (
// Equation(s):
// \register|Mux36~4_combout  = (\rr2[2]~reg0_q  & ((\rr2[1]~reg0_q ) # (\rr2[0]~reg0_q )))

	.dataa(gnd),
	.datab(\rr2[2]~reg0_q ),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~4 .lut_mask = 16'hCCC0;
defparam \register|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N27
dffeas \register|reg_storage[830] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [830]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[830] .is_wysiwyg = "true";
defparam \register|reg_storage[830] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N13
dffeas \register|reg_storage[798] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [798]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[798] .is_wysiwyg = "true";
defparam \register|reg_storage[798] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneive_lcell_comb \register|Mux33~15 (
// Equation(s):
// \register|Mux33~15_combout  = (\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [830])))) # (!\rr2[0]~reg0_q  & (!\rr2[1]~reg0_q  & ((\register|reg_storage [798]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [830]),
	.datad(\register|reg_storage [798]),
	.cin(gnd),
	.combout(\register|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~15 .lut_mask = 16'hB9A8;
defparam \register|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N31
dffeas \register|reg_storage[894] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [894]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[894] .is_wysiwyg = "true";
defparam \register|reg_storage[894] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N25
dffeas \register|reg_storage[862] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [862]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[862] .is_wysiwyg = "true";
defparam \register|reg_storage[862] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneive_lcell_comb \register|Mux33~16 (
// Equation(s):
// \register|Mux33~16_combout  = (\register|Mux33~15_combout  & ((\register|reg_storage [894]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux33~15_combout  & (((\register|reg_storage [862] & \rr2[1]~reg0_q ))))

	.dataa(\register|Mux33~15_combout ),
	.datab(\register|reg_storage [894]),
	.datac(\register|reg_storage [862]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~16 .lut_mask = 16'hD8AA;
defparam \register|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneive_lcell_comb \register|Mux33~17 (
// Equation(s):
// \register|Mux33~17_combout  = (\register|Mux36~3_combout  & ((\register|Mux36~4_combout  & (\register|reg_storage [1022])) # (!\register|Mux36~4_combout  & ((\register|Mux33~16_combout ))))) # (!\register|Mux36~3_combout  & (((!\register|Mux36~4_combout 
// ))))

	.dataa(\register|reg_storage [1022]),
	.datab(\register|Mux36~3_combout ),
	.datac(\register|Mux36~4_combout ),
	.datad(\register|Mux33~16_combout ),
	.cin(gnd),
	.combout(\register|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~17 .lut_mask = 16'h8F83;
defparam \register|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneive_lcell_comb \register|Mux33~18 (
// Equation(s):
// \register|Mux33~18_combout  = (\register|Mux36~2_combout  & (((\register|Mux33~17_combout )))) # (!\register|Mux36~2_combout  & ((\register|Mux33~17_combout  & ((\register|reg_storage [926]))) # (!\register|Mux33~17_combout  & (\register|reg_storage 
// [958]))))

	.dataa(\register|reg_storage [958]),
	.datab(\register|Mux36~2_combout ),
	.datac(\register|reg_storage [926]),
	.datad(\register|Mux33~17_combout ),
	.cin(gnd),
	.combout(\register|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~18 .lut_mask = 16'hFC22;
defparam \register|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
cycloneive_lcell_comb \register|Mux36~1 (
// Equation(s):
// \register|Mux36~1_combout  = (\rr2[3]~reg0_q ) # (!\rr2[4]~reg0_q )

	.dataa(gnd),
	.datab(\rr2[4]~reg0_q ),
	.datac(gnd),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~1 .lut_mask = 16'hFF33;
defparam \register|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \register|reg_storage[638] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [638]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[638] .is_wysiwyg = "true";
defparam \register|reg_storage[638] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N21
dffeas \register|reg_storage[542] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [542]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[542] .is_wysiwyg = "true";
defparam \register|reg_storage[542] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \register|reg_storage[606] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [606]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[606] .is_wysiwyg = "true";
defparam \register|reg_storage[606] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \register|Mux33~12 (
// Equation(s):
// \register|Mux33~12_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [606]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [542]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [542]),
	.datac(\register|reg_storage [606]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~12 .lut_mask = 16'hFA44;
defparam \register|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \register|reg_storage[574] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [574]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[574] .is_wysiwyg = "true";
defparam \register|reg_storage[574] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
cycloneive_lcell_comb \register|Mux33~13 (
// Equation(s):
// \register|Mux33~13_combout  = (\rr2[0]~reg0_q  & ((\register|Mux33~12_combout  & (\register|reg_storage [638])) # (!\register|Mux33~12_combout  & ((\register|reg_storage [574]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux33~12_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [638]),
	.datac(\register|Mux33~12_combout ),
	.datad(\register|reg_storage [574]),
	.cin(gnd),
	.combout(\register|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~13 .lut_mask = 16'hDAD0;
defparam \register|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
cycloneive_lcell_comb \register|reg_storage[190]~feeder (
// Equation(s):
// \register|reg_storage[190]~feeder_combout  = \wd[30]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[30]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[190]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[190]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[190]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N1
dffeas \register|reg_storage[190] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[190]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [190]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[190] .is_wysiwyg = "true";
defparam \register|reg_storage[190] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N7
dffeas \register|reg_storage[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [62]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[62] .is_wysiwyg = "true";
defparam \register|reg_storage[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N9
dffeas \register|reg_storage[318] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [318]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[318] .is_wysiwyg = "true";
defparam \register|reg_storage[318] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
cycloneive_lcell_comb \register|Mux33~4 (
// Equation(s):
// \register|Mux33~4_combout  = (\rr2[2]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [318]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [62]))))

	.dataa(\register|reg_storage [62]),
	.datab(\register|reg_storage [318]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~4 .lut_mask = 16'hFC0A;
defparam \register|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N21
dffeas \register|reg_storage[446] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [446]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[446] .is_wysiwyg = "true";
defparam \register|reg_storage[446] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneive_lcell_comb \register|Mux33~5 (
// Equation(s):
// \register|Mux33~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux33~4_combout  & ((\register|reg_storage [446]))) # (!\register|Mux33~4_combout  & (\register|reg_storage [190])))) # (!\rr2[2]~reg0_q  & (((\register|Mux33~4_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [190]),
	.datac(\register|Mux33~4_combout ),
	.datad(\register|reg_storage [446]),
	.cin(gnd),
	.combout(\register|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~5 .lut_mask = 16'hF858;
defparam \register|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N17
dffeas \register|reg_storage[414] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [414]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[414] .is_wysiwyg = "true";
defparam \register|reg_storage[414] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneive_lcell_comb \register|reg_storage[158]~feeder (
// Equation(s):
// \register|reg_storage[158]~feeder_combout  = \wd[30]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[30]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[158]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[158]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[158]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N25
dffeas \register|reg_storage[158] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[158]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [158]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[158] .is_wysiwyg = "true";
defparam \register|reg_storage[158] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N27
dffeas \register|reg_storage[286] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [286]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[286] .is_wysiwyg = "true";
defparam \register|reg_storage[286] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N1
dffeas \register|reg_storage[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[30] .is_wysiwyg = "true";
defparam \register|reg_storage[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
cycloneive_lcell_comb \register|Mux33~6 (
// Equation(s):
// \register|Mux33~6_combout  = (\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [286])))) # (!\rr2[3]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|reg_storage [30]))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [286]),
	.datad(\register|reg_storage [30]),
	.cin(gnd),
	.combout(\register|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~6 .lut_mask = 16'hB9A8;
defparam \register|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
cycloneive_lcell_comb \register|Mux33~7 (
// Equation(s):
// \register|Mux33~7_combout  = (\register|Mux33~6_combout  & ((\register|reg_storage [414]) # ((!\rr2[2]~reg0_q )))) # (!\register|Mux33~6_combout  & (((\register|reg_storage [158] & \rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [414]),
	.datab(\register|reg_storage [158]),
	.datac(\register|Mux33~6_combout ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~7 .lut_mask = 16'hACF0;
defparam \register|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
cycloneive_lcell_comb \register|Mux33~8 (
// Equation(s):
// \register|Mux33~8_combout  = (\rr2[0]~reg0_q  & ((\register|Mux33~5_combout ) # ((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|Mux33~7_combout  & !\rr2[1]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux33~5_combout ),
	.datac(\register|Mux33~7_combout ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~8 .lut_mask = 16'hAAD8;
defparam \register|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N12
cycloneive_lcell_comb \register|reg_storage[350]~feeder (
// Equation(s):
// \register|reg_storage[350]~feeder_combout  = \wd[30]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[30]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[350]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[350]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[350]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N13
dffeas \register|reg_storage[350] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[350]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [350]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[350] .is_wysiwyg = "true";
defparam \register|reg_storage[350] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N23
dffeas \register|reg_storage[478] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [478]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[478] .is_wysiwyg = "true";
defparam \register|reg_storage[478] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N17
dffeas \register|reg_storage[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [94]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[94] .is_wysiwyg = "true";
defparam \register|reg_storage[94] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N15
dffeas \register|reg_storage[222] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [222]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[222] .is_wysiwyg = "true";
defparam \register|reg_storage[222] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneive_lcell_comb \register|Mux33~2 (
// Equation(s):
// \register|Mux33~2_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [222]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [94]))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [94]),
	.datac(\register|reg_storage [222]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~2 .lut_mask = 16'hFA44;
defparam \register|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N14
cycloneive_lcell_comb \register|Mux33~3 (
// Equation(s):
// \register|Mux33~3_combout  = (\rr2[3]~reg0_q  & ((\register|Mux33~2_combout  & ((\register|reg_storage [478]))) # (!\register|Mux33~2_combout  & (\register|reg_storage [350])))) # (!\rr2[3]~reg0_q  & (((\register|Mux33~2_combout ))))

	.dataa(\register|reg_storage [350]),
	.datab(\register|reg_storage [478]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux33~2_combout ),
	.cin(gnd),
	.combout(\register|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~3 .lut_mask = 16'hCFA0;
defparam \register|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N30
cycloneive_lcell_comb \register|reg_storage[382]~feeder (
// Equation(s):
// \register|reg_storage[382]~feeder_combout  = \wd[30]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[30]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[382]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[382]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[382]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N31
dffeas \register|reg_storage[382] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[382]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [382]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[382] .is_wysiwyg = "true";
defparam \register|reg_storage[382] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N25
dffeas \register|reg_storage[510] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [510]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[510] .is_wysiwyg = "true";
defparam \register|reg_storage[510] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N3
dffeas \register|reg_storage[126] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [126]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[126] .is_wysiwyg = "true";
defparam \register|reg_storage[126] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N17
dffeas \register|reg_storage[254] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [254]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[254] .is_wysiwyg = "true";
defparam \register|reg_storage[254] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N16
cycloneive_lcell_comb \register|Mux33~9 (
// Equation(s):
// \register|Mux33~9_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [254]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [126]))))

	.dataa(\register|reg_storage [126]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [254]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~9 .lut_mask = 16'hFC22;
defparam \register|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N20
cycloneive_lcell_comb \register|Mux33~10 (
// Equation(s):
// \register|Mux33~10_combout  = (\register|Mux33~9_combout  & (((\register|reg_storage [510]) # (!\rr2[3]~reg0_q )))) # (!\register|Mux33~9_combout  & (\register|reg_storage [382] & ((\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [382]),
	.datab(\register|reg_storage [510]),
	.datac(\register|Mux33~9_combout ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~10 .lut_mask = 16'hCAF0;
defparam \register|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
cycloneive_lcell_comb \register|Mux33~11 (
// Equation(s):
// \register|Mux33~11_combout  = (\register|Mux33~8_combout  & (((\register|Mux33~10_combout )) # (!\rr2[1]~reg0_q ))) # (!\register|Mux33~8_combout  & (\rr2[1]~reg0_q  & (\register|Mux33~3_combout )))

	.dataa(\register|Mux33~8_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux33~3_combout ),
	.datad(\register|Mux33~10_combout ),
	.cin(gnd),
	.combout(\register|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~11 .lut_mask = 16'hEA62;
defparam \register|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
cycloneive_lcell_comb \register|Mux33~14 (
// Equation(s):
// \register|Mux33~14_combout  = (\register|Mux36~1_combout  & ((\register|Mux36~0_combout ) # ((\register|Mux33~11_combout )))) # (!\register|Mux36~1_combout  & (!\register|Mux36~0_combout  & (\register|Mux33~13_combout )))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux36~0_combout ),
	.datac(\register|Mux33~13_combout ),
	.datad(\register|Mux33~11_combout ),
	.cin(gnd),
	.combout(\register|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~14 .lut_mask = 16'hBA98;
defparam \register|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneive_lcell_comb \register|Mux33~19 (
// Equation(s):
// \register|Mux33~19_combout  = (\register|Mux36~0_combout  & ((\register|Mux33~14_combout  & ((\register|Mux33~18_combout ))) # (!\register|Mux33~14_combout  & (\register|Mux33~1_combout )))) # (!\register|Mux36~0_combout  & (((\register|Mux33~14_combout 
// ))))

	.dataa(\register|Mux33~1_combout ),
	.datab(\register|Mux36~0_combout ),
	.datac(\register|Mux33~18_combout ),
	.datad(\register|Mux33~14_combout ),
	.cin(gnd),
	.combout(\register|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux33~19 .lut_mask = 16'hF388;
defparam \register|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\Equal2~0_combout  & (\WideNor0~0_combout  & (\r2[30]~reg0_q ))) # (!\Equal2~0_combout  & ((\register|Mux33~19_combout ) # ((\WideNor0~0_combout  & \r2[30]~reg0_q ))))

	.dataa(\Equal2~0_combout ),
	.datab(\WideNor0~0_combout ),
	.datac(\r2[30]~reg0_q ),
	.datad(\register|Mux33~19_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hD5C0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N15
dffeas \r2[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[30]~reg0 .is_wysiwyg = "true";
defparam \r2[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
cycloneive_lcell_comb \register|Mux2~1 (
// Equation(s):
// \register|Mux2~1_combout  = (\rr1[3]~reg0_q ) # (!\rr1[4]~reg0_q )

	.dataa(\rr1[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~1 .lut_mask = 16'hFF55;
defparam \register|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \my_alu|Selector12~0 (
// Equation(s):
// \my_alu|Selector12~0_combout  = (!\alu_control[1]~reg0_q  & !\alu_control[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~0 .lut_mask = 16'h000F;
defparam \my_alu|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneive_lcell_comb \register|reg_storage[913]~feeder (
// Equation(s):
// \register|reg_storage[913]~feeder_combout  = \wd[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[17]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[913]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[913]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[913]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N9
dffeas \register|reg_storage[913] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[913]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [913]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[913] .is_wysiwyg = "true";
defparam \register|reg_storage[913] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneive_lcell_comb \register|reg_storage[945]~feeder (
// Equation(s):
// \register|reg_storage[945]~feeder_combout  = \wd[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[17]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[945]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[945]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[945]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N23
dffeas \register|reg_storage[945] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[945]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [945]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[945] .is_wysiwyg = "true";
defparam \register|reg_storage[945] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N23
dffeas \register|reg_storage[785] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [785]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[785] .is_wysiwyg = "true";
defparam \register|reg_storage[785] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N31
dffeas \register|reg_storage[817] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [817]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[817] .is_wysiwyg = "true";
defparam \register|reg_storage[817] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cycloneive_lcell_comb \register|Mux14~0 (
// Equation(s):
// \register|Mux14~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [817]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [785]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [785]),
	.datac(\register|reg_storage [817]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~0 .lut_mask = 16'hFA44;
defparam \register|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \register|Mux14~1 (
// Equation(s):
// \register|Mux14~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux14~0_combout  & ((\register|reg_storage [945]))) # (!\register|Mux14~0_combout  & (\register|reg_storage [913])))) # (!\rr1[2]~reg0_q  & (((\register|Mux14~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [913]),
	.datac(\register|reg_storage [945]),
	.datad(\register|Mux14~0_combout ),
	.cin(gnd),
	.combout(\register|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~1 .lut_mask = 16'hF588;
defparam \register|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N23
dffeas \register|reg_storage[753] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [753]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[753] .is_wysiwyg = "true";
defparam \register|reg_storage[753] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N7
dffeas \register|reg_storage[625] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [625]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[625] .is_wysiwyg = "true";
defparam \register|reg_storage[625] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \register|reg_storage[593] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [593]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[593] .is_wysiwyg = "true";
defparam \register|reg_storage[593] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N31
dffeas \register|reg_storage[721] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [721]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[721] .is_wysiwyg = "true";
defparam \register|reg_storage[721] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneive_lcell_comb \register|Mux14~2 (
// Equation(s):
// \register|Mux14~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [721]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [593]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [593]),
	.datac(\register|reg_storage [721]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~2 .lut_mask = 16'hFA44;
defparam \register|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneive_lcell_comb \register|Mux14~3 (
// Equation(s):
// \register|Mux14~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux14~2_combout  & (\register|reg_storage [753])) # (!\register|Mux14~2_combout  & ((\register|reg_storage [625]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux14~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [753]),
	.datac(\register|reg_storage [625]),
	.datad(\register|Mux14~2_combout ),
	.cin(gnd),
	.combout(\register|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~3 .lut_mask = 16'hDDA0;
defparam \register|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N1
dffeas \register|reg_storage[689] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [689]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[689] .is_wysiwyg = "true";
defparam \register|reg_storage[689] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N27
dffeas \register|reg_storage[529] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [529]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[529] .is_wysiwyg = "true";
defparam \register|reg_storage[529] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N19
dffeas \register|reg_storage[561] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [561]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[561] .is_wysiwyg = "true";
defparam \register|reg_storage[561] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \register|Mux14~4 (
// Equation(s):
// \register|Mux14~4_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [561]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [529] & ((!\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [529]),
	.datac(\register|reg_storage [561]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~4 .lut_mask = 16'hAAE4;
defparam \register|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N25
dffeas \register|reg_storage[657] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [657]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[657] .is_wysiwyg = "true";
defparam \register|reg_storage[657] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneive_lcell_comb \register|Mux14~5 (
// Equation(s):
// \register|Mux14~5_combout  = (\register|Mux14~4_combout  & ((\register|reg_storage [689]) # ((!\rr1[2]~reg0_q )))) # (!\register|Mux14~4_combout  & (((\register|reg_storage [657] & \rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [689]),
	.datab(\register|Mux14~4_combout ),
	.datac(\register|reg_storage [657]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~5 .lut_mask = 16'hB8CC;
defparam \register|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N4
cycloneive_lcell_comb \register|Mux14~6 (
// Equation(s):
// \register|Mux14~6_combout  = (\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q ) # ((\register|Mux14~3_combout )))) # (!\rr1[1]~reg0_q  & (!\rr1[3]~reg0_q  & ((\register|Mux14~5_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux14~3_combout ),
	.datad(\register|Mux14~5_combout ),
	.cin(gnd),
	.combout(\register|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~6 .lut_mask = 16'hB9A8;
defparam \register|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \register|reg_storage[1009]~feeder (
// Equation(s):
// \register|reg_storage[1009]~feeder_combout  = \wd[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[17]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[1009]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[1009]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[1009]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \register|reg_storage[1009] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[1009]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1009]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1009] .is_wysiwyg = "true";
defparam \register|reg_storage[1009] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \register|reg_storage[881] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [881]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[881] .is_wysiwyg = "true";
defparam \register|reg_storage[881] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneive_lcell_comb \register|reg_storage[849]~feeder (
// Equation(s):
// \register|reg_storage[849]~feeder_combout  = \wd[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[17]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[849]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[849]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[849]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N17
dffeas \register|reg_storage[849] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[849]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [849]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[849] .is_wysiwyg = "true";
defparam \register|reg_storage[849] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \register|reg_storage[983] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [983]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[983] .is_wysiwyg = "true";
defparam \register|reg_storage[983] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneive_lcell_comb \register|Mux14~7 (
// Equation(s):
// \register|Mux14~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [983]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [849]))))

	.dataa(\register|reg_storage [849]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [983]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~7 .lut_mask = 16'hFC22;
defparam \register|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneive_lcell_comb \register|Mux14~8 (
// Equation(s):
// \register|Mux14~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux14~7_combout  & (\register|reg_storage [1009])) # (!\register|Mux14~7_combout  & ((\register|reg_storage [881]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux14~7_combout ))))

	.dataa(\register|reg_storage [1009]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [881]),
	.datad(\register|Mux14~7_combout ),
	.cin(gnd),
	.combout(\register|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~8 .lut_mask = 16'hBBC0;
defparam \register|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N22
cycloneive_lcell_comb \register|Mux14~9 (
// Equation(s):
// \register|Mux14~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux14~6_combout  & ((\register|Mux14~8_combout ))) # (!\register|Mux14~6_combout  & (\register|Mux14~1_combout )))) # (!\rr1[3]~reg0_q  & (((\register|Mux14~6_combout ))))

	.dataa(\register|Mux14~1_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux14~6_combout ),
	.datad(\register|Mux14~8_combout ),
	.cin(gnd),
	.combout(\register|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~9 .lut_mask = 16'hF838;
defparam \register|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N23
dffeas \register|reg_storage[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [49]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[49] .is_wysiwyg = "true";
defparam \register|reg_storage[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N16
cycloneive_lcell_comb \register|Mux14~10 (
// Equation(s):
// \register|Mux14~10_combout  = (\rr1[3]~reg0_q  & (((\register|reg_storage [305]) # (\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [49] & ((!\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [49]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [305]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~10 .lut_mask = 16'hCCE2;
defparam \register|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N3
dffeas \register|reg_storage[369] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [369]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[369] .is_wysiwyg = "true";
defparam \register|reg_storage[369] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N21
dffeas \register|reg_storage[113] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [113]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[113] .is_wysiwyg = "true";
defparam \register|reg_storage[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N2
cycloneive_lcell_comb \register|Mux14~11 (
// Equation(s):
// \register|Mux14~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux14~10_combout  & (\register|reg_storage [369])) # (!\register|Mux14~10_combout  & ((\register|reg_storage [113]))))) # (!\rr1[1]~reg0_q  & (\register|Mux14~10_combout ))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux14~10_combout ),
	.datac(\register|reg_storage [369]),
	.datad(\register|reg_storage [113]),
	.cin(gnd),
	.combout(\register|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~11 .lut_mask = 16'hE6C4;
defparam \register|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N6
cycloneive_lcell_comb \register|reg_storage[241]~feeder (
// Equation(s):
// \register|reg_storage[241]~feeder_combout  = \wd[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[17]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[241]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[241]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[241]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N7
dffeas \register|reg_storage[241] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[241]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [241]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[241] .is_wysiwyg = "true";
defparam \register|reg_storage[241] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N2
cycloneive_lcell_comb \register|reg_storage[433]~feeder (
// Equation(s):
// \register|reg_storage[433]~feeder_combout  = \wd[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[17]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[433]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[433]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[433]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N3
dffeas \register|reg_storage[433] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[433]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [433]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[433] .is_wysiwyg = "true";
defparam \register|reg_storage[433] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N3
dffeas \register|reg_storage[177] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [177]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[177] .is_wysiwyg = "true";
defparam \register|reg_storage[177] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N28
cycloneive_lcell_comb \register|Mux14~17 (
// Equation(s):
// \register|Mux14~17_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [433]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [177] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [433]),
	.datab(\register|reg_storage [177]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~17 .lut_mask = 16'hF0AC;
defparam \register|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \register|reg_storage[497]~feeder (
// Equation(s):
// \register|reg_storage[497]~feeder_combout  = \wd[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[17]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[497]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[497]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[497]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \register|reg_storage[497] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[497]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [497]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[497] .is_wysiwyg = "true";
defparam \register|reg_storage[497] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N0
cycloneive_lcell_comb \register|Mux14~18 (
// Equation(s):
// \register|Mux14~18_combout  = (\register|Mux14~17_combout  & (((\register|reg_storage [497]) # (!\rr1[1]~reg0_q )))) # (!\register|Mux14~17_combout  & (\register|reg_storage [241] & ((\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [241]),
	.datab(\register|Mux14~17_combout ),
	.datac(\register|reg_storage [497]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~18 .lut_mask = 16'hE2CC;
defparam \register|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneive_lcell_comb \register|reg_storage[465]~feeder (
// Equation(s):
// \register|reg_storage[465]~feeder_combout  = \wd[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[17]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[465]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[465]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[465]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N11
dffeas \register|reg_storage[465] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[465]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [465]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[465] .is_wysiwyg = "true";
defparam \register|reg_storage[465] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N13
dffeas \register|reg_storage[401] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [401]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[401] .is_wysiwyg = "true";
defparam \register|reg_storage[401] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneive_lcell_comb \register|reg_storage[145]~feeder (
// Equation(s):
// \register|reg_storage[145]~feeder_combout  = \wd[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[17]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[145]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[145]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[145]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \register|reg_storage[145] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[145]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [145]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[145] .is_wysiwyg = "true";
defparam \register|reg_storage[145] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N7
dffeas \register|reg_storage[209] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [209]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[209] .is_wysiwyg = "true";
defparam \register|reg_storage[209] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneive_lcell_comb \register|Mux14~12 (
// Equation(s):
// \register|Mux14~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [209]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [145]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [145]),
	.datac(\register|reg_storage [209]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~12 .lut_mask = 16'hFA44;
defparam \register|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneive_lcell_comb \register|Mux14~13 (
// Equation(s):
// \register|Mux14~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux14~12_combout  & (\register|reg_storage [465])) # (!\register|Mux14~12_combout  & ((\register|reg_storage [401]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux14~12_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [465]),
	.datac(\register|reg_storage [401]),
	.datad(\register|Mux14~12_combout ),
	.cin(gnd),
	.combout(\register|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~13 .lut_mask = 16'hDDA0;
defparam \register|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N15
dffeas \register|reg_storage[337] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [337]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[337] .is_wysiwyg = "true";
defparam \register|reg_storage[337] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N9
dffeas \register|reg_storage[273] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [273]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[273] .is_wysiwyg = "true";
defparam \register|reg_storage[273] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N9
dffeas \register|reg_storage[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[17] .is_wysiwyg = "true";
defparam \register|reg_storage[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N19
dffeas \register|reg_storage[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [81]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[81] .is_wysiwyg = "true";
defparam \register|reg_storage[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
cycloneive_lcell_comb \register|Mux14~14 (
// Equation(s):
// \register|Mux14~14_combout  = (\rr1[1]~reg0_q  & (((\register|reg_storage [81]) # (\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [17] & ((!\rr1[3]~reg0_q ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [17]),
	.datac(\register|reg_storage [81]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~14 .lut_mask = 16'hAAE4;
defparam \register|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
cycloneive_lcell_comb \register|Mux14~15 (
// Equation(s):
// \register|Mux14~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux14~14_combout  & (\register|reg_storage [337])) # (!\register|Mux14~14_combout  & ((\register|reg_storage [273]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux14~14_combout ))))

	.dataa(\register|reg_storage [337]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [273]),
	.datad(\register|Mux14~14_combout ),
	.cin(gnd),
	.combout(\register|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~15 .lut_mask = 16'hBBC0;
defparam \register|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N12
cycloneive_lcell_comb \register|Mux14~16 (
// Equation(s):
// \register|Mux14~16_combout  = (\rr1[2]~reg0_q  & ((\register|Mux14~13_combout ) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|Mux14~15_combout  & !\rr1[0]~reg0_q ))))

	.dataa(\register|Mux14~13_combout ),
	.datab(\register|Mux14~15_combout ),
	.datac(\rr1[2]~reg0_q ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~16 .lut_mask = 16'hF0AC;
defparam \register|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N18
cycloneive_lcell_comb \register|Mux14~19 (
// Equation(s):
// \register|Mux14~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux14~16_combout  & ((\register|Mux14~18_combout ))) # (!\register|Mux14~16_combout  & (\register|Mux14~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux14~16_combout ))))

	.dataa(\register|Mux14~11_combout ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux14~18_combout ),
	.datad(\register|Mux14~16_combout ),
	.cin(gnd),
	.combout(\register|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~19 .lut_mask = 16'hF388;
defparam \register|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N20
cycloneive_lcell_comb \Selector110~0 (
// Equation(s):
// \Selector110~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux14~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux14~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux14~9_combout ),
	.datad(\register|Mux14~19_combout ),
	.cin(gnd),
	.combout(\Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector110~0 .lut_mask = 16'hA280;
defparam \Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N14
cycloneive_lcell_comb \r1[17]~reg0_Duplicate_2feeder (
// Equation(s):
// \r1[17]~reg0_Duplicate_2feeder_combout  = \Selector110~0_combout 

	.dataa(\Selector110~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r1[17]~reg0_Duplicate_2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r1[17]~reg0_Duplicate_2feeder .lut_mask = 16'hAAAA;
defparam \r1[17]~reg0_Duplicate_2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N15
dffeas \r1[17]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r1[17]~reg0_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[17]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[17]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[17]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N21
dffeas \register|reg_storage[464] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [464]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[464] .is_wysiwyg = "true";
defparam \register|reg_storage[464] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N23
dffeas \register|reg_storage[400] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [400]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[400] .is_wysiwyg = "true";
defparam \register|reg_storage[400] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N3
dffeas \register|reg_storage[144] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [144]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[144] .is_wysiwyg = "true";
defparam \register|reg_storage[144] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneive_lcell_comb \register|Mux47~10 (
// Equation(s):
// \register|Mux47~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [400])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [144])))))

	.dataa(\register|reg_storage [400]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [144]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~10 .lut_mask = 16'hEE30;
defparam \register|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneive_lcell_comb \register|Mux47~11 (
// Equation(s):
// \register|Mux47~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux47~10_combout  & (\register|reg_storage [464])) # (!\register|Mux47~10_combout  & ((\register|reg_storage [208]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux47~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [464]),
	.datac(\register|reg_storage [208]),
	.datad(\register|Mux47~10_combout ),
	.cin(gnd),
	.combout(\register|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~11 .lut_mask = 16'hDDA0;
defparam \register|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N26
cycloneive_lcell_comb \register|reg_storage[496]~feeder (
// Equation(s):
// \register|reg_storage[496]~feeder_combout  = \wd[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[16]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[496]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[496]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[496]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N27
dffeas \register|reg_storage[496] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[496]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [496]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[496] .is_wysiwyg = "true";
defparam \register|reg_storage[496] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N28
cycloneive_lcell_comb \register|reg_storage[432]~feeder (
// Equation(s):
// \register|reg_storage[432]~feeder_combout  = \wd[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[16]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[432]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[432]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[432]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N29
dffeas \register|reg_storage[432] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[432]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [432]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[432] .is_wysiwyg = "true";
defparam \register|reg_storage[432] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneive_lcell_comb \register|reg_storage[176]~feeder (
// Equation(s):
// \register|reg_storage[176]~feeder_combout  = \wd[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[16]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[176]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[176]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[176]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N7
dffeas \register|reg_storage[176] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[176]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [176]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[176] .is_wysiwyg = "true";
defparam \register|reg_storage[176] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneive_lcell_comb \register|reg_storage[240]~feeder (
// Equation(s):
// \register|reg_storage[240]~feeder_combout  = \wd[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[16]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[240]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[240]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[240]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \register|reg_storage[240] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[240]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [240]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[240] .is_wysiwyg = "true";
defparam \register|reg_storage[240] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneive_lcell_comb \register|Mux47~17 (
// Equation(s):
// \register|Mux47~17_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [240]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [176] & ((!\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [176]),
	.datab(\register|reg_storage [240]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~17 .lut_mask = 16'hF0CA;
defparam \register|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N14
cycloneive_lcell_comb \register|Mux47~18 (
// Equation(s):
// \register|Mux47~18_combout  = (\register|Mux47~17_combout  & ((\register|reg_storage [496]) # ((!\rr2[3]~reg0_q )))) # (!\register|Mux47~17_combout  & (((\register|reg_storage [432] & \rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [496]),
	.datab(\register|reg_storage [432]),
	.datac(\register|Mux47~17_combout ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~18 .lut_mask = 16'hACF0;
defparam \register|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N27
dffeas \register|reg_storage[368] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [368]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[368] .is_wysiwyg = "true";
defparam \register|reg_storage[368] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N1
dffeas \register|reg_storage[304] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [304]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[304] .is_wysiwyg = "true";
defparam \register|reg_storage[304] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N5
dffeas \register|reg_storage[112] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [112]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[112] .is_wysiwyg = "true";
defparam \register|reg_storage[112] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N31
dffeas \register|reg_storage[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [48]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[48] .is_wysiwyg = "true";
defparam \register|reg_storage[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N30
cycloneive_lcell_comb \register|Mux47~12 (
// Equation(s):
// \register|Mux47~12_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [112])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [48])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [112]),
	.datac(\register|reg_storage [48]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~12 .lut_mask = 16'hEE50;
defparam \register|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N0
cycloneive_lcell_comb \register|Mux47~13 (
// Equation(s):
// \register|Mux47~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux47~12_combout  & (\register|reg_storage [368])) # (!\register|Mux47~12_combout  & ((\register|reg_storage [304]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux47~12_combout ))))

	.dataa(\register|reg_storage [368]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [304]),
	.datad(\register|Mux47~12_combout ),
	.cin(gnd),
	.combout(\register|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~13 .lut_mask = 16'hBBC0;
defparam \register|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N13
dffeas \register|reg_storage[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [80]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[80] .is_wysiwyg = "true";
defparam \register|reg_storage[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N3
dffeas \register|reg_storage[336] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [336]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[336] .is_wysiwyg = "true";
defparam \register|reg_storage[336] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N11
dffeas \register|reg_storage[272] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [272]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[272] .is_wysiwyg = "true";
defparam \register|reg_storage[272] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N25
dffeas \register|reg_storage[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[16] .is_wysiwyg = "true";
defparam \register|reg_storage[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N24
cycloneive_lcell_comb \register|Mux47~14 (
// Equation(s):
// \register|Mux47~14_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [272]) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((\register|reg_storage [16] & !\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [272]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [16]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~14 .lut_mask = 16'hCCB8;
defparam \register|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N2
cycloneive_lcell_comb \register|Mux47~15 (
// Equation(s):
// \register|Mux47~15_combout  = (\rr2[1]~reg0_q  & ((\register|Mux47~14_combout  & ((\register|reg_storage [336]))) # (!\register|Mux47~14_combout  & (\register|reg_storage [80])))) # (!\rr2[1]~reg0_q  & (((\register|Mux47~14_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [80]),
	.datac(\register|reg_storage [336]),
	.datad(\register|Mux47~14_combout ),
	.cin(gnd),
	.combout(\register|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~15 .lut_mask = 16'hF588;
defparam \register|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneive_lcell_comb \register|Mux47~16 (
// Equation(s):
// \register|Mux47~16_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|Mux47~13_combout )))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|Mux47~15_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux47~13_combout ),
	.datad(\register|Mux47~15_combout ),
	.cin(gnd),
	.combout(\register|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~16 .lut_mask = 16'hB9A8;
defparam \register|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
cycloneive_lcell_comb \register|Mux47~19 (
// Equation(s):
// \register|Mux47~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux47~16_combout  & ((\register|Mux47~18_combout ))) # (!\register|Mux47~16_combout  & (\register|Mux47~11_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux47~16_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux47~11_combout ),
	.datac(\register|Mux47~18_combout ),
	.datad(\register|Mux47~16_combout ),
	.cin(gnd),
	.combout(\register|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~19 .lut_mask = 16'hF588;
defparam \register|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneive_lcell_comb \register|reg_storage[720]~feeder (
// Equation(s):
// \register|reg_storage[720]~feeder_combout  = \wd[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[16]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[720]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[720]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[720]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N21
dffeas \register|reg_storage[720] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[720]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [720]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[720] .is_wysiwyg = "true";
defparam \register|reg_storage[720] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \register|reg_storage[752] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [752]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[752] .is_wysiwyg = "true";
defparam \register|reg_storage[752] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N27
dffeas \register|reg_storage[592] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [592]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[592] .is_wysiwyg = "true";
defparam \register|reg_storage[592] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N5
dffeas \register|reg_storage[624] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [624]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[624] .is_wysiwyg = "true";
defparam \register|reg_storage[624] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \register|Mux47~0 (
// Equation(s):
// \register|Mux47~0_combout  = (\rr2[2]~reg0_q  & (\rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [624]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [592]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [592]),
	.datad(\register|reg_storage [624]),
	.cin(gnd),
	.combout(\register|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~0 .lut_mask = 16'hDC98;
defparam \register|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
cycloneive_lcell_comb \register|Mux47~1 (
// Equation(s):
// \register|Mux47~1_combout  = (\register|Mux47~0_combout  & (((\register|reg_storage [752]) # (!\rr2[2]~reg0_q )))) # (!\register|Mux47~0_combout  & (\register|reg_storage [720] & ((\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [720]),
	.datab(\register|reg_storage [752]),
	.datac(\register|Mux47~0_combout ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~1 .lut_mask = 16'hCAF0;
defparam \register|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \register|reg_storage[982] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [982]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[982] .is_wysiwyg = "true";
defparam \register|reg_storage[982] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N27
dffeas \register|reg_storage[1008] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1008]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1008] .is_wysiwyg = "true";
defparam \register|reg_storage[1008] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \register|reg_storage[880] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [880]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[880] .is_wysiwyg = "true";
defparam \register|reg_storage[880] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \register|reg_storage[848] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [848]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[848] .is_wysiwyg = "true";
defparam \register|reg_storage[848] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneive_lcell_comb \register|Mux47~7 (
// Equation(s):
// \register|Mux47~7_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|reg_storage [880])) # (!\rr2[0]~reg0_q  & ((\register|reg_storage [848])))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [880]),
	.datac(\register|reg_storage [848]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~7 .lut_mask = 16'hEE50;
defparam \register|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneive_lcell_comb \register|Mux47~8 (
// Equation(s):
// \register|Mux47~8_combout  = (\rr2[2]~reg0_q  & ((\register|Mux47~7_combout  & ((\register|reg_storage [1008]))) # (!\register|Mux47~7_combout  & (\register|reg_storage [982])))) # (!\rr2[2]~reg0_q  & (((\register|Mux47~7_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [982]),
	.datac(\register|reg_storage [1008]),
	.datad(\register|Mux47~7_combout ),
	.cin(gnd),
	.combout(\register|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~8 .lut_mask = 16'hF588;
defparam \register|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N22
cycloneive_lcell_comb \register|reg_storage[688]~feeder (
// Equation(s):
// \register|reg_storage[688]~feeder_combout  = \wd[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[16]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[688]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[688]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[688]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N23
dffeas \register|reg_storage[688] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[688]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [688]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[688] .is_wysiwyg = "true";
defparam \register|reg_storage[688] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N17
dffeas \register|reg_storage[560] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [560]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[560] .is_wysiwyg = "true";
defparam \register|reg_storage[560] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cycloneive_lcell_comb \register|reg_storage[656]~feeder (
// Equation(s):
// \register|reg_storage[656]~feeder_combout  = \wd[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[16]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[656]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[656]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[656]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N15
dffeas \register|reg_storage[656] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[656]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [656]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[656] .is_wysiwyg = "true";
defparam \register|reg_storage[656] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N4
cycloneive_lcell_comb \register|reg_storage[528]~feeder (
// Equation(s):
// \register|reg_storage[528]~feeder_combout  = \wd[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[16]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[528]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[528]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[528]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N5
dffeas \register|reg_storage[528] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[528]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [528]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[528] .is_wysiwyg = "true";
defparam \register|reg_storage[528] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N20
cycloneive_lcell_comb \register|Mux47~4 (
// Equation(s):
// \register|Mux47~4_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [656])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [528])))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [656]),
	.datac(\register|reg_storage [528]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~4 .lut_mask = 16'hEE50;
defparam \register|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N30
cycloneive_lcell_comb \register|Mux47~5 (
// Equation(s):
// \register|Mux47~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux47~4_combout  & (\register|reg_storage [688])) # (!\register|Mux47~4_combout  & ((\register|reg_storage [560]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux47~4_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [688]),
	.datac(\register|reg_storage [560]),
	.datad(\register|Mux47~4_combout ),
	.cin(gnd),
	.combout(\register|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~5 .lut_mask = 16'hDDA0;
defparam \register|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N21
dffeas \register|reg_storage[816] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [816]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[816] .is_wysiwyg = "true";
defparam \register|reg_storage[816] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N1
dffeas \register|reg_storage[944] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [944]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[944] .is_wysiwyg = "true";
defparam \register|reg_storage[944] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneive_lcell_comb \register|reg_storage[912]~feeder (
// Equation(s):
// \register|reg_storage[912]~feeder_combout  = \wd[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[16]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[912]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[912]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[912]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N27
dffeas \register|reg_storage[912] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[912]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [912]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[912] .is_wysiwyg = "true";
defparam \register|reg_storage[912] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N19
dffeas \register|reg_storage[784] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [784]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[784] .is_wysiwyg = "true";
defparam \register|reg_storage[784] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cycloneive_lcell_comb \register|Mux47~2 (
// Equation(s):
// \register|Mux47~2_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [912]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [784] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [912]),
	.datac(\register|reg_storage [784]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~2 .lut_mask = 16'hAAD8;
defparam \register|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cycloneive_lcell_comb \register|Mux47~3 (
// Equation(s):
// \register|Mux47~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux47~2_combout  & ((\register|reg_storage [944]))) # (!\register|Mux47~2_combout  & (\register|reg_storage [816])))) # (!\rr2[0]~reg0_q  & (((\register|Mux47~2_combout ))))

	.dataa(\register|reg_storage [816]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [944]),
	.datad(\register|Mux47~2_combout ),
	.cin(gnd),
	.combout(\register|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~3 .lut_mask = 16'hF388;
defparam \register|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
cycloneive_lcell_comb \register|Mux47~6 (
// Equation(s):
// \register|Mux47~6_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|Mux47~3_combout ))) # (!\rr2[3]~reg0_q  & (\register|Mux47~5_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux47~5_combout ),
	.datad(\register|Mux47~3_combout ),
	.cin(gnd),
	.combout(\register|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~6 .lut_mask = 16'hDC98;
defparam \register|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
cycloneive_lcell_comb \register|Mux47~9 (
// Equation(s):
// \register|Mux47~9_combout  = (\rr2[1]~reg0_q  & ((\register|Mux47~6_combout  & ((\register|Mux47~8_combout ))) # (!\register|Mux47~6_combout  & (\register|Mux47~1_combout )))) # (!\rr2[1]~reg0_q  & (((\register|Mux47~6_combout ))))

	.dataa(\register|Mux47~1_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux47~8_combout ),
	.datad(\register|Mux47~6_combout ),
	.cin(gnd),
	.combout(\register|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~9 .lut_mask = 16'hF388;
defparam \register|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
cycloneive_lcell_comb \register|Mux47~20 (
// Equation(s):
// \register|Mux47~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux47~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux47~19_combout ))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux47~19_combout ),
	.datad(\register|Mux47~9_combout ),
	.cin(gnd),
	.combout(\register|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux47~20 .lut_mask = 16'hFA50;
defparam \register|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\WideNor0~0_combout  & ((\r2[16]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux47~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux47~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[16]~reg0_q ),
	.datad(\register|Mux47~20_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hB3A0;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N1
dffeas \r2[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[16]~reg0 .is_wysiwyg = "true";
defparam \r2[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \my_alu|Selector16~1 (
// Equation(s):
// \my_alu|Selector16~1_combout  = \r2[16]~reg0_q  $ (\r1[16]~reg0_Duplicate_2_q )

	.dataa(\r2[16]~reg0_q ),
	.datab(\r1[16]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~1 .lut_mask = 16'h6666;
defparam \my_alu|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \my_alu|SLL_4~0 (
// Equation(s):
// \my_alu|SLL_4~0_combout  = (\r2[1]~reg0_q ) # ((\r2[0]~reg0_q ) # (\r2[2]~reg0_q ))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(gnd),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~0 .lut_mask = 16'hFFEE;
defparam \my_alu|SLL_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \my_alu|result~40 (
// Equation(s):
// \my_alu|result~40_combout  = (!\r2[3]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q  & (!\r2[4]~reg0_q  & !\my_alu|SLL_4~0_combout )))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r1[31]~reg0_Duplicate_1_q ),
	.datac(\r2[4]~reg0_q ),
	.datad(\my_alu|SLL_4~0_combout ),
	.cin(gnd),
	.combout(\my_alu|result~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~40 .lut_mask = 16'h0004;
defparam \my_alu|result~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \my_alu|Selector20~0 (
// Equation(s):
// \my_alu|Selector20~0_combout  = ((\alu_control[0]~reg0_q  & ((\alu_control[3]~reg0_q ) # (!\alu_control[1]~reg0_q ))) # (!\alu_control[0]~reg0_q  & ((\alu_control[1]~reg0_q ) # (!\alu_control[3]~reg0_q )))) # (!\my_alu|Selector30~7_combout )

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[3]~reg0_q ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Selector30~7_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~0 .lut_mask = 16'hDBFF;
defparam \my_alu|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \my_alu|Selector20~1 (
// Equation(s):
// \my_alu|Selector20~1_combout  = (\alu_control[2]~reg0_q  & (\r2[3]~reg0_q  & (!\my_alu|Selector20~0_combout ))) # (!\alu_control[2]~reg0_q  & (((\r2[3]~reg0_q  & !\my_alu|Selector20~0_combout )) # (!\alu_control[3]~reg0_q )))

	.dataa(\alu_control[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|Selector20~0_combout ),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~1 .lut_mask = 16'h0C5D;
defparam \my_alu|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cycloneive_lcell_comb \register|reg_storage[842]~feeder (
// Equation(s):
// \register|reg_storage[842]~feeder_combout  = \wd[10]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[10]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[842]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[842]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[842]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N23
dffeas \register|reg_storage[842] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[842]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [842]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[842] .is_wysiwyg = "true";
defparam \register|reg_storage[842] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \register|reg_storage[874] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [874]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[874] .is_wysiwyg = "true";
defparam \register|reg_storage[874] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \register|Mux53~17 (
// Equation(s):
// \register|Mux53~17_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [874]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [842]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [842]),
	.datac(\register|reg_storage [874]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~17 .lut_mask = 16'hFA44;
defparam \register|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \register|reg_storage[1002] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1002]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1002] .is_wysiwyg = "true";
defparam \register|reg_storage[1002] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneive_lcell_comb \register|Mux53~18 (
// Equation(s):
// \register|Mux53~18_combout  = (\register|Mux53~17_combout  & (((\register|reg_storage [1002])) # (!\rr2[2]~reg0_q ))) # (!\register|Mux53~17_combout  & (\rr2[2]~reg0_q  & (\register|reg_storage [976])))

	.dataa(\register|Mux53~17_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [976]),
	.datad(\register|reg_storage [1002]),
	.cin(gnd),
	.combout(\register|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~18 .lut_mask = 16'hEA62;
defparam \register|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneive_lcell_comb \register|reg_storage[714]~feeder (
// Equation(s):
// \register|reg_storage[714]~feeder_combout  = \wd[10]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[10]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[714]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[714]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[714]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \register|reg_storage[714] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[714]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [714]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[714] .is_wysiwyg = "true";
defparam \register|reg_storage[714] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N17
dffeas \register|reg_storage[746] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [746]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[746] .is_wysiwyg = "true";
defparam \register|reg_storage[746] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N23
dffeas \register|reg_storage[586] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [586]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[586] .is_wysiwyg = "true";
defparam \register|reg_storage[586] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N13
dffeas \register|reg_storage[618] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [618]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[618] .is_wysiwyg = "true";
defparam \register|reg_storage[618] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneive_lcell_comb \register|Mux53~10 (
// Equation(s):
// \register|Mux53~10_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [618]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [586]))))

	.dataa(\register|reg_storage [586]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [618]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~10 .lut_mask = 16'hFC22;
defparam \register|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb \register|Mux53~11 (
// Equation(s):
// \register|Mux53~11_combout  = (\rr2[2]~reg0_q  & ((\register|Mux53~10_combout  & ((\register|reg_storage [746]))) # (!\register|Mux53~10_combout  & (\register|reg_storage [714])))) # (!\rr2[2]~reg0_q  & (((\register|Mux53~10_combout ))))

	.dataa(\register|reg_storage [714]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [746]),
	.datad(\register|Mux53~10_combout ),
	.cin(gnd),
	.combout(\register|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~11 .lut_mask = 16'hF388;
defparam \register|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \register|reg_storage[938] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [938]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[938] .is_wysiwyg = "true";
defparam \register|reg_storage[938] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N31
dffeas \register|reg_storage[810] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [810]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[810] .is_wysiwyg = "true";
defparam \register|reg_storage[810] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \register|reg_storage[778] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [778]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[778] .is_wysiwyg = "true";
defparam \register|reg_storage[778] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \register|reg_storage[906] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [906]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[906] .is_wysiwyg = "true";
defparam \register|reg_storage[906] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \register|Mux53~12 (
// Equation(s):
// \register|Mux53~12_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [906]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [778] & ((!\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [778]),
	.datac(\register|reg_storage [906]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~12 .lut_mask = 16'hAAE4;
defparam \register|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \register|Mux53~13 (
// Equation(s):
// \register|Mux53~13_combout  = (\rr2[0]~reg0_q  & ((\register|Mux53~12_combout  & (\register|reg_storage [938])) # (!\register|Mux53~12_combout  & ((\register|reg_storage [810]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux53~12_combout ))))

	.dataa(\register|reg_storage [938]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [810]),
	.datad(\register|Mux53~12_combout ),
	.cin(gnd),
	.combout(\register|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~13 .lut_mask = 16'hBBC0;
defparam \register|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \register|reg_storage[682] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [682]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[682] .is_wysiwyg = "true";
defparam \register|reg_storage[682] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N5
dffeas \register|reg_storage[554] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [554]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[554] .is_wysiwyg = "true";
defparam \register|reg_storage[554] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \register|reg_storage[522] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [522]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[522] .is_wysiwyg = "true";
defparam \register|reg_storage[522] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N19
dffeas \register|reg_storage[650] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [650]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[650] .is_wysiwyg = "true";
defparam \register|reg_storage[650] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneive_lcell_comb \register|Mux53~14 (
// Equation(s):
// \register|Mux53~14_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [650]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [522]))))

	.dataa(\register|reg_storage [522]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [650]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~14 .lut_mask = 16'hFC22;
defparam \register|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneive_lcell_comb \register|Mux53~15 (
// Equation(s):
// \register|Mux53~15_combout  = (\rr2[0]~reg0_q  & ((\register|Mux53~14_combout  & (\register|reg_storage [682])) # (!\register|Mux53~14_combout  & ((\register|reg_storage [554]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux53~14_combout ))))

	.dataa(\register|reg_storage [682]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [554]),
	.datad(\register|Mux53~14_combout ),
	.cin(gnd),
	.combout(\register|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~15 .lut_mask = 16'hBBC0;
defparam \register|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
cycloneive_lcell_comb \register|Mux53~16 (
// Equation(s):
// \register|Mux53~16_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|Mux53~13_combout )) # (!\rr2[3]~reg0_q  & ((\register|Mux53~15_combout )))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux53~13_combout ),
	.datad(\register|Mux53~15_combout ),
	.cin(gnd),
	.combout(\register|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~16 .lut_mask = 16'hD9C8;
defparam \register|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
cycloneive_lcell_comb \register|Mux53~19 (
// Equation(s):
// \register|Mux53~19_combout  = (\rr2[1]~reg0_q  & ((\register|Mux53~16_combout  & (\register|Mux53~18_combout )) # (!\register|Mux53~16_combout  & ((\register|Mux53~11_combout ))))) # (!\rr2[1]~reg0_q  & (((\register|Mux53~16_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|Mux53~18_combout ),
	.datac(\register|Mux53~11_combout ),
	.datad(\register|Mux53~16_combout ),
	.cin(gnd),
	.combout(\register|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~19 .lut_mask = 16'hDDA0;
defparam \register|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N3
dffeas \register|reg_storage[202] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [202]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[202] .is_wysiwyg = "true";
defparam \register|reg_storage[202] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N25
dffeas \register|reg_storage[458] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [458]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[458] .is_wysiwyg = "true";
defparam \register|reg_storage[458] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cycloneive_lcell_comb \register|reg_storage[394]~feeder (
// Equation(s):
// \register|reg_storage[394]~feeder_combout  = \wd[10]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[10]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[394]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[394]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[394]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \register|reg_storage[394] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[394]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [394]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[394] .is_wysiwyg = "true";
defparam \register|reg_storage[394] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cycloneive_lcell_comb \register|reg_storage[138]~feeder (
// Equation(s):
// \register|reg_storage[138]~feeder_combout  = \wd[10]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[10]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[138]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[138]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[138]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N31
dffeas \register|reg_storage[138] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[138]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [138]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[138] .is_wysiwyg = "true";
defparam \register|reg_storage[138] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \register|Mux53~0 (
// Equation(s):
// \register|Mux53~0_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [394])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [138])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [394]),
	.datac(\register|reg_storage [138]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~0 .lut_mask = 16'hEE50;
defparam \register|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
cycloneive_lcell_comb \register|Mux53~1 (
// Equation(s):
// \register|Mux53~1_combout  = (\rr2[1]~reg0_q  & ((\register|Mux53~0_combout  & ((\register|reg_storage [458]))) # (!\register|Mux53~0_combout  & (\register|reg_storage [202])))) # (!\rr2[1]~reg0_q  & (((\register|Mux53~0_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [202]),
	.datac(\register|reg_storage [458]),
	.datad(\register|Mux53~0_combout ),
	.cin(gnd),
	.combout(\register|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~1 .lut_mask = 16'hF588;
defparam \register|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N7
dffeas \register|reg_storage[490] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [490]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[490] .is_wysiwyg = "true";
defparam \register|reg_storage[490] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N31
dffeas \register|reg_storage[234] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [234]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[234] .is_wysiwyg = "true";
defparam \register|reg_storage[234] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N9
dffeas \register|reg_storage[170] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [170]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[170] .is_wysiwyg = "true";
defparam \register|reg_storage[170] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneive_lcell_comb \register|Mux53~7 (
// Equation(s):
// \register|Mux53~7_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [234]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((\register|reg_storage [170] & !\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [234]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [170]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~7 .lut_mask = 16'hCCB8;
defparam \register|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N17
dffeas \register|reg_storage[426] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [426]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[426] .is_wysiwyg = "true";
defparam \register|reg_storage[426] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N16
cycloneive_lcell_comb \register|Mux53~8 (
// Equation(s):
// \register|Mux53~8_combout  = (\register|Mux53~7_combout  & ((\register|reg_storage [490]) # ((!\rr2[3]~reg0_q )))) # (!\register|Mux53~7_combout  & (((\register|reg_storage [426] & \rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [490]),
	.datab(\register|Mux53~7_combout ),
	.datac(\register|reg_storage [426]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~8 .lut_mask = 16'hB8CC;
defparam \register|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N12
cycloneive_lcell_comb \register|reg_storage[362]~feeder (
// Equation(s):
// \register|reg_storage[362]~feeder_combout  = \wd[10]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[10]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[362]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[362]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[362]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N13
dffeas \register|reg_storage[362] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[362]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [362]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[362] .is_wysiwyg = "true";
defparam \register|reg_storage[362] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N16
cycloneive_lcell_comb \register|reg_storage[298]~feeder (
// Equation(s):
// \register|reg_storage[298]~feeder_combout  = \wd[10]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[10]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[298]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[298]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[298]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N17
dffeas \register|reg_storage[298] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[298]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [298]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[298] .is_wysiwyg = "true";
defparam \register|reg_storage[298] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N29
dffeas \register|reg_storage[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [106]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[106] .is_wysiwyg = "true";
defparam \register|reg_storage[106] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N23
dffeas \register|reg_storage[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [42]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[42] .is_wysiwyg = "true";
defparam \register|reg_storage[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N22
cycloneive_lcell_comb \register|Mux53~2 (
// Equation(s):
// \register|Mux53~2_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [106]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((\register|reg_storage [42] & !\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [106]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [42]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~2 .lut_mask = 16'hCCB8;
defparam \register|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N30
cycloneive_lcell_comb \register|Mux53~3 (
// Equation(s):
// \register|Mux53~3_combout  = (\register|Mux53~2_combout  & ((\register|reg_storage [362]) # ((!\rr2[3]~reg0_q )))) # (!\register|Mux53~2_combout  & (((\register|reg_storage [298] & \rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [362]),
	.datab(\register|reg_storage [298]),
	.datac(\register|Mux53~2_combout ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~3 .lut_mask = 16'hACF0;
defparam \register|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N0
cycloneive_lcell_comb \register|reg_storage[330]~feeder (
// Equation(s):
// \register|reg_storage[330]~feeder_combout  = \wd[10]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[10]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[330]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[330]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[330]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N1
dffeas \register|reg_storage[330] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[330]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [330]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[330] .is_wysiwyg = "true";
defparam \register|reg_storage[330] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N15
dffeas \register|reg_storage[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [74]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[74] .is_wysiwyg = "true";
defparam \register|reg_storage[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N21
dffeas \register|reg_storage[266] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [266]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[266] .is_wysiwyg = "true";
defparam \register|reg_storage[266] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N17
dffeas \register|reg_storage[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[10] .is_wysiwyg = "true";
defparam \register|reg_storage[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
cycloneive_lcell_comb \register|Mux53~4 (
// Equation(s):
// \register|Mux53~4_combout  = (\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [266])))) # (!\rr2[3]~reg0_q  & (!\rr2[1]~reg0_q  & ((\register|reg_storage [10]))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [266]),
	.datad(\register|reg_storage [10]),
	.cin(gnd),
	.combout(\register|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~4 .lut_mask = 16'hB9A8;
defparam \register|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
cycloneive_lcell_comb \register|Mux53~5 (
// Equation(s):
// \register|Mux53~5_combout  = (\rr2[1]~reg0_q  & ((\register|Mux53~4_combout  & (\register|reg_storage [330])) # (!\register|Mux53~4_combout  & ((\register|reg_storage [74]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux53~4_combout ))))

	.dataa(\register|reg_storage [330]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [74]),
	.datad(\register|Mux53~4_combout ),
	.cin(gnd),
	.combout(\register|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~5 .lut_mask = 16'hBBC0;
defparam \register|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
cycloneive_lcell_comb \register|Mux53~6 (
// Equation(s):
// \register|Mux53~6_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|Mux53~3_combout )))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|Mux53~5_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux53~3_combout ),
	.datad(\register|Mux53~5_combout ),
	.cin(gnd),
	.combout(\register|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~6 .lut_mask = 16'hB9A8;
defparam \register|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
cycloneive_lcell_comb \register|Mux53~9 (
// Equation(s):
// \register|Mux53~9_combout  = (\rr2[2]~reg0_q  & ((\register|Mux53~6_combout  & ((\register|Mux53~8_combout ))) # (!\register|Mux53~6_combout  & (\register|Mux53~1_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux53~6_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux53~1_combout ),
	.datac(\register|Mux53~8_combout ),
	.datad(\register|Mux53~6_combout ),
	.cin(gnd),
	.combout(\register|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux53~9 .lut_mask = 16'hF588;
defparam \register|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
cycloneive_lcell_comb \r2[10]~10 (
// Equation(s):
// \r2[10]~10_combout  = (\rr2[4]~reg0_q  & (\register|Mux53~19_combout )) # (!\rr2[4]~reg0_q  & ((\register|Mux53~9_combout )))

	.dataa(\rr2[4]~reg0_q ),
	.datab(\register|Mux53~19_combout ),
	.datac(gnd),
	.datad(\register|Mux53~9_combout ),
	.cin(gnd),
	.combout(\r2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \r2[10]~10 .lut_mask = 16'hDD88;
defparam \r2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
cycloneive_lcell_comb \iparse|i12[10] (
// Equation(s):
// \iparse|i12 [10] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((!instruction[30]))) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (\iparse|i12 [10]))

	.dataa(gnd),
	.datab(\iparse|i12 [10]),
	.datac(\iparse|i12[11]~2clkctrl_outclk ),
	.datad(instruction[30]),
	.cin(gnd),
	.combout(\iparse|i12 [10]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[10] .lut_mask = 16'h0CFC;
defparam \iparse|i12[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
cycloneive_lcell_comb \Selector149~0 (
// Equation(s):
// \Selector149~0_combout  = (\iparse|i12 [10] & ((instruction[12]) # (!instruction[13])))

	.dataa(gnd),
	.datab(instruction[13]),
	.datac(instruction[12]),
	.datad(\iparse|i12 [10]),
	.cin(gnd),
	.combout(\Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector149~0 .lut_mask = 16'hF300;
defparam \Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N9
dffeas \r2[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[10]~10_combout ),
	.asdata(\Selector149~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[10]~reg0 .is_wysiwyg = "true";
defparam \r2[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
cycloneive_lcell_comb \my_alu|SLL_2~23 (
// Equation(s):
// \my_alu|SLL_2~23_combout  = (\r2[1]~reg0_q  & (\r1[11]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[13]~reg0_Duplicate_2_q )))

	.dataa(\r1[11]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(\r1[13]~reg0_Duplicate_2_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~23 .lut_mask = 16'hAAF0;
defparam \my_alu|SLL_2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N31
dffeas \register|reg_storage[491] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [491]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[491] .is_wysiwyg = "true";
defparam \register|reg_storage[491] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y22_N7
dffeas \register|reg_storage[427] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [427]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[427] .is_wysiwyg = "true";
defparam \register|reg_storage[427] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N11
dffeas \register|reg_storage[171] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [171]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[171] .is_wysiwyg = "true";
defparam \register|reg_storage[171] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N6
cycloneive_lcell_comb \register|Mux52~7 (
// Equation(s):
// \register|Mux52~7_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [427])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [171])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [427]),
	.datad(\register|reg_storage [171]),
	.cin(gnd),
	.combout(\register|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~7 .lut_mask = 16'hD9C8;
defparam \register|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N29
dffeas \register|reg_storage[235] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [235]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[235] .is_wysiwyg = "true";
defparam \register|reg_storage[235] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
cycloneive_lcell_comb \register|Mux52~8 (
// Equation(s):
// \register|Mux52~8_combout  = (\register|Mux52~7_combout  & ((\register|reg_storage [491]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux52~7_combout  & (((\register|reg_storage [235] & \rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [491]),
	.datab(\register|Mux52~7_combout ),
	.datac(\register|reg_storage [235]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~8 .lut_mask = 16'hB8CC;
defparam \register|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N4
cycloneive_lcell_comb \register|reg_storage[363]~feeder (
// Equation(s):
// \register|reg_storage[363]~feeder_combout  = \wd[11]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[11]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[363]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[363]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[363]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y19_N5
dffeas \register|reg_storage[363] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[363]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [363]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[363] .is_wysiwyg = "true";
defparam \register|reg_storage[363] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N0
cycloneive_lcell_comb \register|reg_storage[299]~feeder (
// Equation(s):
// \register|reg_storage[299]~feeder_combout  = \wd[11]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[11]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[299]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[299]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[299]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N1
dffeas \register|reg_storage[299] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[299]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [299]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[299] .is_wysiwyg = "true";
defparam \register|reg_storage[299] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N2
cycloneive_lcell_comb \register|reg_storage[43]~feeder (
// Equation(s):
// \register|reg_storage[43]~feeder_combout  = \wd[11]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[11]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[43]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N3
dffeas \register|reg_storage[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [43]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[43] .is_wysiwyg = "true";
defparam \register|reg_storage[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N28
cycloneive_lcell_comb \register|Mux52~0 (
// Equation(s):
// \register|Mux52~0_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [299])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [43])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [299]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|reg_storage [43]),
	.cin(gnd),
	.combout(\register|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~0 .lut_mask = 16'hE5E0;
defparam \register|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N30
cycloneive_lcell_comb \register|Mux52~1 (
// Equation(s):
// \register|Mux52~1_combout  = (\rr2[1]~reg0_q  & ((\register|Mux52~0_combout  & ((\register|reg_storage [363]))) # (!\register|Mux52~0_combout  & (\register|reg_storage [107])))) # (!\rr2[1]~reg0_q  & (((\register|Mux52~0_combout ))))

	.dataa(\register|reg_storage [107]),
	.datab(\register|reg_storage [363]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux52~0_combout ),
	.cin(gnd),
	.combout(\register|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~1 .lut_mask = 16'hCFA0;
defparam \register|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y23_N31
dffeas \register|reg_storage[331] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [331]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[331] .is_wysiwyg = "true";
defparam \register|reg_storage[331] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N23
dffeas \register|reg_storage[267] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [267]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[267] .is_wysiwyg = "true";
defparam \register|reg_storage[267] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N29
dffeas \register|reg_storage[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [75]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[75] .is_wysiwyg = "true";
defparam \register|reg_storage[75] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y23_N17
dffeas \register|reg_storage[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[11] .is_wysiwyg = "true";
defparam \register|reg_storage[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
cycloneive_lcell_comb \register|Mux52~4 (
// Equation(s):
// \register|Mux52~4_combout  = (\rr2[3]~reg0_q  & (\rr2[1]~reg0_q )) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [75])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [11])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [75]),
	.datad(\register|reg_storage [11]),
	.cin(gnd),
	.combout(\register|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~4 .lut_mask = 16'hD9C8;
defparam \register|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
cycloneive_lcell_comb \register|Mux52~5 (
// Equation(s):
// \register|Mux52~5_combout  = (\rr2[3]~reg0_q  & ((\register|Mux52~4_combout  & (\register|reg_storage [331])) # (!\register|Mux52~4_combout  & ((\register|reg_storage [267]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux52~4_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [331]),
	.datac(\register|reg_storage [267]),
	.datad(\register|Mux52~4_combout ),
	.cin(gnd),
	.combout(\register|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~5 .lut_mask = 16'hDDA0;
defparam \register|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneive_lcell_comb \register|reg_storage[395]~feeder (
// Equation(s):
// \register|reg_storage[395]~feeder_combout  = \wd[11]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[11]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[395]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[395]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[395]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N17
dffeas \register|reg_storage[395] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[395]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [395]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[395] .is_wysiwyg = "true";
defparam \register|reg_storage[395] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N29
dffeas \register|reg_storage[459] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [459]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[459] .is_wysiwyg = "true";
defparam \register|reg_storage[459] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N31
dffeas \register|reg_storage[139] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [139]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[139] .is_wysiwyg = "true";
defparam \register|reg_storage[139] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N31
dffeas \register|reg_storage[203] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [203]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[203] .is_wysiwyg = "true";
defparam \register|reg_storage[203] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N30
cycloneive_lcell_comb \register|Mux52~2 (
// Equation(s):
// \register|Mux52~2_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [203]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [139]))))

	.dataa(\register|reg_storage [139]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [203]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~2 .lut_mask = 16'hFC22;
defparam \register|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
cycloneive_lcell_comb \register|Mux52~3 (
// Equation(s):
// \register|Mux52~3_combout  = (\rr2[3]~reg0_q  & ((\register|Mux52~2_combout  & ((\register|reg_storage [459]))) # (!\register|Mux52~2_combout  & (\register|reg_storage [395])))) # (!\rr2[3]~reg0_q  & (((\register|Mux52~2_combout ))))

	.dataa(\register|reg_storage [395]),
	.datab(\register|reg_storage [459]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux52~2_combout ),
	.cin(gnd),
	.combout(\register|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~3 .lut_mask = 16'hCFA0;
defparam \register|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N6
cycloneive_lcell_comb \register|Mux52~6 (
// Equation(s):
// \register|Mux52~6_combout  = (\rr2[0]~reg0_q  & (\rr2[2]~reg0_q )) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|Mux52~3_combout ))) # (!\rr2[2]~reg0_q  & (\register|Mux52~5_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux52~5_combout ),
	.datad(\register|Mux52~3_combout ),
	.cin(gnd),
	.combout(\register|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~6 .lut_mask = 16'hDC98;
defparam \register|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N20
cycloneive_lcell_comb \register|Mux52~9 (
// Equation(s):
// \register|Mux52~9_combout  = (\rr2[0]~reg0_q  & ((\register|Mux52~6_combout  & (\register|Mux52~8_combout )) # (!\register|Mux52~6_combout  & ((\register|Mux52~1_combout ))))) # (!\rr2[0]~reg0_q  & (((\register|Mux52~6_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux52~8_combout ),
	.datac(\register|Mux52~1_combout ),
	.datad(\register|Mux52~6_combout ),
	.cin(gnd),
	.combout(\register|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~9 .lut_mask = 16'hDDA0;
defparam \register|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N3
dffeas \register|reg_storage[907] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [907]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[907] .is_wysiwyg = "true";
defparam \register|reg_storage[907] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N19
dffeas \register|reg_storage[939] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [939]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[939] .is_wysiwyg = "true";
defparam \register|reg_storage[939] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneive_lcell_comb \register|reg_storage[779]~feeder (
// Equation(s):
// \register|reg_storage[779]~feeder_combout  = \wd[11]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[11]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[779]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[779]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[779]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N21
dffeas \register|reg_storage[779] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[779]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [779]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[779] .is_wysiwyg = "true";
defparam \register|reg_storage[779] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N1
dffeas \register|reg_storage[811] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [811]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[811] .is_wysiwyg = "true";
defparam \register|reg_storage[811] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N0
cycloneive_lcell_comb \register|Mux52~10 (
// Equation(s):
// \register|Mux52~10_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [811]) # (\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [779] & ((!\rr2[2]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [779]),
	.datac(\register|reg_storage [811]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~10 .lut_mask = 16'hAAE4;
defparam \register|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneive_lcell_comb \register|Mux52~11 (
// Equation(s):
// \register|Mux52~11_combout  = (\rr2[2]~reg0_q  & ((\register|Mux52~10_combout  & ((\register|reg_storage [939]))) # (!\register|Mux52~10_combout  & (\register|reg_storage [907])))) # (!\rr2[2]~reg0_q  & (((\register|Mux52~10_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [907]),
	.datac(\register|reg_storage [939]),
	.datad(\register|Mux52~10_combout ),
	.cin(gnd),
	.combout(\register|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~11 .lut_mask = 16'hF588;
defparam \register|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N19
dffeas \register|reg_storage[747] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [747]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[747] .is_wysiwyg = "true";
defparam \register|reg_storage[747] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N5
dffeas \register|reg_storage[619] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [619]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[619] .is_wysiwyg = "true";
defparam \register|reg_storage[619] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N1
dffeas \register|reg_storage[587] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [587]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[587] .is_wysiwyg = "true";
defparam \register|reg_storage[587] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \register|reg_storage[715]~feeder (
// Equation(s):
// \register|reg_storage[715]~feeder_combout  = \wd[11]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[11]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[715]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[715]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[715]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \register|reg_storage[715] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[715]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [715]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[715] .is_wysiwyg = "true";
defparam \register|reg_storage[715] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneive_lcell_comb \register|Mux52~12 (
// Equation(s):
// \register|Mux52~12_combout  = (\rr2[0]~reg0_q  & (\rr2[2]~reg0_q )) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [715]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [587]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [587]),
	.datad(\register|reg_storage [715]),
	.cin(gnd),
	.combout(\register|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~12 .lut_mask = 16'hDC98;
defparam \register|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneive_lcell_comb \register|Mux52~13 (
// Equation(s):
// \register|Mux52~13_combout  = (\rr2[0]~reg0_q  & ((\register|Mux52~12_combout  & (\register|reg_storage [747])) # (!\register|Mux52~12_combout  & ((\register|reg_storage [619]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux52~12_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [747]),
	.datac(\register|reg_storage [619]),
	.datad(\register|Mux52~12_combout ),
	.cin(gnd),
	.combout(\register|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~13 .lut_mask = 16'hDDA0;
defparam \register|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \register|reg_storage[683] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [683]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[683] .is_wysiwyg = "true";
defparam \register|reg_storage[683] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \register|reg_storage[523] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [523]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[523] .is_wysiwyg = "true";
defparam \register|reg_storage[523] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \register|reg_storage[555] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [555]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[555] .is_wysiwyg = "true";
defparam \register|reg_storage[555] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \register|Mux52~14 (
// Equation(s):
// \register|Mux52~14_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [555]) # (\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [523] & ((!\rr2[2]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [523]),
	.datac(\register|reg_storage [555]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~14 .lut_mask = 16'hAAE4;
defparam \register|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N7
dffeas \register|reg_storage[651] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [651]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[651] .is_wysiwyg = "true";
defparam \register|reg_storage[651] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneive_lcell_comb \register|Mux52~15 (
// Equation(s):
// \register|Mux52~15_combout  = (\register|Mux52~14_combout  & ((\register|reg_storage [683]) # ((!\rr2[2]~reg0_q )))) # (!\register|Mux52~14_combout  & (((\register|reg_storage [651] & \rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [683]),
	.datab(\register|Mux52~14_combout ),
	.datac(\register|reg_storage [651]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~15 .lut_mask = 16'hB8CC;
defparam \register|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cycloneive_lcell_comb \register|Mux52~16 (
// Equation(s):
// \register|Mux52~16_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|Mux52~13_combout )) # (!\rr2[1]~reg0_q  & ((\register|Mux52~15_combout )))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux52~13_combout ),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux52~15_combout ),
	.cin(gnd),
	.combout(\register|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~16 .lut_mask = 16'hE5E0;
defparam \register|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \register|reg_storage[1003] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1003]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1003] .is_wysiwyg = "true";
defparam \register|reg_storage[1003] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \register|reg_storage[875] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [875]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[875] .is_wysiwyg = "true";
defparam \register|reg_storage[875] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N3
dffeas \register|reg_storage[843] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [843]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[843] .is_wysiwyg = "true";
defparam \register|reg_storage[843] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \register|reg_storage[977] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[11]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [977]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[977] .is_wysiwyg = "true";
defparam \register|reg_storage[977] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \register|Mux52~17 (
// Equation(s):
// \register|Mux52~17_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [977]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [843]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [843]),
	.datac(\register|reg_storage [977]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~17 .lut_mask = 16'hFA44;
defparam \register|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \register|Mux52~18 (
// Equation(s):
// \register|Mux52~18_combout  = (\rr2[0]~reg0_q  & ((\register|Mux52~17_combout  & (\register|reg_storage [1003])) # (!\register|Mux52~17_combout  & ((\register|reg_storage [875]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux52~17_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [1003]),
	.datac(\register|reg_storage [875]),
	.datad(\register|Mux52~17_combout ),
	.cin(gnd),
	.combout(\register|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~18 .lut_mask = 16'hDDA0;
defparam \register|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneive_lcell_comb \register|Mux52~19 (
// Equation(s):
// \register|Mux52~19_combout  = (\rr2[3]~reg0_q  & ((\register|Mux52~16_combout  & ((\register|Mux52~18_combout ))) # (!\register|Mux52~16_combout  & (\register|Mux52~11_combout )))) # (!\rr2[3]~reg0_q  & (((\register|Mux52~16_combout ))))

	.dataa(\register|Mux52~11_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux52~16_combout ),
	.datad(\register|Mux52~18_combout ),
	.cin(gnd),
	.combout(\register|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux52~19 .lut_mask = 16'hF838;
defparam \register|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneive_lcell_comb \r2[11]~11 (
// Equation(s):
// \r2[11]~11_combout  = (\rr2[4]~reg0_q  & ((\register|Mux52~19_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux52~9_combout ))

	.dataa(\rr2[4]~reg0_q ),
	.datab(\register|Mux52~9_combout ),
	.datac(gnd),
	.datad(\register|Mux52~19_combout ),
	.cin(gnd),
	.combout(\r2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \r2[11]~11 .lut_mask = 16'hEE44;
defparam \r2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
cycloneive_lcell_comb \iparse|i12[11] (
// Equation(s):
// \iparse|i12 [11] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((!instruction[31]))) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (\iparse|i12 [11]))

	.dataa(\iparse|i12 [11]),
	.datab(gnd),
	.datac(instruction[31]),
	.datad(\iparse|i12[11]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i12 [11]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[11] .lut_mask = 16'h0FAA;
defparam \iparse|i12[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
cycloneive_lcell_comb \Selector148~0 (
// Equation(s):
// \Selector148~0_combout  = (\iparse|i12 [11] & ((instruction[12]) # (!instruction[13])))

	.dataa(gnd),
	.datab(instruction[13]),
	.datac(instruction[12]),
	.datad(\iparse|i12 [11]),
	.cin(gnd),
	.combout(\Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector148~0 .lut_mask = 16'hF300;
defparam \Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N27
dffeas \r2[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[11]~11_combout ),
	.asdata(\Selector148~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[11]~reg0 .is_wysiwyg = "true";
defparam \r2[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \my_alu|Selector12~4 (
// Equation(s):
// \my_alu|Selector12~4_combout  = (!\alu_control[1]~reg0_q  & \alu_control[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~4 .lut_mask = 16'h0F00;
defparam \my_alu|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N4
cycloneive_lcell_comb \my_alu|Selector12~3 (
// Equation(s):
// \my_alu|Selector12~3_combout  = ((!\alu_control[0]~reg0_q  & !\alu_control[1]~reg0_q )) # (!\alu_control[2]~reg0_q )

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\alu_control[2]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~3 .lut_mask = 16'h0F3F;
defparam \my_alu|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N14
cycloneive_lcell_comb \my_alu|Selector12~5 (
// Equation(s):
// \my_alu|Selector12~5_combout  = \alu_control[0]~reg0_q  $ (!\r2[4]~reg0_q )

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\r2[4]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~5 .lut_mask = 16'hC3C3;
defparam \my_alu|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneive_lcell_comb \my_alu|SRL_2~44 (
// Equation(s):
// \my_alu|SRL_2~44_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~43_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~23_combout )))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~43_combout ),
	.datac(\my_alu|SRL_2~23_combout ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~44 .lut_mask = 16'hCCF0;
defparam \my_alu|SRL_2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N26
cycloneive_lcell_comb \my_alu|Selector30~0 (
// Equation(s):
// \my_alu|Selector30~0_combout  = (\alu_control[3]~reg0_q  & (!\alu_control[2]~reg0_q  & ((\alu_control[1]~reg0_q ) # (!\alu_control[0]~reg0_q ))))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\alu_control[2]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~0 .lut_mask = 16'h2202;
defparam \my_alu|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N8
cycloneive_lcell_comb \my_alu|Selector30~1 (
// Equation(s):
// \my_alu|Selector30~1_combout  = (!\alu_control[3]~reg0_q  & (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q ) # (!\r2[4]~reg0_q ))))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\r2[4]~reg0_q ),
	.datac(\alu_control[3]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~1 .lut_mask = 16'h0B00;
defparam \my_alu|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N13
dffeas \register|reg_storage[455] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [455]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[455] .is_wysiwyg = "true";
defparam \register|reg_storage[455] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N21
dffeas \register|reg_storage[391] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [391]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[391] .is_wysiwyg = "true";
defparam \register|reg_storage[391] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N19
dffeas \register|reg_storage[135] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [135]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[135] .is_wysiwyg = "true";
defparam \register|reg_storage[135] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N3
dffeas \register|reg_storage[199] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [199]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[199] .is_wysiwyg = "true";
defparam \register|reg_storage[199] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneive_lcell_comb \register|Mux56~2 (
// Equation(s):
// \register|Mux56~2_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [199]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [135]))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [135]),
	.datac(\register|reg_storage [199]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~2 .lut_mask = 16'hFA44;
defparam \register|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneive_lcell_comb \register|Mux56~3 (
// Equation(s):
// \register|Mux56~3_combout  = (\rr2[3]~reg0_q  & ((\register|Mux56~2_combout  & (\register|reg_storage [455])) # (!\register|Mux56~2_combout  & ((\register|reg_storage [391]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux56~2_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [455]),
	.datac(\register|reg_storage [391]),
	.datad(\register|Mux56~2_combout ),
	.cin(gnd),
	.combout(\register|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~3 .lut_mask = 16'hDDA0;
defparam \register|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N15
dffeas \register|reg_storage[327] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [327]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[327] .is_wysiwyg = "true";
defparam \register|reg_storage[327] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
cycloneive_lcell_comb \register|reg_storage[263]~feeder (
// Equation(s):
// \register|reg_storage[263]~feeder_combout  = \wd[7]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[7]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[263]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[263]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[263]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N31
dffeas \register|reg_storage[263] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[263]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [263]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[263] .is_wysiwyg = "true";
defparam \register|reg_storage[263] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N23
dffeas \register|reg_storage[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[7] .is_wysiwyg = "true";
defparam \register|reg_storage[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y23_N25
dffeas \register|reg_storage[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [71]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[71] .is_wysiwyg = "true";
defparam \register|reg_storage[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N24
cycloneive_lcell_comb \register|Mux56~4 (
// Equation(s):
// \register|Mux56~4_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [71]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [7] & ((!\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [7]),
	.datac(\register|reg_storage [71]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~4 .lut_mask = 16'hAAE4;
defparam \register|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
cycloneive_lcell_comb \register|Mux56~5 (
// Equation(s):
// \register|Mux56~5_combout  = (\rr2[3]~reg0_q  & ((\register|Mux56~4_combout  & (\register|reg_storage [327])) # (!\register|Mux56~4_combout  & ((\register|reg_storage [263]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux56~4_combout ))))

	.dataa(\register|reg_storage [327]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [263]),
	.datad(\register|Mux56~4_combout ),
	.cin(gnd),
	.combout(\register|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~5 .lut_mask = 16'hBBC0;
defparam \register|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
cycloneive_lcell_comb \register|Mux56~6 (
// Equation(s):
// \register|Mux56~6_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|Mux56~3_combout )) # (!\rr2[2]~reg0_q  & ((\register|Mux56~5_combout )))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux56~3_combout ),
	.datac(\rr2[2]~reg0_q ),
	.datad(\register|Mux56~5_combout ),
	.cin(gnd),
	.combout(\register|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~6 .lut_mask = 16'hE5E0;
defparam \register|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
cycloneive_lcell_comb \register|reg_storage[487]~feeder (
// Equation(s):
// \register|reg_storage[487]~feeder_combout  = \wd[7]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[7]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[487]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[487]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[487]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N13
dffeas \register|reg_storage[487] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[487]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [487]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[487] .is_wysiwyg = "true";
defparam \register|reg_storage[487] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N23
dffeas \register|reg_storage[231] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [231]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[231] .is_wysiwyg = "true";
defparam \register|reg_storage[231] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N1
dffeas \register|reg_storage[167] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [167]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[167] .is_wysiwyg = "true";
defparam \register|reg_storage[167] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N30
cycloneive_lcell_comb \register|reg_storage[423]~feeder (
// Equation(s):
// \register|reg_storage[423]~feeder_combout  = \wd[7]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[7]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[423]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[423]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[423]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N31
dffeas \register|reg_storage[423] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[423]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [423]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[423] .is_wysiwyg = "true";
defparam \register|reg_storage[423] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N10
cycloneive_lcell_comb \register|Mux56~7 (
// Equation(s):
// \register|Mux56~7_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [423]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [167]))))

	.dataa(\register|reg_storage [167]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|reg_storage [423]),
	.cin(gnd),
	.combout(\register|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~7 .lut_mask = 16'hF2C2;
defparam \register|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
cycloneive_lcell_comb \register|Mux56~8 (
// Equation(s):
// \register|Mux56~8_combout  = (\rr2[1]~reg0_q  & ((\register|Mux56~7_combout  & (\register|reg_storage [487])) # (!\register|Mux56~7_combout  & ((\register|reg_storage [231]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux56~7_combout ))))

	.dataa(\register|reg_storage [487]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [231]),
	.datad(\register|Mux56~7_combout ),
	.cin(gnd),
	.combout(\register|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~8 .lut_mask = 16'hBBC0;
defparam \register|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N9
dffeas \register|reg_storage[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [103]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[103] .is_wysiwyg = "true";
defparam \register|reg_storage[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N24
cycloneive_lcell_comb \register|reg_storage[295]~feeder (
// Equation(s):
// \register|reg_storage[295]~feeder_combout  = \wd[7]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[7]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[295]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[295]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[295]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N25
dffeas \register|reg_storage[295] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[295]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [295]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[295] .is_wysiwyg = "true";
defparam \register|reg_storage[295] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N14
cycloneive_lcell_comb \register|Mux56~0 (
// Equation(s):
// \register|Mux56~0_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [295]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [39]))))

	.dataa(\register|reg_storage [39]),
	.datab(\register|reg_storage [295]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~0 .lut_mask = 16'hFC0A;
defparam \register|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N21
dffeas \register|reg_storage[359] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [359]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[359] .is_wysiwyg = "true";
defparam \register|reg_storage[359] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N20
cycloneive_lcell_comb \register|Mux56~1 (
// Equation(s):
// \register|Mux56~1_combout  = (\register|Mux56~0_combout  & (((\register|reg_storage [359]) # (!\rr2[1]~reg0_q )))) # (!\register|Mux56~0_combout  & (\register|reg_storage [103] & ((\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [103]),
	.datab(\register|Mux56~0_combout ),
	.datac(\register|reg_storage [359]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~1 .lut_mask = 16'hE2CC;
defparam \register|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneive_lcell_comb \register|Mux56~9 (
// Equation(s):
// \register|Mux56~9_combout  = (\register|Mux56~6_combout  & (((\register|Mux56~8_combout )) # (!\rr2[0]~reg0_q ))) # (!\register|Mux56~6_combout  & (\rr2[0]~reg0_q  & ((\register|Mux56~1_combout ))))

	.dataa(\register|Mux56~6_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux56~8_combout ),
	.datad(\register|Mux56~1_combout ),
	.cin(gnd),
	.combout(\register|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~9 .lut_mask = 16'hE6A2;
defparam \register|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \register|reg_storage[903]~feeder (
// Equation(s):
// \register|reg_storage[903]~feeder_combout  = \wd[7]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[7]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[903]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[903]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[903]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \register|reg_storage[903] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[903]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [903]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[903] .is_wysiwyg = "true";
defparam \register|reg_storage[903] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N3
dffeas \register|reg_storage[775] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [775]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[775] .is_wysiwyg = "true";
defparam \register|reg_storage[775] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N9
dffeas \register|reg_storage[807] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [807]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[807] .is_wysiwyg = "true";
defparam \register|reg_storage[807] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \register|Mux56~10 (
// Equation(s):
// \register|Mux56~10_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [807]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [775]))))

	.dataa(\register|reg_storage [775]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [807]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~10 .lut_mask = 16'hFC22;
defparam \register|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \register|reg_storage[935] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [935]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[935] .is_wysiwyg = "true";
defparam \register|reg_storage[935] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \register|Mux56~11 (
// Equation(s):
// \register|Mux56~11_combout  = (\register|Mux56~10_combout  & (((\register|reg_storage [935]) # (!\rr2[2]~reg0_q )))) # (!\register|Mux56~10_combout  & (\register|reg_storage [903] & ((\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [903]),
	.datab(\register|Mux56~10_combout ),
	.datac(\register|reg_storage [935]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~11 .lut_mask = 16'hE2CC;
defparam \register|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \register|reg_storage[999] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [999]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[999] .is_wysiwyg = "true";
defparam \register|reg_storage[999] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \register|reg_storage[871] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [871]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[871] .is_wysiwyg = "true";
defparam \register|reg_storage[871] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \register|reg_storage[839] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [839]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[839] .is_wysiwyg = "true";
defparam \register|reg_storage[839] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \register|reg_storage[973] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [973]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[973] .is_wysiwyg = "true";
defparam \register|reg_storage[973] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \register|Mux56~17 (
// Equation(s):
// \register|Mux56~17_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [973]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [839] & ((!\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [839]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [973]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~17 .lut_mask = 16'hCCE2;
defparam \register|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \register|Mux56~18 (
// Equation(s):
// \register|Mux56~18_combout  = (\rr2[0]~reg0_q  & ((\register|Mux56~17_combout  & (\register|reg_storage [999])) # (!\register|Mux56~17_combout  & ((\register|reg_storage [871]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux56~17_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [999]),
	.datac(\register|reg_storage [871]),
	.datad(\register|Mux56~17_combout ),
	.cin(gnd),
	.combout(\register|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~18 .lut_mask = 16'hDDA0;
defparam \register|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N3
dffeas \register|reg_storage[679] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [679]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[679] .is_wysiwyg = "true";
defparam \register|reg_storage[679] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \register|reg_storage[647] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [647]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[647] .is_wysiwyg = "true";
defparam \register|reg_storage[647] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \register|reg_storage[551] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [551]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[551] .is_wysiwyg = "true";
defparam \register|reg_storage[551] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \register|reg_storage[519] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [519]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[519] .is_wysiwyg = "true";
defparam \register|reg_storage[519] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \register|Mux56~14 (
// Equation(s):
// \register|Mux56~14_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [551])))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|reg_storage [519]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [551]),
	.datad(\register|reg_storage [519]),
	.cin(gnd),
	.combout(\register|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~14 .lut_mask = 16'hB9A8;
defparam \register|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \register|Mux56~15 (
// Equation(s):
// \register|Mux56~15_combout  = (\rr2[2]~reg0_q  & ((\register|Mux56~14_combout  & (\register|reg_storage [679])) # (!\register|Mux56~14_combout  & ((\register|reg_storage [647]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux56~14_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [679]),
	.datac(\register|reg_storage [647]),
	.datad(\register|Mux56~14_combout ),
	.cin(gnd),
	.combout(\register|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~15 .lut_mask = 16'hDDA0;
defparam \register|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \register|reg_storage[743] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [743]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[743] .is_wysiwyg = "true";
defparam \register|reg_storage[743] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneive_lcell_comb \register|reg_storage[583]~feeder (
// Equation(s):
// \register|reg_storage[583]~feeder_combout  = \wd[7]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[7]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[583]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[583]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[583]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N11
dffeas \register|reg_storage[583] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[583]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [583]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[583] .is_wysiwyg = "true";
defparam \register|reg_storage[583] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneive_lcell_comb \register|reg_storage[711]~feeder (
// Equation(s):
// \register|reg_storage[711]~feeder_combout  = \wd[7]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[7]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[711]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[711]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[711]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N21
dffeas \register|reg_storage[711] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[711]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [711]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[711] .is_wysiwyg = "true";
defparam \register|reg_storage[711] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \register|Mux56~12 (
// Equation(s):
// \register|Mux56~12_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [711]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [583]))))

	.dataa(\register|reg_storage [583]),
	.datab(\register|reg_storage [711]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~12 .lut_mask = 16'hFC0A;
defparam \register|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N13
dffeas \register|reg_storage[615] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [615]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[615] .is_wysiwyg = "true";
defparam \register|reg_storage[615] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \register|Mux56~13 (
// Equation(s):
// \register|Mux56~13_combout  = (\register|Mux56~12_combout  & ((\register|reg_storage [743]) # ((!\rr2[0]~reg0_q )))) # (!\register|Mux56~12_combout  & (((\register|reg_storage [615] & \rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [743]),
	.datab(\register|Mux56~12_combout ),
	.datac(\register|reg_storage [615]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~13 .lut_mask = 16'hB8CC;
defparam \register|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \register|Mux56~16 (
// Equation(s):
// \register|Mux56~16_combout  = (\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q ) # ((\register|Mux56~13_combout )))) # (!\rr2[1]~reg0_q  & (!\rr2[3]~reg0_q  & (\register|Mux56~15_combout )))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux56~15_combout ),
	.datad(\register|Mux56~13_combout ),
	.cin(gnd),
	.combout(\register|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~16 .lut_mask = 16'hBA98;
defparam \register|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \register|Mux56~19 (
// Equation(s):
// \register|Mux56~19_combout  = (\rr2[3]~reg0_q  & ((\register|Mux56~16_combout  & ((\register|Mux56~18_combout ))) # (!\register|Mux56~16_combout  & (\register|Mux56~11_combout )))) # (!\rr2[3]~reg0_q  & (((\register|Mux56~16_combout ))))

	.dataa(\register|Mux56~11_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux56~18_combout ),
	.datad(\register|Mux56~16_combout ),
	.cin(gnd),
	.combout(\register|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux56~19 .lut_mask = 16'hF388;
defparam \register|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
cycloneive_lcell_comb \r2[7]~7 (
// Equation(s):
// \r2[7]~7_combout  = (\rr2[4]~reg0_q  & ((\register|Mux56~19_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux56~9_combout ))

	.dataa(gnd),
	.datab(\rr2[4]~reg0_q ),
	.datac(\register|Mux56~9_combout ),
	.datad(\register|Mux56~19_combout ),
	.cin(gnd),
	.combout(\r2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \r2[7]~7 .lut_mask = 16'hFC30;
defparam \r2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
cycloneive_lcell_comb \r2[7]~reg0feeder (
// Equation(s):
// \r2[7]~reg0feeder_combout  = \r2[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r2[7]~7_combout ),
	.cin(gnd),
	.combout(\r2[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r2[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \r2[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
cycloneive_lcell_comb \iparse|i12[7] (
// Equation(s):
// \iparse|i12 [7] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((!instruction[27]))) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (\iparse|i12 [7]))

	.dataa(\iparse|i12 [7]),
	.datab(instruction[27]),
	.datac(gnd),
	.datad(\iparse|i12[11]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i12 [7]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[7] .lut_mask = 16'h33AA;
defparam \iparse|i12[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
cycloneive_lcell_comb \Selector152~0 (
// Equation(s):
// \Selector152~0_combout  = (\iparse|i12 [7] & ((instruction[12]) # (!instruction[13])))

	.dataa(instruction[12]),
	.datab(gnd),
	.datac(instruction[13]),
	.datad(\iparse|i12 [7]),
	.cin(gnd),
	.combout(\Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector152~0 .lut_mask = 16'hAF00;
defparam \Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N21
dffeas \r2[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[7]~reg0feeder_combout ),
	.asdata(\Selector152~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[7]~reg0 .is_wysiwyg = "true";
defparam \r2[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
cycloneive_lcell_comb \register|reg_storage[198]~feeder (
// Equation(s):
// \register|reg_storage[198]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[198]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[198]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[198]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N11
dffeas \register|reg_storage[198] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[198]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [198]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[198] .is_wysiwyg = "true";
defparam \register|reg_storage[198] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N9
dffeas \register|reg_storage[390] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [390]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[390] .is_wysiwyg = "true";
defparam \register|reg_storage[390] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N23
dffeas \register|reg_storage[134] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [134]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[134] .is_wysiwyg = "true";
defparam \register|reg_storage[134] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
cycloneive_lcell_comb \register|Mux57~0 (
// Equation(s):
// \register|Mux57~0_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [390])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [134])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [390]),
	.datac(\register|reg_storage [134]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~0 .lut_mask = 16'hEE50;
defparam \register|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneive_lcell_comb \register|reg_storage[454]~feeder (
// Equation(s):
// \register|reg_storage[454]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[454]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[454]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[454]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N13
dffeas \register|reg_storage[454] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[454]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [454]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[454] .is_wysiwyg = "true";
defparam \register|reg_storage[454] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneive_lcell_comb \register|Mux57~1 (
// Equation(s):
// \register|Mux57~1_combout  = (\register|Mux57~0_combout  & (((\register|reg_storage [454]) # (!\rr2[1]~reg0_q )))) # (!\register|Mux57~0_combout  & (\register|reg_storage [198] & (\rr2[1]~reg0_q )))

	.dataa(\register|reg_storage [198]),
	.datab(\register|Mux57~0_combout ),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|reg_storage [454]),
	.cin(gnd),
	.combout(\register|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~1 .lut_mask = 16'hEC2C;
defparam \register|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N9
dffeas \register|reg_storage[486] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [486]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[486] .is_wysiwyg = "true";
defparam \register|reg_storage[486] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N25
dffeas \register|reg_storage[166] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [166]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[166] .is_wysiwyg = "true";
defparam \register|reg_storage[166] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N0
cycloneive_lcell_comb \register|reg_storage[230]~feeder (
// Equation(s):
// \register|reg_storage[230]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[230]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[230]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[230]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N1
dffeas \register|reg_storage[230] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[230]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [230]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[230] .is_wysiwyg = "true";
defparam \register|reg_storage[230] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N4
cycloneive_lcell_comb \register|Mux57~7 (
// Equation(s):
// \register|Mux57~7_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [230]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [166]))))

	.dataa(\register|reg_storage [166]),
	.datab(\register|reg_storage [230]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~7 .lut_mask = 16'hFC0A;
defparam \register|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N10
cycloneive_lcell_comb \register|Mux57~8 (
// Equation(s):
// \register|Mux57~8_combout  = (\rr2[3]~reg0_q  & ((\register|Mux57~7_combout  & (\register|reg_storage [486])) # (!\register|Mux57~7_combout  & ((\register|reg_storage [422]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux57~7_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [486]),
	.datac(\register|reg_storage [422]),
	.datad(\register|Mux57~7_combout ),
	.cin(gnd),
	.combout(\register|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~8 .lut_mask = 16'hDDA0;
defparam \register|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N24
cycloneive_lcell_comb \register|reg_storage[358]~feeder (
// Equation(s):
// \register|reg_storage[358]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[358]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[358]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[358]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N25
dffeas \register|reg_storage[358] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[358]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [358]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[358] .is_wysiwyg = "true";
defparam \register|reg_storage[358] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N25
dffeas \register|reg_storage[294] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [294]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[294] .is_wysiwyg = "true";
defparam \register|reg_storage[294] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N13
dffeas \register|reg_storage[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [102]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[102] .is_wysiwyg = "true";
defparam \register|reg_storage[102] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N31
dffeas \register|reg_storage[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [38]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[38] .is_wysiwyg = "true";
defparam \register|reg_storage[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
cycloneive_lcell_comb \register|Mux57~2 (
// Equation(s):
// \register|Mux57~2_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [102]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((\register|reg_storage [38] & !\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [102]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [38]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~2 .lut_mask = 16'hCCB8;
defparam \register|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
cycloneive_lcell_comb \register|Mux57~3 (
// Equation(s):
// \register|Mux57~3_combout  = (\rr2[3]~reg0_q  & ((\register|Mux57~2_combout  & (\register|reg_storage [358])) # (!\register|Mux57~2_combout  & ((\register|reg_storage [294]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux57~2_combout ))))

	.dataa(\register|reg_storage [358]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [294]),
	.datad(\register|Mux57~2_combout ),
	.cin(gnd),
	.combout(\register|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~3 .lut_mask = 16'hBBC0;
defparam \register|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N28
cycloneive_lcell_comb \register|reg_storage[326]~feeder (
// Equation(s):
// \register|reg_storage[326]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[326]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[326]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[326]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N29
dffeas \register|reg_storage[326] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[326]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [326]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[326] .is_wysiwyg = "true";
defparam \register|reg_storage[326] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
cycloneive_lcell_comb \register|reg_storage[70]~feeder (
// Equation(s):
// \register|reg_storage[70]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[70]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N1
dffeas \register|reg_storage[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [70]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[70] .is_wysiwyg = "true";
defparam \register|reg_storage[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneive_lcell_comb \register|reg_storage[262]~feeder (
// Equation(s):
// \register|reg_storage[262]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[262]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[262]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[262]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N9
dffeas \register|reg_storage[262] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[262]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [262]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[262] .is_wysiwyg = "true";
defparam \register|reg_storage[262] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N19
dffeas \register|reg_storage[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[6] .is_wysiwyg = "true";
defparam \register|reg_storage[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneive_lcell_comb \register|Mux57~4 (
// Equation(s):
// \register|Mux57~4_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [262])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [6])))))

	.dataa(\register|reg_storage [262]),
	.datab(\register|reg_storage [6]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~4 .lut_mask = 16'hFA0C;
defparam \register|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
cycloneive_lcell_comb \register|Mux57~5 (
// Equation(s):
// \register|Mux57~5_combout  = (\rr2[1]~reg0_q  & ((\register|Mux57~4_combout  & (\register|reg_storage [326])) # (!\register|Mux57~4_combout  & ((\register|reg_storage [70]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux57~4_combout ))))

	.dataa(\register|reg_storage [326]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [70]),
	.datad(\register|Mux57~4_combout ),
	.cin(gnd),
	.combout(\register|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~5 .lut_mask = 16'hBBC0;
defparam \register|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
cycloneive_lcell_comb \register|Mux57~6 (
// Equation(s):
// \register|Mux57~6_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|Mux57~3_combout )) # (!\rr2[0]~reg0_q  & ((\register|Mux57~5_combout )))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux57~3_combout ),
	.datac(\register|Mux57~5_combout ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~6 .lut_mask = 16'hEE50;
defparam \register|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
cycloneive_lcell_comb \register|Mux57~9 (
// Equation(s):
// \register|Mux57~9_combout  = (\rr2[2]~reg0_q  & ((\register|Mux57~6_combout  & ((\register|Mux57~8_combout ))) # (!\register|Mux57~6_combout  & (\register|Mux57~1_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux57~6_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux57~1_combout ),
	.datac(\register|Mux57~8_combout ),
	.datad(\register|Mux57~6_combout ),
	.cin(gnd),
	.combout(\register|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~9 .lut_mask = 16'hF588;
defparam \register|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \register|reg_storage[998] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [998]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[998] .is_wysiwyg = "true";
defparam \register|reg_storage[998] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \register|reg_storage[972] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [972]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[972] .is_wysiwyg = "true";
defparam \register|reg_storage[972] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \register|reg_storage[838]~feeder (
// Equation(s):
// \register|reg_storage[838]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[838]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[838]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[838]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N3
dffeas \register|reg_storage[838] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[838]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [838]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[838] .is_wysiwyg = "true";
defparam \register|reg_storage[838] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \register|reg_storage[870] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [870]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[870] .is_wysiwyg = "true";
defparam \register|reg_storage[870] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneive_lcell_comb \register|Mux57~17 (
// Equation(s):
// \register|Mux57~17_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [870]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [838]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [838]),
	.datac(\register|reg_storage [870]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~17 .lut_mask = 16'hFA44;
defparam \register|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneive_lcell_comb \register|Mux57~18 (
// Equation(s):
// \register|Mux57~18_combout  = (\rr2[2]~reg0_q  & ((\register|Mux57~17_combout  & (\register|reg_storage [998])) # (!\register|Mux57~17_combout  & ((\register|reg_storage [972]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux57~17_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [998]),
	.datac(\register|reg_storage [972]),
	.datad(\register|Mux57~17_combout ),
	.cin(gnd),
	.combout(\register|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~18 .lut_mask = 16'hDDA0;
defparam \register|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \register|reg_storage[710] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [710]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[710] .is_wysiwyg = "true";
defparam \register|reg_storage[710] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \register|reg_storage[742]~feeder (
// Equation(s):
// \register|reg_storage[742]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[6]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[742]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[742]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[742]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N27
dffeas \register|reg_storage[742] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[742]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [742]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[742] .is_wysiwyg = "true";
defparam \register|reg_storage[742] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N9
dffeas \register|reg_storage[582] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [582]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[582] .is_wysiwyg = "true";
defparam \register|reg_storage[582] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N3
dffeas \register|reg_storage[614] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [614]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[614] .is_wysiwyg = "true";
defparam \register|reg_storage[614] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneive_lcell_comb \register|Mux57~10 (
// Equation(s):
// \register|Mux57~10_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [614]) # (\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [582] & ((!\rr2[2]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [582]),
	.datac(\register|reg_storage [614]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~10 .lut_mask = 16'hAAE4;
defparam \register|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneive_lcell_comb \register|Mux57~11 (
// Equation(s):
// \register|Mux57~11_combout  = (\rr2[2]~reg0_q  & ((\register|Mux57~10_combout  & ((\register|reg_storage [742]))) # (!\register|Mux57~10_combout  & (\register|reg_storage [710])))) # (!\rr2[2]~reg0_q  & (((\register|Mux57~10_combout ))))

	.dataa(\register|reg_storage [710]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [742]),
	.datad(\register|Mux57~10_combout ),
	.cin(gnd),
	.combout(\register|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~11 .lut_mask = 16'hF388;
defparam \register|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N11
dffeas \register|reg_storage[678] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [678]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[678] .is_wysiwyg = "true";
defparam \register|reg_storage[678] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \register|reg_storage[550] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [550]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[550] .is_wysiwyg = "true";
defparam \register|reg_storage[550] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \register|reg_storage[518]~feeder (
// Equation(s):
// \register|reg_storage[518]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[6]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[518]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[518]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[518]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \register|reg_storage[518] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[518]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [518]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[518] .is_wysiwyg = "true";
defparam \register|reg_storage[518] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N9
dffeas \register|reg_storage[646] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [646]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[646] .is_wysiwyg = "true";
defparam \register|reg_storage[646] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \register|Mux57~14 (
// Equation(s):
// \register|Mux57~14_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [646]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [518] & ((!\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [518]),
	.datac(\register|reg_storage [646]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~14 .lut_mask = 16'hAAE4;
defparam \register|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \register|Mux57~15 (
// Equation(s):
// \register|Mux57~15_combout  = (\rr2[0]~reg0_q  & ((\register|Mux57~14_combout  & (\register|reg_storage [678])) # (!\register|Mux57~14_combout  & ((\register|reg_storage [550]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux57~14_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [678]),
	.datac(\register|reg_storage [550]),
	.datad(\register|Mux57~14_combout ),
	.cin(gnd),
	.combout(\register|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~15 .lut_mask = 16'hDDA0;
defparam \register|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \register|reg_storage[902]~feeder (
// Equation(s):
// \register|reg_storage[902]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[902]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[902]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[902]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N23
dffeas \register|reg_storage[902] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[902]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [902]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[902] .is_wysiwyg = "true";
defparam \register|reg_storage[902] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N7
dffeas \register|reg_storage[774] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [774]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[774] .is_wysiwyg = "true";
defparam \register|reg_storage[774] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneive_lcell_comb \register|Mux57~12 (
// Equation(s):
// \register|Mux57~12_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [902])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [774])))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [902]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\register|reg_storage [774]),
	.cin(gnd),
	.combout(\register|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~12 .lut_mask = 16'hE5E0;
defparam \register|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \register|reg_storage[934] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [934]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[934] .is_wysiwyg = "true";
defparam \register|reg_storage[934] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \register|reg_storage[806]~feeder (
// Equation(s):
// \register|reg_storage[806]~feeder_combout  = \wd[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[6]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[806]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[806]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[806]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N1
dffeas \register|reg_storage[806] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[806]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [806]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[806] .is_wysiwyg = "true";
defparam \register|reg_storage[806] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \register|Mux57~13 (
// Equation(s):
// \register|Mux57~13_combout  = (\rr2[0]~reg0_q  & ((\register|Mux57~12_combout  & (\register|reg_storage [934])) # (!\register|Mux57~12_combout  & ((\register|reg_storage [806]))))) # (!\rr2[0]~reg0_q  & (\register|Mux57~12_combout ))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux57~12_combout ),
	.datac(\register|reg_storage [934]),
	.datad(\register|reg_storage [806]),
	.cin(gnd),
	.combout(\register|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~13 .lut_mask = 16'hE6C4;
defparam \register|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneive_lcell_comb \register|Mux57~16 (
// Equation(s):
// \register|Mux57~16_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|Mux57~13_combout ))) # (!\rr2[3]~reg0_q  & (\register|Mux57~15_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux57~15_combout ),
	.datad(\register|Mux57~13_combout ),
	.cin(gnd),
	.combout(\register|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~16 .lut_mask = 16'hDC98;
defparam \register|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \register|Mux57~19 (
// Equation(s):
// \register|Mux57~19_combout  = (\rr2[1]~reg0_q  & ((\register|Mux57~16_combout  & (\register|Mux57~18_combout )) # (!\register|Mux57~16_combout  & ((\register|Mux57~11_combout ))))) # (!\rr2[1]~reg0_q  & (((\register|Mux57~16_combout ))))

	.dataa(\register|Mux57~18_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux57~11_combout ),
	.datad(\register|Mux57~16_combout ),
	.cin(gnd),
	.combout(\register|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux57~19 .lut_mask = 16'hBBC0;
defparam \register|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
cycloneive_lcell_comb \r2[6]~6 (
// Equation(s):
// \r2[6]~6_combout  = (\rr2[4]~reg0_q  & ((\register|Mux57~19_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux57~9_combout ))

	.dataa(\register|Mux57~9_combout ),
	.datab(\rr2[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux57~19_combout ),
	.cin(gnd),
	.combout(\r2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \r2[6]~6 .lut_mask = 16'hEE22;
defparam \r2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
cycloneive_lcell_comb \iparse|i12[6] (
// Equation(s):
// \iparse|i12 [6] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (!instruction[26])) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((\iparse|i12 [6])))

	.dataa(instruction[26]),
	.datab(\iparse|i12 [6]),
	.datac(gnd),
	.datad(\iparse|i12[11]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i12 [6]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[6] .lut_mask = 16'h55CC;
defparam \iparse|i12[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneive_lcell_comb \Selector153~0 (
// Equation(s):
// \Selector153~0_combout  = (\iparse|i12 [6] & ((instruction[12]) # (!instruction[13])))

	.dataa(instruction[13]),
	.datab(instruction[12]),
	.datac(gnd),
	.datad(\iparse|i12 [6]),
	.cin(gnd),
	.combout(\Selector153~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector153~0 .lut_mask = 16'hDD00;
defparam \Selector153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N15
dffeas \r2[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[6]~6_combout ),
	.asdata(\Selector153~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[6]~reg0 .is_wysiwyg = "true";
defparam \r2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \register|reg_storage[901] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [901]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[901] .is_wysiwyg = "true";
defparam \register|reg_storage[901] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \register|reg_storage[773] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [773]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[773] .is_wysiwyg = "true";
defparam \register|reg_storage[773] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N17
dffeas \register|reg_storage[805] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [805]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[805] .is_wysiwyg = "true";
defparam \register|reg_storage[805] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N16
cycloneive_lcell_comb \register|Mux58~10 (
// Equation(s):
// \register|Mux58~10_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [805]) # (\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [773] & ((!\rr2[2]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [773]),
	.datac(\register|reg_storage [805]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~10 .lut_mask = 16'hAAE4;
defparam \register|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneive_lcell_comb \register|Mux58~11 (
// Equation(s):
// \register|Mux58~11_combout  = (\rr2[2]~reg0_q  & ((\register|Mux58~10_combout  & ((\register|reg_storage [933]))) # (!\register|Mux58~10_combout  & (\register|reg_storage [901])))) # (!\rr2[2]~reg0_q  & (((\register|Mux58~10_combout ))))

	.dataa(\register|reg_storage [901]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [933]),
	.datad(\register|Mux58~10_combout ),
	.cin(gnd),
	.combout(\register|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~11 .lut_mask = 16'hF388;
defparam \register|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \register|reg_storage[997] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [997]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[997] .is_wysiwyg = "true";
defparam \register|reg_storage[997] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \register|reg_storage[837]~feeder (
// Equation(s):
// \register|reg_storage[837]~feeder_combout  = \wd[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[5]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[837]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[837]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[837]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N29
dffeas \register|reg_storage[837] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[837]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [837]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[837] .is_wysiwyg = "true";
defparam \register|reg_storage[837] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \register|reg_storage[971] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [971]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[971] .is_wysiwyg = "true";
defparam \register|reg_storage[971] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneive_lcell_comb \register|Mux58~17 (
// Equation(s):
// \register|Mux58~17_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [971]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [837] & ((!\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [837]),
	.datac(\register|reg_storage [971]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~17 .lut_mask = 16'hAAE4;
defparam \register|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \register|reg_storage[869] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [869]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[869] .is_wysiwyg = "true";
defparam \register|reg_storage[869] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \register|Mux58~18 (
// Equation(s):
// \register|Mux58~18_combout  = (\register|Mux58~17_combout  & ((\register|reg_storage [997]) # ((!\rr2[0]~reg0_q )))) # (!\register|Mux58~17_combout  & (((\register|reg_storage [869] & \rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [997]),
	.datab(\register|Mux58~17_combout ),
	.datac(\register|reg_storage [869]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~18 .lut_mask = 16'hB8CC;
defparam \register|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N15
dffeas \register|reg_storage[677] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [677]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[677] .is_wysiwyg = "true";
defparam \register|reg_storage[677] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N5
dffeas \register|reg_storage[645] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [645]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[645] .is_wysiwyg = "true";
defparam \register|reg_storage[645] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \register|reg_storage[517] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [517]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[517] .is_wysiwyg = "true";
defparam \register|reg_storage[517] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \register|reg_storage[549] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [549]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[549] .is_wysiwyg = "true";
defparam \register|reg_storage[549] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \register|Mux58~14 (
// Equation(s):
// \register|Mux58~14_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [549])))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & (\register|reg_storage [517])))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [517]),
	.datad(\register|reg_storage [549]),
	.cin(gnd),
	.combout(\register|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~14 .lut_mask = 16'hBA98;
defparam \register|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \register|Mux58~15 (
// Equation(s):
// \register|Mux58~15_combout  = (\rr2[2]~reg0_q  & ((\register|Mux58~14_combout  & (\register|reg_storage [677])) # (!\register|Mux58~14_combout  & ((\register|reg_storage [645]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux58~14_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [677]),
	.datac(\register|reg_storage [645]),
	.datad(\register|Mux58~14_combout ),
	.cin(gnd),
	.combout(\register|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~15 .lut_mask = 16'hDDA0;
defparam \register|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \register|reg_storage[741] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [741]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[741] .is_wysiwyg = "true";
defparam \register|reg_storage[741] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \register|reg_storage[613] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [613]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[613] .is_wysiwyg = "true";
defparam \register|reg_storage[613] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \register|reg_storage[581] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [581]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[581] .is_wysiwyg = "true";
defparam \register|reg_storage[581] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \register|reg_storage[709]~feeder (
// Equation(s):
// \register|reg_storage[709]~feeder_combout  = \wd[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[5]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[709]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[709]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[709]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \register|reg_storage[709] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[709]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [709]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[709] .is_wysiwyg = "true";
defparam \register|reg_storage[709] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneive_lcell_comb \register|Mux58~12 (
// Equation(s):
// \register|Mux58~12_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [709]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [581]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [581]),
	.datac(\register|reg_storage [709]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~12 .lut_mask = 16'hFA44;
defparam \register|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneive_lcell_comb \register|Mux58~13 (
// Equation(s):
// \register|Mux58~13_combout  = (\rr2[0]~reg0_q  & ((\register|Mux58~12_combout  & (\register|reg_storage [741])) # (!\register|Mux58~12_combout  & ((\register|reg_storage [613]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux58~12_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [741]),
	.datac(\register|reg_storage [613]),
	.datad(\register|Mux58~12_combout ),
	.cin(gnd),
	.combout(\register|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~13 .lut_mask = 16'hDDA0;
defparam \register|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneive_lcell_comb \register|Mux58~16 (
// Equation(s):
// \register|Mux58~16_combout  = (\rr2[3]~reg0_q  & (\rr2[1]~reg0_q )) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|Mux58~13_combout ))) # (!\rr2[1]~reg0_q  & (\register|Mux58~15_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux58~15_combout ),
	.datad(\register|Mux58~13_combout ),
	.cin(gnd),
	.combout(\register|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~16 .lut_mask = 16'hDC98;
defparam \register|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneive_lcell_comb \register|Mux58~19 (
// Equation(s):
// \register|Mux58~19_combout  = (\rr2[3]~reg0_q  & ((\register|Mux58~16_combout  & ((\register|Mux58~18_combout ))) # (!\register|Mux58~16_combout  & (\register|Mux58~11_combout )))) # (!\rr2[3]~reg0_q  & (((\register|Mux58~16_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux58~11_combout ),
	.datac(\register|Mux58~18_combout ),
	.datad(\register|Mux58~16_combout ),
	.cin(gnd),
	.combout(\register|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~19 .lut_mask = 16'hF588;
defparam \register|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N29
dffeas \register|reg_storage[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [101]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[101] .is_wysiwyg = "true";
defparam \register|reg_storage[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N22
cycloneive_lcell_comb \register|reg_storage[37]~feeder (
// Equation(s):
// \register|reg_storage[37]~feeder_combout  = \wd[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[5]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[37]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N23
dffeas \register|reg_storage[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [37]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[37] .is_wysiwyg = "true";
defparam \register|reg_storage[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N12
cycloneive_lcell_comb \register|reg_storage[293]~feeder (
// Equation(s):
// \register|reg_storage[293]~feeder_combout  = \wd[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[5]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[293]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[293]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[293]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N13
dffeas \register|reg_storage[293] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[293]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [293]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[293] .is_wysiwyg = "true";
defparam \register|reg_storage[293] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N30
cycloneive_lcell_comb \register|Mux58~0 (
// Equation(s):
// \register|Mux58~0_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [293]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [37]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [37]),
	.datad(\register|reg_storage [293]),
	.cin(gnd),
	.combout(\register|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~0 .lut_mask = 16'hDC98;
defparam \register|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneive_lcell_comb \register|reg_storage[357]~feeder (
// Equation(s):
// \register|reg_storage[357]~feeder_combout  = \wd[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[5]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[357]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[357]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[357]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N31
dffeas \register|reg_storage[357] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[357]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [357]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[357] .is_wysiwyg = "true";
defparam \register|reg_storage[357] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N4
cycloneive_lcell_comb \register|Mux58~1 (
// Equation(s):
// \register|Mux58~1_combout  = (\rr2[1]~reg0_q  & ((\register|Mux58~0_combout  & ((\register|reg_storage [357]))) # (!\register|Mux58~0_combout  & (\register|reg_storage [101])))) # (!\rr2[1]~reg0_q  & (((\register|Mux58~0_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [101]),
	.datac(\register|Mux58~0_combout ),
	.datad(\register|reg_storage [357]),
	.cin(gnd),
	.combout(\register|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~1 .lut_mask = 16'hF858;
defparam \register|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N15
dffeas \register|reg_storage[165] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [165]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[165] .is_wysiwyg = "true";
defparam \register|reg_storage[165] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N10
cycloneive_lcell_comb \register|reg_storage[421]~feeder (
// Equation(s):
// \register|reg_storage[421]~feeder_combout  = \wd[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[5]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[421]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[421]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[421]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N11
dffeas \register|reg_storage[421] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[421]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [421]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[421] .is_wysiwyg = "true";
defparam \register|reg_storage[421] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N14
cycloneive_lcell_comb \register|Mux58~7 (
// Equation(s):
// \register|Mux58~7_combout  = (\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [421])))) # (!\rr2[3]~reg0_q  & (!\rr2[1]~reg0_q  & (\register|reg_storage [165])))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [165]),
	.datad(\register|reg_storage [421]),
	.cin(gnd),
	.combout(\register|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~7 .lut_mask = 16'hBA98;
defparam \register|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N15
dffeas \register|reg_storage[485] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [485]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[485] .is_wysiwyg = "true";
defparam \register|reg_storage[485] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N21
dffeas \register|reg_storage[229] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [229]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[229] .is_wysiwyg = "true";
defparam \register|reg_storage[229] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
cycloneive_lcell_comb \register|Mux58~8 (
// Equation(s):
// \register|Mux58~8_combout  = (\register|Mux58~7_combout  & ((\register|reg_storage [485]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux58~7_combout  & (((\register|reg_storage [229] & \rr2[1]~reg0_q ))))

	.dataa(\register|Mux58~7_combout ),
	.datab(\register|reg_storage [485]),
	.datac(\register|reg_storage [229]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~8 .lut_mask = 16'hD8AA;
defparam \register|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N23
dffeas \register|reg_storage[325] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [325]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[325] .is_wysiwyg = "true";
defparam \register|reg_storage[325] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N29
dffeas \register|reg_storage[261] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [261]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[261] .is_wysiwyg = "true";
defparam \register|reg_storage[261] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y23_N31
dffeas \register|reg_storage[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [69]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[69] .is_wysiwyg = "true";
defparam \register|reg_storage[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
cycloneive_lcell_comb \register|reg_storage[5]~feeder (
// Equation(s):
// \register|reg_storage[5]~feeder_combout  = \wd[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[5]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[5]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N5
dffeas \register|reg_storage[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[5] .is_wysiwyg = "true";
defparam \register|reg_storage[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N30
cycloneive_lcell_comb \register|Mux58~4 (
// Equation(s):
// \register|Mux58~4_combout  = (\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q ) # ((\register|reg_storage [69])))) # (!\rr2[1]~reg0_q  & (!\rr2[3]~reg0_q  & ((\register|reg_storage [5]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [69]),
	.datad(\register|reg_storage [5]),
	.cin(gnd),
	.combout(\register|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~4 .lut_mask = 16'hB9A8;
defparam \register|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
cycloneive_lcell_comb \register|Mux58~5 (
// Equation(s):
// \register|Mux58~5_combout  = (\rr2[3]~reg0_q  & ((\register|Mux58~4_combout  & (\register|reg_storage [325])) # (!\register|Mux58~4_combout  & ((\register|reg_storage [261]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux58~4_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [325]),
	.datac(\register|reg_storage [261]),
	.datad(\register|Mux58~4_combout ),
	.cin(gnd),
	.combout(\register|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~5 .lut_mask = 16'hDDA0;
defparam \register|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
cycloneive_lcell_comb \register|reg_storage[453]~feeder (
// Equation(s):
// \register|reg_storage[453]~feeder_combout  = \wd[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[5]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[453]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[453]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[453]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N21
dffeas \register|reg_storage[453] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[453]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [453]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[453] .is_wysiwyg = "true";
defparam \register|reg_storage[453] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N28
cycloneive_lcell_comb \register|reg_storage[389]~feeder (
// Equation(s):
// \register|reg_storage[389]~feeder_combout  = \wd[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[5]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[389]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[389]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[389]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N29
dffeas \register|reg_storage[389] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[389]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [389]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[389] .is_wysiwyg = "true";
defparam \register|reg_storage[389] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N19
dffeas \register|reg_storage[197] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [197]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[197] .is_wysiwyg = "true";
defparam \register|reg_storage[197] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N31
dffeas \register|reg_storage[133] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [133]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[133] .is_wysiwyg = "true";
defparam \register|reg_storage[133] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
cycloneive_lcell_comb \register|Mux58~2 (
// Equation(s):
// \register|Mux58~2_combout  = (\rr2[3]~reg0_q  & (\rr2[1]~reg0_q )) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [197])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [133])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [197]),
	.datad(\register|reg_storage [133]),
	.cin(gnd),
	.combout(\register|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~2 .lut_mask = 16'hD9C8;
defparam \register|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
cycloneive_lcell_comb \register|Mux58~3 (
// Equation(s):
// \register|Mux58~3_combout  = (\rr2[3]~reg0_q  & ((\register|Mux58~2_combout  & (\register|reg_storage [453])) # (!\register|Mux58~2_combout  & ((\register|reg_storage [389]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux58~2_combout ))))

	.dataa(\register|reg_storage [453]),
	.datab(\register|reg_storage [389]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux58~2_combout ),
	.cin(gnd),
	.combout(\register|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~3 .lut_mask = 16'hAFC0;
defparam \register|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
cycloneive_lcell_comb \register|Mux58~6 (
// Equation(s):
// \register|Mux58~6_combout  = (\rr2[2]~reg0_q  & (((\register|Mux58~3_combout ) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|Mux58~5_combout  & ((!\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux58~5_combout ),
	.datac(\register|Mux58~3_combout ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~6 .lut_mask = 16'hAAE4;
defparam \register|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N22
cycloneive_lcell_comb \register|Mux58~9 (
// Equation(s):
// \register|Mux58~9_combout  = (\rr2[0]~reg0_q  & ((\register|Mux58~6_combout  & ((\register|Mux58~8_combout ))) # (!\register|Mux58~6_combout  & (\register|Mux58~1_combout )))) # (!\rr2[0]~reg0_q  & (((\register|Mux58~6_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux58~1_combout ),
	.datac(\register|Mux58~8_combout ),
	.datad(\register|Mux58~6_combout ),
	.cin(gnd),
	.combout(\register|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux58~9 .lut_mask = 16'hF588;
defparam \register|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneive_lcell_comb \r2[5]~5 (
// Equation(s):
// \r2[5]~5_combout  = (\rr2[4]~reg0_q  & (\register|Mux58~19_combout )) # (!\rr2[4]~reg0_q  & ((\register|Mux58~9_combout )))

	.dataa(\register|Mux58~19_combout ),
	.datab(\rr2[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux58~9_combout ),
	.cin(gnd),
	.combout(\r2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \r2[5]~5 .lut_mask = 16'hBB88;
defparam \r2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneive_lcell_comb \iparse|i12[5] (
// Equation(s):
// \iparse|i12 [5] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((!instruction[25]))) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (\iparse|i12 [5]))

	.dataa(\iparse|i12 [5]),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\iparse|i12[11]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i12 [5]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[5] .lut_mask = 16'h0FAA;
defparam \iparse|i12[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneive_lcell_comb \Selector154~0 (
// Equation(s):
// \Selector154~0_combout  = (\iparse|i12 [5] & ((instruction[12]) # (!instruction[13])))

	.dataa(instruction[12]),
	.datab(gnd),
	.datac(instruction[13]),
	.datad(\iparse|i12 [5]),
	.cin(gnd),
	.combout(\Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector154~0 .lut_mask = 16'hAF00;
defparam \Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N17
dffeas \r2[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[5]~5_combout ),
	.asdata(\Selector154~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[5]~reg0 .is_wysiwyg = "true";
defparam \r2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N23
dffeas \r1[4]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector123~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[4]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[4]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[4]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N8
cycloneive_lcell_comb \my_alu|Add1~8 (
// Equation(s):
// \my_alu|Add1~8_combout  = ((\r1[4]~reg0_Duplicate_2_q  $ (\r2[4]~reg0_q  $ (\my_alu|Add1~7 )))) # (GND)
// \my_alu|Add1~9  = CARRY((\r1[4]~reg0_Duplicate_2_q  & ((!\my_alu|Add1~7 ) # (!\r2[4]~reg0_q ))) # (!\r1[4]~reg0_Duplicate_2_q  & (!\r2[4]~reg0_q  & !\my_alu|Add1~7 )))

	.dataa(\r1[4]~reg0_Duplicate_2_q ),
	.datab(\r2[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~7 ),
	.combout(\my_alu|Add1~8_combout ),
	.cout(\my_alu|Add1~9 ));
// synopsys translate_off
defparam \my_alu|Add1~8 .lut_mask = 16'h962B;
defparam \my_alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N10
cycloneive_lcell_comb \my_alu|Add1~10 (
// Equation(s):
// \my_alu|Add1~10_combout  = (\r1[5]~reg0_Duplicate_2_q  & ((\r2[5]~reg0_q  & (!\my_alu|Add1~9 )) # (!\r2[5]~reg0_q  & (\my_alu|Add1~9  & VCC)))) # (!\r1[5]~reg0_Duplicate_2_q  & ((\r2[5]~reg0_q  & ((\my_alu|Add1~9 ) # (GND))) # (!\r2[5]~reg0_q  & 
// (!\my_alu|Add1~9 ))))
// \my_alu|Add1~11  = CARRY((\r1[5]~reg0_Duplicate_2_q  & (\r2[5]~reg0_q  & !\my_alu|Add1~9 )) # (!\r1[5]~reg0_Duplicate_2_q  & ((\r2[5]~reg0_q ) # (!\my_alu|Add1~9 ))))

	.dataa(\r1[5]~reg0_Duplicate_2_q ),
	.datab(\r2[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~9 ),
	.combout(\my_alu|Add1~10_combout ),
	.cout(\my_alu|Add1~11 ));
// synopsys translate_off
defparam \my_alu|Add1~10 .lut_mask = 16'h694D;
defparam \my_alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N12
cycloneive_lcell_comb \my_alu|Add1~12 (
// Equation(s):
// \my_alu|Add1~12_combout  = ((\r1[6]~reg0_Duplicate_2_q  $ (\r2[6]~reg0_q  $ (\my_alu|Add1~11 )))) # (GND)
// \my_alu|Add1~13  = CARRY((\r1[6]~reg0_Duplicate_2_q  & ((!\my_alu|Add1~11 ) # (!\r2[6]~reg0_q ))) # (!\r1[6]~reg0_Duplicate_2_q  & (!\r2[6]~reg0_q  & !\my_alu|Add1~11 )))

	.dataa(\r1[6]~reg0_Duplicate_2_q ),
	.datab(\r2[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~11 ),
	.combout(\my_alu|Add1~12_combout ),
	.cout(\my_alu|Add1~13 ));
// synopsys translate_off
defparam \my_alu|Add1~12 .lut_mask = 16'h962B;
defparam \my_alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N14
cycloneive_lcell_comb \my_alu|Add1~14 (
// Equation(s):
// \my_alu|Add1~14_combout  = (\r2[7]~reg0_q  & ((\r1[7]~reg0_Duplicate_2_q  & (!\my_alu|Add1~13 )) # (!\r1[7]~reg0_Duplicate_2_q  & ((\my_alu|Add1~13 ) # (GND))))) # (!\r2[7]~reg0_q  & ((\r1[7]~reg0_Duplicate_2_q  & (\my_alu|Add1~13  & VCC)) # 
// (!\r1[7]~reg0_Duplicate_2_q  & (!\my_alu|Add1~13 ))))
// \my_alu|Add1~15  = CARRY((\r2[7]~reg0_q  & ((!\my_alu|Add1~13 ) # (!\r1[7]~reg0_Duplicate_2_q ))) # (!\r2[7]~reg0_q  & (!\r1[7]~reg0_Duplicate_2_q  & !\my_alu|Add1~13 )))

	.dataa(\r2[7]~reg0_q ),
	.datab(\r1[7]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~13 ),
	.combout(\my_alu|Add1~14_combout ),
	.cout(\my_alu|Add1~15 ));
// synopsys translate_off
defparam \my_alu|Add1~14 .lut_mask = 16'h692B;
defparam \my_alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N8
cycloneive_lcell_comb \my_alu|Add0~8 (
// Equation(s):
// \my_alu|Add0~8_combout  = ((\r2[4]~reg0_q  $ (\r1[4]~reg0_Duplicate_2_q  $ (!\my_alu|Add0~7 )))) # (GND)
// \my_alu|Add0~9  = CARRY((\r2[4]~reg0_q  & ((\r1[4]~reg0_Duplicate_2_q ) # (!\my_alu|Add0~7 ))) # (!\r2[4]~reg0_q  & (\r1[4]~reg0_Duplicate_2_q  & !\my_alu|Add0~7 )))

	.dataa(\r2[4]~reg0_q ),
	.datab(\r1[4]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~7 ),
	.combout(\my_alu|Add0~8_combout ),
	.cout(\my_alu|Add0~9 ));
// synopsys translate_off
defparam \my_alu|Add0~8 .lut_mask = 16'h698E;
defparam \my_alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N10
cycloneive_lcell_comb \my_alu|Add0~10 (
// Equation(s):
// \my_alu|Add0~10_combout  = (\r1[5]~reg0_Duplicate_2_q  & ((\r2[5]~reg0_q  & (\my_alu|Add0~9  & VCC)) # (!\r2[5]~reg0_q  & (!\my_alu|Add0~9 )))) # (!\r1[5]~reg0_Duplicate_2_q  & ((\r2[5]~reg0_q  & (!\my_alu|Add0~9 )) # (!\r2[5]~reg0_q  & ((\my_alu|Add0~9 ) 
// # (GND)))))
// \my_alu|Add0~11  = CARRY((\r1[5]~reg0_Duplicate_2_q  & (!\r2[5]~reg0_q  & !\my_alu|Add0~9 )) # (!\r1[5]~reg0_Duplicate_2_q  & ((!\my_alu|Add0~9 ) # (!\r2[5]~reg0_q ))))

	.dataa(\r1[5]~reg0_Duplicate_2_q ),
	.datab(\r2[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~9 ),
	.combout(\my_alu|Add0~10_combout ),
	.cout(\my_alu|Add0~11 ));
// synopsys translate_off
defparam \my_alu|Add0~10 .lut_mask = 16'h9617;
defparam \my_alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N12
cycloneive_lcell_comb \my_alu|Add0~12 (
// Equation(s):
// \my_alu|Add0~12_combout  = ((\r2[6]~reg0_q  $ (\r1[6]~reg0_Duplicate_2_q  $ (!\my_alu|Add0~11 )))) # (GND)
// \my_alu|Add0~13  = CARRY((\r2[6]~reg0_q  & ((\r1[6]~reg0_Duplicate_2_q ) # (!\my_alu|Add0~11 ))) # (!\r2[6]~reg0_q  & (\r1[6]~reg0_Duplicate_2_q  & !\my_alu|Add0~11 )))

	.dataa(\r2[6]~reg0_q ),
	.datab(\r1[6]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~11 ),
	.combout(\my_alu|Add0~12_combout ),
	.cout(\my_alu|Add0~13 ));
// synopsys translate_off
defparam \my_alu|Add0~12 .lut_mask = 16'h698E;
defparam \my_alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N14
cycloneive_lcell_comb \my_alu|Add0~14 (
// Equation(s):
// \my_alu|Add0~14_combout  = (\r1[7]~reg0_Duplicate_2_q  & ((\r2[7]~reg0_q  & (\my_alu|Add0~13  & VCC)) # (!\r2[7]~reg0_q  & (!\my_alu|Add0~13 )))) # (!\r1[7]~reg0_Duplicate_2_q  & ((\r2[7]~reg0_q  & (!\my_alu|Add0~13 )) # (!\r2[7]~reg0_q  & 
// ((\my_alu|Add0~13 ) # (GND)))))
// \my_alu|Add0~15  = CARRY((\r1[7]~reg0_Duplicate_2_q  & (!\r2[7]~reg0_q  & !\my_alu|Add0~13 )) # (!\r1[7]~reg0_Duplicate_2_q  & ((!\my_alu|Add0~13 ) # (!\r2[7]~reg0_q ))))

	.dataa(\r1[7]~reg0_Duplicate_2_q ),
	.datab(\r2[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~13 ),
	.combout(\my_alu|Add0~14_combout ),
	.cout(\my_alu|Add0~15 ));
// synopsys translate_off
defparam \my_alu|Add0~14 .lut_mask = 16'h9617;
defparam \my_alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
cycloneive_lcell_comb \my_alu|Selector26~4 (
// Equation(s):
// \my_alu|Selector26~4_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & ((\my_alu|Add0~14_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Add1~14_combout )))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Add1~14_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Add0~14_combout ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~4 .lut_mask = 16'hC0BB;
defparam \my_alu|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneive_lcell_comb \my_alu|Selector26~5 (
// Equation(s):
// \my_alu|Selector26~5_combout  = (\r1[7]~reg0_Duplicate_2_q  & ((\my_alu|Selector26~4_combout ) # ((!\alu_control[1]~reg0_q  & \r2[7]~reg0_q )))) # (!\r1[7]~reg0_Duplicate_2_q  & (\my_alu|Selector26~4_combout  & ((\alu_control[1]~reg0_q ) # (\r2[7]~reg0_q 
// ))))

	.dataa(\r1[7]~reg0_Duplicate_2_q ),
	.datab(\my_alu|Selector26~4_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\r2[7]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~5 .lut_mask = 16'hCEC8;
defparam \my_alu|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \my_alu|Selector30~2 (
// Equation(s):
// \my_alu|Selector30~2_combout  = (\alu_control[3]~reg0_q ) # (!\alu_control[1]~reg0_q )

	.dataa(gnd),
	.datab(\alu_control[1]~reg0_q ),
	.datac(gnd),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~2 .lut_mask = 16'hFF33;
defparam \my_alu|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N5
dffeas \r1[8]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector119~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[8]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[8]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[8]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneive_lcell_comb \register|reg_storage[200]~feeder (
// Equation(s):
// \register|reg_storage[200]~feeder_combout  = \wd[8]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[8]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[200]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[200]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[200]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N5
dffeas \register|reg_storage[200] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[200]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [200]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[200] .is_wysiwyg = "true";
defparam \register|reg_storage[200] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
cycloneive_lcell_comb \register|reg_storage[456]~feeder (
// Equation(s):
// \register|reg_storage[456]~feeder_combout  = \wd[8]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[8]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[456]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[456]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[456]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N31
dffeas \register|reg_storage[456] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[456]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [456]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[456] .is_wysiwyg = "true";
defparam \register|reg_storage[456] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N1
dffeas \register|reg_storage[392] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [392]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[392] .is_wysiwyg = "true";
defparam \register|reg_storage[392] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N3
dffeas \register|reg_storage[136] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [136]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[136] .is_wysiwyg = "true";
defparam \register|reg_storage[136] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneive_lcell_comb \register|Mux55~0 (
// Equation(s):
// \register|Mux55~0_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [392])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [136])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [392]),
	.datac(\register|reg_storage [136]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~0 .lut_mask = 16'hEE50;
defparam \register|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneive_lcell_comb \register|Mux55~1 (
// Equation(s):
// \register|Mux55~1_combout  = (\rr2[1]~reg0_q  & ((\register|Mux55~0_combout  & ((\register|reg_storage [456]))) # (!\register|Mux55~0_combout  & (\register|reg_storage [200])))) # (!\rr2[1]~reg0_q  & (((\register|Mux55~0_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [200]),
	.datac(\register|reg_storage [456]),
	.datad(\register|Mux55~0_combout ),
	.cin(gnd),
	.combout(\register|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~1 .lut_mask = 16'hF588;
defparam \register|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N18
cycloneive_lcell_comb \register|reg_storage[8]~feeder (
// Equation(s):
// \register|reg_storage[8]~feeder_combout  = \wd[8]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[8]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[8]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N19
dffeas \register|reg_storage[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[8] .is_wysiwyg = "true";
defparam \register|reg_storage[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N28
cycloneive_lcell_comb \register|reg_storage[264]~feeder (
// Equation(s):
// \register|reg_storage[264]~feeder_combout  = \wd[8]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[8]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[264]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[264]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[264]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N29
dffeas \register|reg_storage[264] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[264]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [264]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[264] .is_wysiwyg = "true";
defparam \register|reg_storage[264] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneive_lcell_comb \register|Mux55~4 (
// Equation(s):
// \register|Mux55~4_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q ) # (\register|reg_storage [264])))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [8] & (!\rr2[1]~reg0_q )))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [8]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|reg_storage [264]),
	.cin(gnd),
	.combout(\register|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~4 .lut_mask = 16'hAEA4;
defparam \register|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N31
dffeas \register|reg_storage[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [72]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[72] .is_wysiwyg = "true";
defparam \register|reg_storage[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N16
cycloneive_lcell_comb \register|reg_storage[328]~feeder (
// Equation(s):
// \register|reg_storage[328]~feeder_combout  = \wd[8]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[8]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[328]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[328]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[328]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N17
dffeas \register|reg_storage[328] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[328]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [328]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[328] .is_wysiwyg = "true";
defparam \register|reg_storage[328] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
cycloneive_lcell_comb \register|Mux55~5 (
// Equation(s):
// \register|Mux55~5_combout  = (\register|Mux55~4_combout  & (((\register|reg_storage [328])) # (!\rr2[1]~reg0_q ))) # (!\register|Mux55~4_combout  & (\rr2[1]~reg0_q  & (\register|reg_storage [72])))

	.dataa(\register|Mux55~4_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [72]),
	.datad(\register|reg_storage [328]),
	.cin(gnd),
	.combout(\register|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~5 .lut_mask = 16'hEA62;
defparam \register|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N13
dffeas \register|reg_storage[360] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [360]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[360] .is_wysiwyg = "true";
defparam \register|reg_storage[360] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N15
dffeas \register|reg_storage[296] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [296]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[296] .is_wysiwyg = "true";
defparam \register|reg_storage[296] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N7
dffeas \register|reg_storage[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [40]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[40] .is_wysiwyg = "true";
defparam \register|reg_storage[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N21
dffeas \register|reg_storage[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [104]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[104] .is_wysiwyg = "true";
defparam \register|reg_storage[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N20
cycloneive_lcell_comb \register|Mux55~2 (
// Equation(s):
// \register|Mux55~2_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [104]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [40] & ((!\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [40]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [104]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~2 .lut_mask = 16'hCCE2;
defparam \register|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N14
cycloneive_lcell_comb \register|Mux55~3 (
// Equation(s):
// \register|Mux55~3_combout  = (\rr2[3]~reg0_q  & ((\register|Mux55~2_combout  & (\register|reg_storage [360])) # (!\register|Mux55~2_combout  & ((\register|reg_storage [296]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux55~2_combout ))))

	.dataa(\register|reg_storage [360]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [296]),
	.datad(\register|Mux55~2_combout ),
	.cin(gnd),
	.combout(\register|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~3 .lut_mask = 16'hBBC0;
defparam \register|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N8
cycloneive_lcell_comb \register|Mux55~6 (
// Equation(s):
// \register|Mux55~6_combout  = (\rr2[0]~reg0_q  & (((\register|Mux55~3_combout ) # (\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|Mux55~5_combout  & ((!\rr2[2]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux55~5_combout ),
	.datac(\register|Mux55~3_combout ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~6 .lut_mask = 16'hAAE4;
defparam \register|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N23
dffeas \register|reg_storage[488] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [488]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[488] .is_wysiwyg = "true";
defparam \register|reg_storage[488] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N1
dffeas \register|reg_storage[424] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [424]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[424] .is_wysiwyg = "true";
defparam \register|reg_storage[424] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneive_lcell_comb \register|reg_storage[232]~feeder (
// Equation(s):
// \register|reg_storage[232]~feeder_combout  = \wd[8]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[8]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[232]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[232]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[232]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N29
dffeas \register|reg_storage[232] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[232]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [232]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[232] .is_wysiwyg = "true";
defparam \register|reg_storage[232] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N27
dffeas \register|reg_storage[168] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [168]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[168] .is_wysiwyg = "true";
defparam \register|reg_storage[168] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneive_lcell_comb \register|Mux55~7 (
// Equation(s):
// \register|Mux55~7_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [232])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [168])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [232]),
	.datac(\register|reg_storage [168]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~7 .lut_mask = 16'hEE50;
defparam \register|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneive_lcell_comb \register|Mux55~8 (
// Equation(s):
// \register|Mux55~8_combout  = (\rr2[3]~reg0_q  & ((\register|Mux55~7_combout  & (\register|reg_storage [488])) # (!\register|Mux55~7_combout  & ((\register|reg_storage [424]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux55~7_combout ))))

	.dataa(\register|reg_storage [488]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [424]),
	.datad(\register|Mux55~7_combout ),
	.cin(gnd),
	.combout(\register|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~8 .lut_mask = 16'hBBC0;
defparam \register|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
cycloneive_lcell_comb \register|Mux55~9 (
// Equation(s):
// \register|Mux55~9_combout  = (\rr2[2]~reg0_q  & ((\register|Mux55~6_combout  & ((\register|Mux55~8_combout ))) # (!\register|Mux55~6_combout  & (\register|Mux55~1_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux55~6_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux55~1_combout ),
	.datac(\register|Mux55~6_combout ),
	.datad(\register|Mux55~8_combout ),
	.cin(gnd),
	.combout(\register|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~9 .lut_mask = 16'hF858;
defparam \register|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \register|reg_storage[712] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [712]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[712] .is_wysiwyg = "true";
defparam \register|reg_storage[712] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N27
dffeas \register|reg_storage[744] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [744]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[744] .is_wysiwyg = "true";
defparam \register|reg_storage[744] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N27
dffeas \register|reg_storage[584] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [584]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[584] .is_wysiwyg = "true";
defparam \register|reg_storage[584] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N29
dffeas \register|reg_storage[616] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [616]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[616] .is_wysiwyg = "true";
defparam \register|reg_storage[616] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneive_lcell_comb \register|Mux55~10 (
// Equation(s):
// \register|Mux55~10_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [616]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [584]))))

	.dataa(\register|reg_storage [584]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [616]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~10 .lut_mask = 16'hFC22;
defparam \register|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \register|Mux55~11 (
// Equation(s):
// \register|Mux55~11_combout  = (\rr2[2]~reg0_q  & ((\register|Mux55~10_combout  & ((\register|reg_storage [744]))) # (!\register|Mux55~10_combout  & (\register|reg_storage [712])))) # (!\rr2[2]~reg0_q  & (((\register|Mux55~10_combout ))))

	.dataa(\register|reg_storage [712]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [744]),
	.datad(\register|Mux55~10_combout ),
	.cin(gnd),
	.combout(\register|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~11 .lut_mask = 16'hF388;
defparam \register|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N15
dffeas \register|reg_storage[776] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [776]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[776] .is_wysiwyg = "true";
defparam \register|reg_storage[776] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \register|reg_storage[904]~feeder (
// Equation(s):
// \register|reg_storage[904]~feeder_combout  = \wd[8]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[8]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[904]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[904]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[904]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N17
dffeas \register|reg_storage[904] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[904]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [904]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[904] .is_wysiwyg = "true";
defparam \register|reg_storage[904] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \register|Mux55~12 (
// Equation(s):
// \register|Mux55~12_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [904]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [776] & ((!\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [776]),
	.datab(\register|reg_storage [904]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~12 .lut_mask = 16'hF0CA;
defparam \register|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \register|reg_storage[936] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [936]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[936] .is_wysiwyg = "true";
defparam \register|reg_storage[936] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \register|reg_storage[808] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [808]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[808] .is_wysiwyg = "true";
defparam \register|reg_storage[808] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \register|Mux55~13 (
// Equation(s):
// \register|Mux55~13_combout  = (\register|Mux55~12_combout  & ((\register|reg_storage [936]) # ((!\rr2[0]~reg0_q )))) # (!\register|Mux55~12_combout  & (((\register|reg_storage [808] & \rr2[0]~reg0_q ))))

	.dataa(\register|Mux55~12_combout ),
	.datab(\register|reg_storage [936]),
	.datac(\register|reg_storage [808]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~13 .lut_mask = 16'hD8AA;
defparam \register|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N11
dffeas \register|reg_storage[680] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [680]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[680] .is_wysiwyg = "true";
defparam \register|reg_storage[680] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \register|reg_storage[552] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [552]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[552] .is_wysiwyg = "true";
defparam \register|reg_storage[552] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \register|reg_storage[648] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [648]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[648] .is_wysiwyg = "true";
defparam \register|reg_storage[648] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \register|reg_storage[520]~feeder (
// Equation(s):
// \register|reg_storage[520]~feeder_combout  = \wd[8]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[8]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[520]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[520]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[520]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \register|reg_storage[520] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[520]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [520]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[520] .is_wysiwyg = "true";
defparam \register|reg_storage[520] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \register|Mux55~14 (
// Equation(s):
// \register|Mux55~14_combout  = (\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q ) # ((\register|reg_storage [648])))) # (!\rr2[2]~reg0_q  & (!\rr2[0]~reg0_q  & ((\register|reg_storage [520]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [648]),
	.datad(\register|reg_storage [520]),
	.cin(gnd),
	.combout(\register|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~14 .lut_mask = 16'hB9A8;
defparam \register|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \register|Mux55~15 (
// Equation(s):
// \register|Mux55~15_combout  = (\rr2[0]~reg0_q  & ((\register|Mux55~14_combout  & (\register|reg_storage [680])) # (!\register|Mux55~14_combout  & ((\register|reg_storage [552]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux55~14_combout ))))

	.dataa(\register|reg_storage [680]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [552]),
	.datad(\register|Mux55~14_combout ),
	.cin(gnd),
	.combout(\register|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~15 .lut_mask = 16'hBBC0;
defparam \register|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \register|Mux55~16 (
// Equation(s):
// \register|Mux55~16_combout  = (\rr2[3]~reg0_q  & ((\register|Mux55~13_combout ) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((!\rr2[1]~reg0_q  & \register|Mux55~15_combout ))))

	.dataa(\register|Mux55~13_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux55~15_combout ),
	.cin(gnd),
	.combout(\register|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~16 .lut_mask = 16'hCBC8;
defparam \register|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N31
dffeas \register|reg_storage[840] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [840]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[840] .is_wysiwyg = "true";
defparam \register|reg_storage[840] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \register|reg_storage[872] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [872]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[872] .is_wysiwyg = "true";
defparam \register|reg_storage[872] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \register|Mux55~17 (
// Equation(s):
// \register|Mux55~17_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [872]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [840]))))

	.dataa(\register|reg_storage [840]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [872]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~17 .lut_mask = 16'hFC22;
defparam \register|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \register|reg_storage[1000]~feeder (
// Equation(s):
// \register|reg_storage[1000]~feeder_combout  = \wd[8]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[8]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[1000]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[1000]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[1000]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \register|reg_storage[1000] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[1000]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1000]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1000] .is_wysiwyg = "true";
defparam \register|reg_storage[1000] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \register|Mux55~18 (
// Equation(s):
// \register|Mux55~18_combout  = (\register|Mux55~17_combout  & ((\register|reg_storage [1000]) # ((!\rr2[2]~reg0_q )))) # (!\register|Mux55~17_combout  & (((\register|reg_storage [974] & \rr2[2]~reg0_q ))))

	.dataa(\register|Mux55~17_combout ),
	.datab(\register|reg_storage [1000]),
	.datac(\register|reg_storage [974]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~18 .lut_mask = 16'hD8AA;
defparam \register|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \register|Mux55~19 (
// Equation(s):
// \register|Mux55~19_combout  = (\rr2[1]~reg0_q  & ((\register|Mux55~16_combout  & ((\register|Mux55~18_combout ))) # (!\register|Mux55~16_combout  & (\register|Mux55~11_combout )))) # (!\rr2[1]~reg0_q  & (((\register|Mux55~16_combout ))))

	.dataa(\register|Mux55~11_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux55~16_combout ),
	.datad(\register|Mux55~18_combout ),
	.cin(gnd),
	.combout(\register|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux55~19 .lut_mask = 16'hF838;
defparam \register|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneive_lcell_comb \r2[8]~8 (
// Equation(s):
// \r2[8]~8_combout  = (\rr2[4]~reg0_q  & ((\register|Mux55~19_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux55~9_combout ))

	.dataa(\register|Mux55~9_combout ),
	.datab(\rr2[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux55~19_combout ),
	.cin(gnd),
	.combout(\r2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \r2[8]~8 .lut_mask = 16'hEE22;
defparam \r2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
cycloneive_lcell_comb \iparse|i12[8] (
// Equation(s):
// \iparse|i12 [8] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (!instruction[28])) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((\iparse|i12 [8])))

	.dataa(instruction[28]),
	.datab(\iparse|i12 [8]),
	.datac(gnd),
	.datad(\iparse|i12[11]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i12 [8]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[8] .lut_mask = 16'h55CC;
defparam \iparse|i12[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N4
cycloneive_lcell_comb \Selector151~0 (
// Equation(s):
// \Selector151~0_combout  = (\iparse|i12 [8] & ((instruction[12]) # (!instruction[13])))

	.dataa(instruction[13]),
	.datab(instruction[12]),
	.datac(gnd),
	.datad(\iparse|i12 [8]),
	.cin(gnd),
	.combout(\Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector151~0 .lut_mask = 16'hDD00;
defparam \Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N19
dffeas \r2[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[8]~8_combout ),
	.asdata(\Selector151~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[8]~reg0 .is_wysiwyg = "true";
defparam \r2[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N10
cycloneive_lcell_comb \my_alu|Selector25~0 (
// Equation(s):
// \my_alu|Selector25~0_combout  = (\alu_control[0]~reg0_q  & (\r1[8]~reg0_Duplicate_2_q  $ (\r2[8]~reg0_q )))

	.dataa(\r1[8]~reg0_Duplicate_2_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\r2[8]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~0 .lut_mask = 16'h4848;
defparam \my_alu|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
cycloneive_lcell_comb \my_alu|Selector5~0 (
// Equation(s):
// \my_alu|Selector5~0_combout  = (\alu_control[3]~reg0_q  & ((\alu_control[2]~reg0_q ) # ((\alu_control[1]~reg0_q ) # (!\alu_control[0]~reg0_q ))))

	.dataa(\alu_control[2]~reg0_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~0 .lut_mask = 16'hFB00;
defparam \my_alu|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \my_alu|Selector12~2 (
// Equation(s):
// \my_alu|Selector12~2_combout  = (!\alu_control[2]~reg0_q  & ((\alu_control[1]~reg0_q ) # (\r2[4]~reg0_q )))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\alu_control[2]~reg0_q ),
	.datac(gnd),
	.datad(\r2[4]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~2 .lut_mask = 16'h3322;
defparam \my_alu|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \register|reg_storage[600] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [600]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[600] .is_wysiwyg = "true";
defparam \register|reg_storage[600] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneive_lcell_comb \register|Mux39~0 (
// Equation(s):
// \register|Mux39~0_combout  = (\rr2[2]~reg0_q  & (\rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [632]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [600]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [600]),
	.datad(\register|reg_storage [632]),
	.cin(gnd),
	.combout(\register|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~0 .lut_mask = 16'hDC98;
defparam \register|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N31
dffeas \register|reg_storage[728] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [728]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[728] .is_wysiwyg = "true";
defparam \register|reg_storage[728] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \register|reg_storage[760] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [760]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[760] .is_wysiwyg = "true";
defparam \register|reg_storage[760] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneive_lcell_comb \register|Mux39~1 (
// Equation(s):
// \register|Mux39~1_combout  = (\register|Mux39~0_combout  & (((\register|reg_storage [760]) # (!\rr2[2]~reg0_q )))) # (!\register|Mux39~0_combout  & (\register|reg_storage [728] & ((\rr2[2]~reg0_q ))))

	.dataa(\register|Mux39~0_combout ),
	.datab(\register|reg_storage [728]),
	.datac(\register|reg_storage [760]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~1 .lut_mask = 16'hE4AA;
defparam \register|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \register|reg_storage[1016]~feeder (
// Equation(s):
// \register|reg_storage[1016]~feeder_combout  = \wd[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[24]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[1016]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[1016]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[1016]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \register|reg_storage[1016] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[1016]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1016]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1016] .is_wysiwyg = "true";
defparam \register|reg_storage[1016] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \register|reg_storage[990] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [990]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[990] .is_wysiwyg = "true";
defparam \register|reg_storage[990] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneive_lcell_comb \register|reg_storage[888]~feeder (
// Equation(s):
// \register|reg_storage[888]~feeder_combout  = \wd[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[24]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[888]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[888]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[888]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N29
dffeas \register|reg_storage[888] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[888]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [888]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[888] .is_wysiwyg = "true";
defparam \register|reg_storage[888] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneive_lcell_comb \register|reg_storage[856]~feeder (
// Equation(s):
// \register|reg_storage[856]~feeder_combout  = \wd[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[24]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[856]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[856]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[856]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N19
dffeas \register|reg_storage[856] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[856]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [856]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[856] .is_wysiwyg = "true";
defparam \register|reg_storage[856] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneive_lcell_comb \register|Mux39~7 (
// Equation(s):
// \register|Mux39~7_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [888]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((!\rr2[2]~reg0_q  & \register|reg_storage [856]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [888]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\register|reg_storage [856]),
	.cin(gnd),
	.combout(\register|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~7 .lut_mask = 16'hADA8;
defparam \register|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \register|Mux39~8 (
// Equation(s):
// \register|Mux39~8_combout  = (\rr2[2]~reg0_q  & ((\register|Mux39~7_combout  & (\register|reg_storage [1016])) # (!\register|Mux39~7_combout  & ((\register|reg_storage [990]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux39~7_combout ))))

	.dataa(\register|reg_storage [1016]),
	.datab(\register|reg_storage [990]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\register|Mux39~7_combout ),
	.cin(gnd),
	.combout(\register|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~8 .lut_mask = 16'hAFC0;
defparam \register|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N31
dffeas \register|reg_storage[568] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [568]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[568] .is_wysiwyg = "true";
defparam \register|reg_storage[568] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N15
dffeas \register|reg_storage[696] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [696]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[696] .is_wysiwyg = "true";
defparam \register|reg_storage[696] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \register|reg_storage[536]~feeder (
// Equation(s):
// \register|reg_storage[536]~feeder_combout  = \wd[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[24]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[536]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[536]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[536]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N13
dffeas \register|reg_storage[536] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[536]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [536]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[536] .is_wysiwyg = "true";
defparam \register|reg_storage[536] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N21
dffeas \register|reg_storage[664] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [664]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[664] .is_wysiwyg = "true";
defparam \register|reg_storage[664] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \register|Mux39~4 (
// Equation(s):
// \register|Mux39~4_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [664]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [536]))))

	.dataa(\register|reg_storage [536]),
	.datab(\register|reg_storage [664]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~4 .lut_mask = 16'hFC0A;
defparam \register|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \register|Mux39~5 (
// Equation(s):
// \register|Mux39~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux39~4_combout  & ((\register|reg_storage [696]))) # (!\register|Mux39~4_combout  & (\register|reg_storage [568])))) # (!\rr2[0]~reg0_q  & (((\register|Mux39~4_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [568]),
	.datac(\register|reg_storage [696]),
	.datad(\register|Mux39~4_combout ),
	.cin(gnd),
	.combout(\register|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~5 .lut_mask = 16'hF588;
defparam \register|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N3
dffeas \register|reg_storage[824] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [824]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[824] .is_wysiwyg = "true";
defparam \register|reg_storage[824] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N5
dffeas \register|reg_storage[920] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [920]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[920] .is_wysiwyg = "true";
defparam \register|reg_storage[920] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \register|reg_storage[792] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [792]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[792] .is_wysiwyg = "true";
defparam \register|reg_storage[792] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \register|Mux39~2 (
// Equation(s):
// \register|Mux39~2_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [920])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [792])))))

	.dataa(\register|reg_storage [920]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [792]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~2 .lut_mask = 16'hEE30;
defparam \register|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N19
dffeas \register|reg_storage[952] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [952]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[952] .is_wysiwyg = "true";
defparam \register|reg_storage[952] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \register|Mux39~3 (
// Equation(s):
// \register|Mux39~3_combout  = (\register|Mux39~2_combout  & (((\register|reg_storage [952]) # (!\rr2[0]~reg0_q )))) # (!\register|Mux39~2_combout  & (\register|reg_storage [824] & ((\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [824]),
	.datab(\register|Mux39~2_combout ),
	.datac(\register|reg_storage [952]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~3 .lut_mask = 16'hE2CC;
defparam \register|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneive_lcell_comb \register|Mux39~6 (
// Equation(s):
// \register|Mux39~6_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|Mux39~3_combout ))) # (!\rr2[3]~reg0_q  & (\register|Mux39~5_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux39~5_combout ),
	.datad(\register|Mux39~3_combout ),
	.cin(gnd),
	.combout(\register|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~6 .lut_mask = 16'hDC98;
defparam \register|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneive_lcell_comb \register|Mux39~9 (
// Equation(s):
// \register|Mux39~9_combout  = (\rr2[1]~reg0_q  & ((\register|Mux39~6_combout  & ((\register|Mux39~8_combout ))) # (!\register|Mux39~6_combout  & (\register|Mux39~1_combout )))) # (!\rr2[1]~reg0_q  & (((\register|Mux39~6_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|Mux39~1_combout ),
	.datac(\register|Mux39~8_combout ),
	.datad(\register|Mux39~6_combout ),
	.cin(gnd),
	.combout(\register|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~9 .lut_mask = 16'hF588;
defparam \register|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneive_lcell_comb \register|reg_storage[472]~feeder (
// Equation(s):
// \register|reg_storage[472]~feeder_combout  = \wd[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[24]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[472]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[472]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[472]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N13
dffeas \register|reg_storage[472] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[472]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [472]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[472] .is_wysiwyg = "true";
defparam \register|reg_storage[472] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N29
dffeas \register|reg_storage[216] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [216]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[216] .is_wysiwyg = "true";
defparam \register|reg_storage[216] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N17
dffeas \register|reg_storage[408] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [408]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[408] .is_wysiwyg = "true";
defparam \register|reg_storage[408] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N7
dffeas \register|reg_storage[152] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [152]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[152] .is_wysiwyg = "true";
defparam \register|reg_storage[152] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N6
cycloneive_lcell_comb \register|Mux39~10 (
// Equation(s):
// \register|Mux39~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [408])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [152])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [408]),
	.datac(\register|reg_storage [152]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~10 .lut_mask = 16'hEE50;
defparam \register|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
cycloneive_lcell_comb \register|Mux39~11 (
// Equation(s):
// \register|Mux39~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux39~10_combout  & (\register|reg_storage [472])) # (!\register|Mux39~10_combout  & ((\register|reg_storage [216]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux39~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [472]),
	.datac(\register|reg_storage [216]),
	.datad(\register|Mux39~10_combout ),
	.cin(gnd),
	.combout(\register|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~11 .lut_mask = 16'hDDA0;
defparam \register|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N5
dffeas \register|reg_storage[248] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [248]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[248] .is_wysiwyg = "true";
defparam \register|reg_storage[248] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N15
dffeas \register|reg_storage[184] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [184]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[184] .is_wysiwyg = "true";
defparam \register|reg_storage[184] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N14
cycloneive_lcell_comb \register|Mux39~17 (
// Equation(s):
// \register|Mux39~17_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [248])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [184])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [248]),
	.datac(\register|reg_storage [184]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~17 .lut_mask = 16'hEE50;
defparam \register|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N25
dffeas \register|reg_storage[504] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [504]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[504] .is_wysiwyg = "true";
defparam \register|reg_storage[504] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N11
dffeas \register|reg_storage[440] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [440]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[440] .is_wysiwyg = "true";
defparam \register|reg_storage[440] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N24
cycloneive_lcell_comb \register|Mux39~18 (
// Equation(s):
// \register|Mux39~18_combout  = (\rr2[3]~reg0_q  & ((\register|Mux39~17_combout  & (\register|reg_storage [504])) # (!\register|Mux39~17_combout  & ((\register|reg_storage [440]))))) # (!\rr2[3]~reg0_q  & (\register|Mux39~17_combout ))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux39~17_combout ),
	.datac(\register|reg_storage [504]),
	.datad(\register|reg_storage [440]),
	.cin(gnd),
	.combout(\register|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~18 .lut_mask = 16'hE6C4;
defparam \register|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N29
dffeas \register|reg_storage[120] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [120]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[120] .is_wysiwyg = "true";
defparam \register|reg_storage[120] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N3
dffeas \register|reg_storage[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [56]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[56] .is_wysiwyg = "true";
defparam \register|reg_storage[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N2
cycloneive_lcell_comb \register|Mux39~12 (
// Equation(s):
// \register|Mux39~12_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [120])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [56])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [120]),
	.datac(\register|reg_storage [56]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~12 .lut_mask = 16'hEE50;
defparam \register|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N16
cycloneive_lcell_comb \register|reg_storage[312]~feeder (
// Equation(s):
// \register|reg_storage[312]~feeder_combout  = \wd[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[24]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[312]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[312]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[312]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N17
dffeas \register|reg_storage[312] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[312]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [312]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[312] .is_wysiwyg = "true";
defparam \register|reg_storage[312] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N11
dffeas \register|reg_storage[376] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [376]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[376] .is_wysiwyg = "true";
defparam \register|reg_storage[376] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N10
cycloneive_lcell_comb \register|Mux39~13 (
// Equation(s):
// \register|Mux39~13_combout  = (\register|Mux39~12_combout  & (((\register|reg_storage [376]) # (!\rr2[3]~reg0_q )))) # (!\register|Mux39~12_combout  & (\register|reg_storage [312] & ((\rr2[3]~reg0_q ))))

	.dataa(\register|Mux39~12_combout ),
	.datab(\register|reg_storage [312]),
	.datac(\register|reg_storage [376]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~13 .lut_mask = 16'hE4AA;
defparam \register|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N25
dffeas \register|reg_storage[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [88]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[88] .is_wysiwyg = "true";
defparam \register|reg_storage[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N23
dffeas \register|reg_storage[280] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [280]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[280] .is_wysiwyg = "true";
defparam \register|reg_storage[280] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y23_N25
dffeas \register|reg_storage[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[24] .is_wysiwyg = "true";
defparam \register|reg_storage[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N24
cycloneive_lcell_comb \register|Mux39~14 (
// Equation(s):
// \register|Mux39~14_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [280]) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((\register|reg_storage [24] & !\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [280]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [24]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~14 .lut_mask = 16'hCCB8;
defparam \register|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y23_N11
dffeas \register|reg_storage[344] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[24]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [344]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[344] .is_wysiwyg = "true";
defparam \register|reg_storage[344] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N10
cycloneive_lcell_comb \register|Mux39~15 (
// Equation(s):
// \register|Mux39~15_combout  = (\register|Mux39~14_combout  & (((\register|reg_storage [344]) # (!\rr2[1]~reg0_q )))) # (!\register|Mux39~14_combout  & (\register|reg_storage [88] & ((\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [88]),
	.datab(\register|Mux39~14_combout ),
	.datac(\register|reg_storage [344]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~15 .lut_mask = 16'hE2CC;
defparam \register|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N2
cycloneive_lcell_comb \register|Mux39~16 (
// Equation(s):
// \register|Mux39~16_combout  = (\rr2[2]~reg0_q  & (\rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|Mux39~13_combout )) # (!\rr2[0]~reg0_q  & ((\register|Mux39~15_combout )))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux39~13_combout ),
	.datad(\register|Mux39~15_combout ),
	.cin(gnd),
	.combout(\register|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~16 .lut_mask = 16'hD9C8;
defparam \register|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N28
cycloneive_lcell_comb \register|Mux39~19 (
// Equation(s):
// \register|Mux39~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux39~16_combout  & ((\register|Mux39~18_combout ))) # (!\register|Mux39~16_combout  & (\register|Mux39~11_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux39~16_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux39~11_combout ),
	.datac(\register|Mux39~18_combout ),
	.datad(\register|Mux39~16_combout ),
	.cin(gnd),
	.combout(\register|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~19 .lut_mask = 16'hF588;
defparam \register|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N6
cycloneive_lcell_comb \register|Mux39~20 (
// Equation(s):
// \register|Mux39~20_combout  = (\rr2[4]~reg0_q  & (\register|Mux39~9_combout )) # (!\rr2[4]~reg0_q  & ((\register|Mux39~19_combout )))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux39~9_combout ),
	.datad(\register|Mux39~19_combout ),
	.cin(gnd),
	.combout(\register|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux39~20 .lut_mask = 16'hF5A0;
defparam \register|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\WideNor0~0_combout  & ((\r2[24]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux39~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux39~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[24]~reg0_q ),
	.datad(\register|Mux39~20_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hB3A0;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N5
dffeas \r2[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[24]~reg0 .is_wysiwyg = "true";
defparam \r2[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneive_lcell_comb \register|reg_storage[247]~feeder (
// Equation(s):
// \register|reg_storage[247]~feeder_combout  = \wd[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[23]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[247]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[247]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[247]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N13
dffeas \register|reg_storage[247] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[247]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [247]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[247] .is_wysiwyg = "true";
defparam \register|reg_storage[247] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneive_lcell_comb \register|reg_storage[503]~feeder (
// Equation(s):
// \register|reg_storage[503]~feeder_combout  = \wd[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[23]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[503]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[503]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[503]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N9
dffeas \register|reg_storage[503] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[503]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [503]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[503] .is_wysiwyg = "true";
defparam \register|reg_storage[503] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneive_lcell_comb \register|reg_storage[183]~feeder (
// Equation(s):
// \register|reg_storage[183]~feeder_combout  = \wd[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[23]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[183]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[183]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[183]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N27
dffeas \register|reg_storage[183] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[183]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [183]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[183] .is_wysiwyg = "true";
defparam \register|reg_storage[183] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneive_lcell_comb \register|reg_storage[439]~feeder (
// Equation(s):
// \register|reg_storage[439]~feeder_combout  = \wd[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[23]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[439]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[439]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[439]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N7
dffeas \register|reg_storage[439] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[439]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [439]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[439] .is_wysiwyg = "true";
defparam \register|reg_storage[439] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
cycloneive_lcell_comb \register|Mux40~17 (
// Equation(s):
// \register|Mux40~17_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [439]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [183]))))

	.dataa(\register|reg_storage [183]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [439]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~17 .lut_mask = 16'hFC22;
defparam \register|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneive_lcell_comb \register|Mux40~18 (
// Equation(s):
// \register|Mux40~18_combout  = (\rr2[1]~reg0_q  & ((\register|Mux40~17_combout  & ((\register|reg_storage [503]))) # (!\register|Mux40~17_combout  & (\register|reg_storage [247])))) # (!\rr2[1]~reg0_q  & (((\register|Mux40~17_combout ))))

	.dataa(\register|reg_storage [247]),
	.datab(\register|reg_storage [503]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux40~17_combout ),
	.cin(gnd),
	.combout(\register|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~18 .lut_mask = 16'hCFA0;
defparam \register|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N19
dffeas \register|reg_storage[375] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [375]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[375] .is_wysiwyg = "true";
defparam \register|reg_storage[375] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N5
dffeas \register|reg_storage[311] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [311]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[311] .is_wysiwyg = "true";
defparam \register|reg_storage[311] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N19
dffeas \register|reg_storage[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [55]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[55] .is_wysiwyg = "true";
defparam \register|reg_storage[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N18
cycloneive_lcell_comb \register|Mux40~10 (
// Equation(s):
// \register|Mux40~10_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [311]) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((\register|reg_storage [55] & !\rr2[1]~reg0_q ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [311]),
	.datac(\register|reg_storage [55]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~10 .lut_mask = 16'hAAD8;
defparam \register|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N0
cycloneive_lcell_comb \register|Mux40~11 (
// Equation(s):
// \register|Mux40~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux40~10_combout  & (\register|reg_storage [375])) # (!\register|Mux40~10_combout  & ((\register|reg_storage [119]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux40~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [375]),
	.datac(\register|reg_storage [119]),
	.datad(\register|Mux40~10_combout ),
	.cin(gnd),
	.combout(\register|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~11 .lut_mask = 16'hDDA0;
defparam \register|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N25
dffeas \register|reg_storage[407] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [407]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[407] .is_wysiwyg = "true";
defparam \register|reg_storage[407] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N31
dffeas \register|reg_storage[471] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [471]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[471] .is_wysiwyg = "true";
defparam \register|reg_storage[471] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N19
dffeas \register|reg_storage[215] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [215]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[215] .is_wysiwyg = "true";
defparam \register|reg_storage[215] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \register|reg_storage[151] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [151]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[151] .is_wysiwyg = "true";
defparam \register|reg_storage[151] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneive_lcell_comb \register|Mux40~12 (
// Equation(s):
// \register|Mux40~12_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [215]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((\register|reg_storage [151] & !\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [215]),
	.datac(\register|reg_storage [151]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~12 .lut_mask = 16'hAAD8;
defparam \register|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneive_lcell_comb \register|Mux40~13 (
// Equation(s):
// \register|Mux40~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux40~12_combout  & ((\register|reg_storage [471]))) # (!\register|Mux40~12_combout  & (\register|reg_storage [407])))) # (!\rr2[3]~reg0_q  & (((\register|Mux40~12_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [407]),
	.datac(\register|reg_storage [471]),
	.datad(\register|Mux40~12_combout ),
	.cin(gnd),
	.combout(\register|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~13 .lut_mask = 16'hF588;
defparam \register|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N19
dffeas \register|reg_storage[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [87]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[87] .is_wysiwyg = "true";
defparam \register|reg_storage[87] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N23
dffeas \register|reg_storage[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[23] .is_wysiwyg = "true";
defparam \register|reg_storage[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N22
cycloneive_lcell_comb \register|Mux40~14 (
// Equation(s):
// \register|Mux40~14_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [87])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [23])))))

	.dataa(\register|reg_storage [87]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [23]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~14 .lut_mask = 16'hEE30;
defparam \register|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \register|reg_storage[343] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [343]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[343] .is_wysiwyg = "true";
defparam \register|reg_storage[343] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N29
dffeas \register|reg_storage[279] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [279]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[279] .is_wysiwyg = "true";
defparam \register|reg_storage[279] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneive_lcell_comb \register|Mux40~15 (
// Equation(s):
// \register|Mux40~15_combout  = (\register|Mux40~14_combout  & (((\register|reg_storage [343])) # (!\rr2[3]~reg0_q ))) # (!\register|Mux40~14_combout  & (\rr2[3]~reg0_q  & ((\register|reg_storage [279]))))

	.dataa(\register|Mux40~14_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [343]),
	.datad(\register|reg_storage [279]),
	.cin(gnd),
	.combout(\register|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~15 .lut_mask = 16'hE6A2;
defparam \register|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N16
cycloneive_lcell_comb \register|Mux40~16 (
// Equation(s):
// \register|Mux40~16_combout  = (\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q ) # ((\register|Mux40~13_combout )))) # (!\rr2[2]~reg0_q  & (!\rr2[0]~reg0_q  & ((\register|Mux40~15_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux40~13_combout ),
	.datad(\register|Mux40~15_combout ),
	.cin(gnd),
	.combout(\register|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~16 .lut_mask = 16'hB9A8;
defparam \register|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N30
cycloneive_lcell_comb \register|Mux40~19 (
// Equation(s):
// \register|Mux40~19_combout  = (\rr2[0]~reg0_q  & ((\register|Mux40~16_combout  & (\register|Mux40~18_combout )) # (!\register|Mux40~16_combout  & ((\register|Mux40~11_combout ))))) # (!\rr2[0]~reg0_q  & (((\register|Mux40~16_combout ))))

	.dataa(\register|Mux40~18_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux40~11_combout ),
	.datad(\register|Mux40~16_combout ),
	.cin(gnd),
	.combout(\register|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~19 .lut_mask = 16'hBBC0;
defparam \register|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \register|reg_storage[1015]~feeder (
// Equation(s):
// \register|reg_storage[1015]~feeder_combout  = \wd[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[23]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[1015]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[1015]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[1015]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N7
dffeas \register|reg_storage[1015] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[1015]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1015]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1015] .is_wysiwyg = "true";
defparam \register|reg_storage[1015] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \register|reg_storage[887]~feeder (
// Equation(s):
// \register|reg_storage[887]~feeder_combout  = \wd[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[23]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[887]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[887]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[887]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N25
dffeas \register|reg_storage[887] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[887]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [887]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[887] .is_wysiwyg = "true";
defparam \register|reg_storage[887] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneive_lcell_comb \register|reg_storage[855]~feeder (
// Equation(s):
// \register|reg_storage[855]~feeder_combout  = \wd[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[23]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[855]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[855]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[855]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N21
dffeas \register|reg_storage[855] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[855]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [855]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[855] .is_wysiwyg = "true";
defparam \register|reg_storage[855] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N31
dffeas \register|reg_storage[989] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [989]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[989] .is_wysiwyg = "true";
defparam \register|reg_storage[989] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \register|Mux40~7 (
// Equation(s):
// \register|Mux40~7_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [989]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [855] & ((!\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [855]),
	.datac(\register|reg_storage [989]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~7 .lut_mask = 16'hAAE4;
defparam \register|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneive_lcell_comb \register|Mux40~8 (
// Equation(s):
// \register|Mux40~8_combout  = (\register|Mux40~7_combout  & ((\register|reg_storage [1015]) # ((!\rr2[0]~reg0_q )))) # (!\register|Mux40~7_combout  & (((\register|reg_storage [887] & \rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [1015]),
	.datab(\register|reg_storage [887]),
	.datac(\register|Mux40~7_combout ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~8 .lut_mask = 16'hACF0;
defparam \register|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N5
dffeas \register|reg_storage[663] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [663]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[663] .is_wysiwyg = "true";
defparam \register|reg_storage[663] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N29
dffeas \register|reg_storage[695] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [695]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[695] .is_wysiwyg = "true";
defparam \register|reg_storage[695] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N15
dffeas \register|reg_storage[535] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [535]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[535] .is_wysiwyg = "true";
defparam \register|reg_storage[535] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N9
dffeas \register|reg_storage[567] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [567]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[567] .is_wysiwyg = "true";
defparam \register|reg_storage[567] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneive_lcell_comb \register|Mux40~4 (
// Equation(s):
// \register|Mux40~4_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [567]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [535]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [535]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\register|reg_storage [567]),
	.cin(gnd),
	.combout(\register|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~4 .lut_mask = 16'hF4A4;
defparam \register|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneive_lcell_comb \register|Mux40~5 (
// Equation(s):
// \register|Mux40~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux40~4_combout  & ((\register|reg_storage [695]))) # (!\register|Mux40~4_combout  & (\register|reg_storage [663])))) # (!\rr2[2]~reg0_q  & (((\register|Mux40~4_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [663]),
	.datac(\register|reg_storage [695]),
	.datad(\register|Mux40~4_combout ),
	.cin(gnd),
	.combout(\register|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~5 .lut_mask = 16'hF588;
defparam \register|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneive_lcell_comb \register|reg_storage[631]~feeder (
// Equation(s):
// \register|reg_storage[631]~feeder_combout  = \wd[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[23]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[631]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[631]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[631]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N15
dffeas \register|reg_storage[631] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[631]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [631]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[631] .is_wysiwyg = "true";
defparam \register|reg_storage[631] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N27
dffeas \register|reg_storage[727] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [727]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[727] .is_wysiwyg = "true";
defparam \register|reg_storage[727] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \register|reg_storage[599] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [599]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[599] .is_wysiwyg = "true";
defparam \register|reg_storage[599] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cycloneive_lcell_comb \register|Mux40~2 (
// Equation(s):
// \register|Mux40~2_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [727])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [599])))))

	.dataa(\register|reg_storage [727]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [599]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~2 .lut_mask = 16'hEE30;
defparam \register|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \register|reg_storage[759] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [759]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[759] .is_wysiwyg = "true";
defparam \register|reg_storage[759] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneive_lcell_comb \register|Mux40~3 (
// Equation(s):
// \register|Mux40~3_combout  = (\register|Mux40~2_combout  & (((\register|reg_storage [759]) # (!\rr2[0]~reg0_q )))) # (!\register|Mux40~2_combout  & (\register|reg_storage [631] & ((\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [631]),
	.datab(\register|Mux40~2_combout ),
	.datac(\register|reg_storage [759]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~3 .lut_mask = 16'hE2CC;
defparam \register|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N4
cycloneive_lcell_comb \register|Mux40~6 (
// Equation(s):
// \register|Mux40~6_combout  = (\rr2[3]~reg0_q  & (\rr2[1]~reg0_q )) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|Mux40~3_combout ))) # (!\rr2[1]~reg0_q  & (\register|Mux40~5_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux40~5_combout ),
	.datad(\register|Mux40~3_combout ),
	.cin(gnd),
	.combout(\register|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~6 .lut_mask = 16'hDC98;
defparam \register|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N9
dffeas \register|reg_storage[951] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [951]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[951] .is_wysiwyg = "true";
defparam \register|reg_storage[951] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N21
dffeas \register|reg_storage[823] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [823]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[823] .is_wysiwyg = "true";
defparam \register|reg_storage[823] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N15
dffeas \register|reg_storage[791] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [791]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[791] .is_wysiwyg = "true";
defparam \register|reg_storage[791] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneive_lcell_comb \register|Mux40~0 (
// Equation(s):
// \register|Mux40~0_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|reg_storage [823])) # (!\rr2[0]~reg0_q  & ((\register|reg_storage [791])))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [823]),
	.datac(\register|reg_storage [791]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~0 .lut_mask = 16'hEE50;
defparam \register|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N26
cycloneive_lcell_comb \register|reg_storage[919]~feeder (
// Equation(s):
// \register|reg_storage[919]~feeder_combout  = \wd[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[23]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[919]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[919]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[919]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N27
dffeas \register|reg_storage[919] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[919]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [919]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[919] .is_wysiwyg = "true";
defparam \register|reg_storage[919] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneive_lcell_comb \register|Mux40~1 (
// Equation(s):
// \register|Mux40~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux40~0_combout  & (\register|reg_storage [951])) # (!\register|Mux40~0_combout  & ((\register|reg_storage [919]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux40~0_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [951]),
	.datac(\register|Mux40~0_combout ),
	.datad(\register|reg_storage [919]),
	.cin(gnd),
	.combout(\register|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~1 .lut_mask = 16'hDAD0;
defparam \register|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N18
cycloneive_lcell_comb \register|Mux40~9 (
// Equation(s):
// \register|Mux40~9_combout  = (\rr2[3]~reg0_q  & ((\register|Mux40~6_combout  & (\register|Mux40~8_combout )) # (!\register|Mux40~6_combout  & ((\register|Mux40~1_combout ))))) # (!\rr2[3]~reg0_q  & (((\register|Mux40~6_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux40~8_combout ),
	.datac(\register|Mux40~6_combout ),
	.datad(\register|Mux40~1_combout ),
	.cin(gnd),
	.combout(\register|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~9 .lut_mask = 16'hDAD0;
defparam \register|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N20
cycloneive_lcell_comb \register|Mux40~20 (
// Equation(s):
// \register|Mux40~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux40~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux40~19_combout ))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux40~19_combout ),
	.datad(\register|Mux40~9_combout ),
	.cin(gnd),
	.combout(\register|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux40~20 .lut_mask = 16'hFA50;
defparam \register|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\WideNor0~0_combout  & ((\r2[23]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux40~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux40~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[23]~reg0_q ),
	.datad(\register|Mux40~20_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hB3A0;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N19
dffeas \r2[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[23]~reg0 .is_wysiwyg = "true";
defparam \r2[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \register|reg_storage[758] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [758]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[758] .is_wysiwyg = "true";
defparam \register|reg_storage[758] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneive_lcell_comb \register|reg_storage[726]~feeder (
// Equation(s):
// \register|reg_storage[726]~feeder_combout  = \wd[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[22]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[726]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[726]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[726]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N29
dffeas \register|reg_storage[726] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[726]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [726]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[726] .is_wysiwyg = "true";
defparam \register|reg_storage[726] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \register|reg_storage[630]~feeder (
// Equation(s):
// \register|reg_storage[630]~feeder_combout  = \wd[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[22]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[630]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[630]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[630]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \register|reg_storage[630] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[630]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [630]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[630] .is_wysiwyg = "true";
defparam \register|reg_storage[630] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \register|Mux41~0 (
// Equation(s):
// \register|Mux41~0_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [630]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [598] & !\rr2[2]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [630]),
	.datac(\register|reg_storage [598]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~0 .lut_mask = 16'hAAD8;
defparam \register|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneive_lcell_comb \register|Mux41~1 (
// Equation(s):
// \register|Mux41~1_combout  = (\register|Mux41~0_combout  & ((\register|reg_storage [758]) # ((!\rr2[2]~reg0_q )))) # (!\register|Mux41~0_combout  & (((\register|reg_storage [726] & \rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [758]),
	.datab(\register|reg_storage [726]),
	.datac(\register|Mux41~0_combout ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~1 .lut_mask = 16'hACF0;
defparam \register|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \register|reg_storage[1014]~feeder (
// Equation(s):
// \register|reg_storage[1014]~feeder_combout  = \wd[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[22]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[1014]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[1014]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[1014]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \register|reg_storage[1014] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[1014]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1014]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1014] .is_wysiwyg = "true";
defparam \register|reg_storage[1014] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \register|reg_storage[988]~feeder (
// Equation(s):
// \register|reg_storage[988]~feeder_combout  = \wd[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[22]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[988]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[988]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[988]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \register|reg_storage[988] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[988]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [988]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[988] .is_wysiwyg = "true";
defparam \register|reg_storage[988] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N9
dffeas \register|reg_storage[886] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [886]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[886] .is_wysiwyg = "true";
defparam \register|reg_storage[886] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \register|reg_storage[854]~feeder (
// Equation(s):
// \register|reg_storage[854]~feeder_combout  = \wd[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[22]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[854]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[854]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[854]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \register|reg_storage[854] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[854]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [854]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[854] .is_wysiwyg = "true";
defparam \register|reg_storage[854] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \register|Mux41~7 (
// Equation(s):
// \register|Mux41~7_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|reg_storage [886])) # (!\rr2[0]~reg0_q  & ((\register|reg_storage [854])))))

	.dataa(\register|reg_storage [886]),
	.datab(\register|reg_storage [854]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~7 .lut_mask = 16'hFA0C;
defparam \register|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \register|Mux41~8 (
// Equation(s):
// \register|Mux41~8_combout  = (\rr2[2]~reg0_q  & ((\register|Mux41~7_combout  & (\register|reg_storage [1014])) # (!\register|Mux41~7_combout  & ((\register|reg_storage [988]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux41~7_combout ))))

	.dataa(\register|reg_storage [1014]),
	.datab(\register|reg_storage [988]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\register|Mux41~7_combout ),
	.cin(gnd),
	.combout(\register|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~8 .lut_mask = 16'hAFC0;
defparam \register|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N23
dffeas \register|reg_storage[822] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [822]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[822] .is_wysiwyg = "true";
defparam \register|reg_storage[822] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N25
dffeas \register|reg_storage[950] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [950]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[950] .is_wysiwyg = "true";
defparam \register|reg_storage[950] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N9
dffeas \register|reg_storage[918] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [918]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[918] .is_wysiwyg = "true";
defparam \register|reg_storage[918] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N7
dffeas \register|reg_storage[790] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [790]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[790] .is_wysiwyg = "true";
defparam \register|reg_storage[790] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cycloneive_lcell_comb \register|Mux41~2 (
// Equation(s):
// \register|Mux41~2_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [918]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [790] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [918]),
	.datac(\register|reg_storage [790]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~2 .lut_mask = 16'hAAD8;
defparam \register|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneive_lcell_comb \register|Mux41~3 (
// Equation(s):
// \register|Mux41~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux41~2_combout  & ((\register|reg_storage [950]))) # (!\register|Mux41~2_combout  & (\register|reg_storage [822])))) # (!\rr2[0]~reg0_q  & (((\register|Mux41~2_combout ))))

	.dataa(\register|reg_storage [822]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [950]),
	.datad(\register|Mux41~2_combout ),
	.cin(gnd),
	.combout(\register|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~3 .lut_mask = 16'hF388;
defparam \register|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N27
dffeas \register|reg_storage[566] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [566]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[566] .is_wysiwyg = "true";
defparam \register|reg_storage[566] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N23
dffeas \register|reg_storage[694] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [694]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[694] .is_wysiwyg = "true";
defparam \register|reg_storage[694] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \register|reg_storage[534]~feeder (
// Equation(s):
// \register|reg_storage[534]~feeder_combout  = \wd[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[22]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[534]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[534]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[534]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N25
dffeas \register|reg_storage[534] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[534]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [534]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[534] .is_wysiwyg = "true";
defparam \register|reg_storage[534] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N9
dffeas \register|reg_storage[662] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [662]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[662] .is_wysiwyg = "true";
defparam \register|reg_storage[662] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \register|Mux41~4 (
// Equation(s):
// \register|Mux41~4_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [662]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [534]))))

	.dataa(\register|reg_storage [534]),
	.datab(\register|reg_storage [662]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~4 .lut_mask = 16'hFC0A;
defparam \register|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \register|Mux41~5 (
// Equation(s):
// \register|Mux41~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux41~4_combout  & ((\register|reg_storage [694]))) # (!\register|Mux41~4_combout  & (\register|reg_storage [566])))) # (!\rr2[0]~reg0_q  & (((\register|Mux41~4_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [566]),
	.datac(\register|reg_storage [694]),
	.datad(\register|Mux41~4_combout ),
	.cin(gnd),
	.combout(\register|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~5 .lut_mask = 16'hF588;
defparam \register|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneive_lcell_comb \register|Mux41~6 (
// Equation(s):
// \register|Mux41~6_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|Mux41~3_combout )) # (!\rr2[3]~reg0_q  & ((\register|Mux41~5_combout )))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux41~3_combout ),
	.datad(\register|Mux41~5_combout ),
	.cin(gnd),
	.combout(\register|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~6 .lut_mask = 16'hD9C8;
defparam \register|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneive_lcell_comb \register|Mux41~9 (
// Equation(s):
// \register|Mux41~9_combout  = (\rr2[1]~reg0_q  & ((\register|Mux41~6_combout  & ((\register|Mux41~8_combout ))) # (!\register|Mux41~6_combout  & (\register|Mux41~1_combout )))) # (!\rr2[1]~reg0_q  & (((\register|Mux41~6_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|Mux41~1_combout ),
	.datac(\register|Mux41~8_combout ),
	.datad(\register|Mux41~6_combout ),
	.cin(gnd),
	.combout(\register|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~9 .lut_mask = 16'hF588;
defparam \register|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneive_lcell_comb \register|reg_storage[470]~feeder (
// Equation(s):
// \register|reg_storage[470]~feeder_combout  = \wd[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[22]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[470]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[470]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[470]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N29
dffeas \register|reg_storage[470] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[470]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [470]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[470] .is_wysiwyg = "true";
defparam \register|reg_storage[470] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N23
dffeas \register|reg_storage[150] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [150]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[150] .is_wysiwyg = "true";
defparam \register|reg_storage[150] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N19
dffeas \register|reg_storage[406] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [406]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[406] .is_wysiwyg = "true";
defparam \register|reg_storage[406] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneive_lcell_comb \register|Mux41~10 (
// Equation(s):
// \register|Mux41~10_combout  = (\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [406])))) # (!\rr2[3]~reg0_q  & (!\rr2[1]~reg0_q  & (\register|reg_storage [150])))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [150]),
	.datad(\register|reg_storage [406]),
	.cin(gnd),
	.combout(\register|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~10 .lut_mask = 16'hBA98;
defparam \register|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N17
dffeas \register|reg_storage[214] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [214]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[214] .is_wysiwyg = "true";
defparam \register|reg_storage[214] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneive_lcell_comb \register|Mux41~11 (
// Equation(s):
// \register|Mux41~11_combout  = (\register|Mux41~10_combout  & ((\register|reg_storage [470]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux41~10_combout  & (((\register|reg_storage [214] & \rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [470]),
	.datab(\register|Mux41~10_combout ),
	.datac(\register|reg_storage [214]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~11 .lut_mask = 16'hB8CC;
defparam \register|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N3
dffeas \register|reg_storage[438] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [438]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[438] .is_wysiwyg = "true";
defparam \register|reg_storage[438] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N21
dffeas \register|reg_storage[502] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [502]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[502] .is_wysiwyg = "true";
defparam \register|reg_storage[502] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneive_lcell_comb \register|reg_storage[182]~feeder (
// Equation(s):
// \register|reg_storage[182]~feeder_combout  = \wd[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[22]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[182]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[182]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[182]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N7
dffeas \register|reg_storage[182] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[182]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [182]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[182] .is_wysiwyg = "true";
defparam \register|reg_storage[182] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N29
dffeas \register|reg_storage[246] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [246]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[246] .is_wysiwyg = "true";
defparam \register|reg_storage[246] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneive_lcell_comb \register|Mux41~17 (
// Equation(s):
// \register|Mux41~17_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [246]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [182]))))

	.dataa(\register|reg_storage [182]),
	.datab(\register|reg_storage [246]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~17 .lut_mask = 16'hFC0A;
defparam \register|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N20
cycloneive_lcell_comb \register|Mux41~18 (
// Equation(s):
// \register|Mux41~18_combout  = (\rr2[3]~reg0_q  & ((\register|Mux41~17_combout  & ((\register|reg_storage [502]))) # (!\register|Mux41~17_combout  & (\register|reg_storage [438])))) # (!\rr2[3]~reg0_q  & (((\register|Mux41~17_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [438]),
	.datac(\register|reg_storage [502]),
	.datad(\register|Mux41~17_combout ),
	.cin(gnd),
	.combout(\register|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~18 .lut_mask = 16'hF588;
defparam \register|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N13
dffeas \register|reg_storage[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [86]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[86] .is_wysiwyg = "true";
defparam \register|reg_storage[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N13
dffeas \register|reg_storage[342] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [342]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[342] .is_wysiwyg = "true";
defparam \register|reg_storage[342] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N11
dffeas \register|reg_storage[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[22] .is_wysiwyg = "true";
defparam \register|reg_storage[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N31
dffeas \register|reg_storage[278] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [278]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[278] .is_wysiwyg = "true";
defparam \register|reg_storage[278] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N10
cycloneive_lcell_comb \register|Mux41~14 (
// Equation(s):
// \register|Mux41~14_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [278]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [22]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [22]),
	.datad(\register|reg_storage [278]),
	.cin(gnd),
	.combout(\register|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~14 .lut_mask = 16'hDC98;
defparam \register|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N12
cycloneive_lcell_comb \register|Mux41~15 (
// Equation(s):
// \register|Mux41~15_combout  = (\rr2[1]~reg0_q  & ((\register|Mux41~14_combout  & ((\register|reg_storage [342]))) # (!\register|Mux41~14_combout  & (\register|reg_storage [86])))) # (!\rr2[1]~reg0_q  & (((\register|Mux41~14_combout ))))

	.dataa(\register|reg_storage [86]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [342]),
	.datad(\register|Mux41~14_combout ),
	.cin(gnd),
	.combout(\register|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~15 .lut_mask = 16'hF388;
defparam \register|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N21
dffeas \register|reg_storage[310] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [310]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[310] .is_wysiwyg = "true";
defparam \register|reg_storage[310] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N3
dffeas \register|reg_storage[374] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [374]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[374] .is_wysiwyg = "true";
defparam \register|reg_storage[374] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N5
dffeas \register|reg_storage[118] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [118]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[118] .is_wysiwyg = "true";
defparam \register|reg_storage[118] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N23
dffeas \register|reg_storage[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[22]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [54]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[54] .is_wysiwyg = "true";
defparam \register|reg_storage[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N22
cycloneive_lcell_comb \register|Mux41~12 (
// Equation(s):
// \register|Mux41~12_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [118])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [54])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [118]),
	.datac(\register|reg_storage [54]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~12 .lut_mask = 16'hEE50;
defparam \register|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N2
cycloneive_lcell_comb \register|Mux41~13 (
// Equation(s):
// \register|Mux41~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux41~12_combout  & ((\register|reg_storage [374]))) # (!\register|Mux41~12_combout  & (\register|reg_storage [310])))) # (!\rr2[3]~reg0_q  & (((\register|Mux41~12_combout ))))

	.dataa(\register|reg_storage [310]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [374]),
	.datad(\register|Mux41~12_combout ),
	.cin(gnd),
	.combout(\register|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~13 .lut_mask = 16'hF388;
defparam \register|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N26
cycloneive_lcell_comb \register|Mux41~16 (
// Equation(s):
// \register|Mux41~16_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|Mux41~13_combout ))) # (!\rr2[0]~reg0_q  & (\register|Mux41~15_combout ))))

	.dataa(\register|Mux41~15_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux41~13_combout ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~16 .lut_mask = 16'hFC22;
defparam \register|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N24
cycloneive_lcell_comb \register|Mux41~19 (
// Equation(s):
// \register|Mux41~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux41~16_combout  & ((\register|Mux41~18_combout ))) # (!\register|Mux41~16_combout  & (\register|Mux41~11_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux41~16_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux41~11_combout ),
	.datac(\register|Mux41~18_combout ),
	.datad(\register|Mux41~16_combout ),
	.cin(gnd),
	.combout(\register|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~19 .lut_mask = 16'hF588;
defparam \register|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N14
cycloneive_lcell_comb \register|Mux41~20 (
// Equation(s):
// \register|Mux41~20_combout  = (\rr2[4]~reg0_q  & (\register|Mux41~9_combout )) # (!\rr2[4]~reg0_q  & ((\register|Mux41~19_combout )))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux41~9_combout ),
	.datad(\register|Mux41~19_combout ),
	.cin(gnd),
	.combout(\register|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux41~20 .lut_mask = 16'hF5A0;
defparam \register|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N12
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\WideNor0~0_combout  & ((\r2[22]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux41~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux41~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[22]~reg0_q ),
	.datad(\register|Mux41~20_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hB3A0;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N13
dffeas \r2[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[22]~reg0 .is_wysiwyg = "true";
defparam \r2[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N16
cycloneive_lcell_comb \my_alu|SRL_1~5 (
// Equation(s):
// \my_alu|SRL_1~5_combout  = (\r2[0]~reg0_q  & ((\r1[30]~reg0_Duplicate_1_q ))) # (!\r2[0]~reg0_q  & (\r1[29]~reg0_Duplicate_1_q ))

	.dataa(\r1[29]~reg0_Duplicate_1_q ),
	.datab(\r1[30]~reg0_Duplicate_1_q ),
	.datac(\r2[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SRL_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_1~5 .lut_mask = 16'hCACA;
defparam \my_alu|SRL_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N24
cycloneive_lcell_comb \my_alu|SRL_2~30 (
// Equation(s):
// \my_alu|SRL_2~30_combout  = (\r2[1]~reg0_q  & (!\r2[0]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q ))) # (!\r2[1]~reg0_q  & (((\my_alu|SRL_1~5_combout ))))

	.dataa(\r2[0]~reg0_q ),
	.datab(\r1[31]~reg0_Duplicate_1_q ),
	.datac(\my_alu|SRL_1~5_combout ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~30 .lut_mask = 16'h44F0;
defparam \my_alu|SRL_2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
cycloneive_lcell_comb \my_alu|SRL_8~36 (
// Equation(s):
// \my_alu|SRL_8~36_combout  = (\r2[3]~reg0_q  & (\my_alu|SRL_2~30_combout  & ((!\r2[2]~reg0_q )))) # (!\r2[3]~reg0_q  & (((\my_alu|SRL_4~8_combout ))))

	.dataa(\my_alu|SRL_2~30_combout ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SRL_4~8_combout ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~36 .lut_mask = 16'h30B8;
defparam \my_alu|SRL_8~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N2
cycloneive_lcell_comb \my_alu|Selector12~6 (
// Equation(s):
// \my_alu|Selector12~6_combout  = (!\alu_control[0]~reg0_q  & ((\r2[4]~reg0_q ) # (\r2[3]~reg0_q )))

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\r2[4]~reg0_q ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~6 .lut_mask = 16'h3330;
defparam \my_alu|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N0
cycloneive_lcell_comb \my_alu|SLL_1~0 (
// Equation(s):
// \my_alu|SLL_1~0_combout  = (\r2[0]~reg0_q  & (\r1[0]~reg0_Duplicate_2_q )) # (!\r2[0]~reg0_q  & ((\r1[1]~reg0_Duplicate_2_q )))

	.dataa(\r1[0]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(\r1[1]~reg0_Duplicate_2_q ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_1~0 .lut_mask = 16'hAAF0;
defparam \my_alu|SLL_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N4
cycloneive_lcell_comb \my_alu|SLL_2~4 (
// Equation(s):
// \my_alu|SLL_2~4_combout  = (\r2[1]~reg0_q  & ((\r1[2]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[4]~reg0_Duplicate_2_q ))

	.dataa(\r1[4]~reg0_Duplicate_2_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[2]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SLL_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~4 .lut_mask = 16'hE2E2;
defparam \my_alu|SLL_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N0
cycloneive_lcell_comb \my_alu|SLL_2~5 (
// Equation(s):
// \my_alu|SLL_2~5_combout  = (\r2[1]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[5]~reg0_Duplicate_2_q ))

	.dataa(gnd),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[5]~reg0_Duplicate_2_q ),
	.datad(\r1[3]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~5 .lut_mask = 16'hFC30;
defparam \my_alu|SLL_2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N14
cycloneive_lcell_comb \my_alu|SLL_2~6 (
// Equation(s):
// \my_alu|SLL_2~6_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~4_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~5_combout )))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\my_alu|SLL_2~4_combout ),
	.datad(\my_alu|SLL_2~5_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~6 .lut_mask = 16'hF3C0;
defparam \my_alu|SLL_2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N26
cycloneive_lcell_comb \my_alu|SLL_8~5 (
// Equation(s):
// \my_alu|SLL_8~5_combout  = (\r2[2]~reg0_q  & (\my_alu|SLL_1~0_combout  & (!\r2[1]~reg0_q ))) # (!\r2[2]~reg0_q  & (((\my_alu|SLL_2~6_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_1~0_combout ),
	.datac(\r2[1]~reg0_q ),
	.datad(\my_alu|SLL_2~6_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~5 .lut_mask = 16'h5D08;
defparam \my_alu|SLL_8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N20
cycloneive_lcell_comb \my_alu|SLL_8~6 (
// Equation(s):
// \my_alu|SLL_8~6_combout  = (\my_alu|SLL_8~5_combout  & !\r2[3]~reg0_q )

	.dataa(\my_alu|SLL_8~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~6 .lut_mask = 16'h00AA;
defparam \my_alu|SLL_8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
cycloneive_lcell_comb \my_alu|Selector11~4 (
// Equation(s):
// \my_alu|Selector11~4_combout  = (\my_alu|Selector12~6_combout  & (((\my_alu|SLL_8~6_combout ) # (\my_alu|Selector12~5_combout )))) # (!\my_alu|Selector12~6_combout  & (\my_alu|SRL_8~36_combout  & ((!\my_alu|Selector12~5_combout ))))

	.dataa(\my_alu|SRL_8~36_combout ),
	.datab(\my_alu|Selector12~6_combout ),
	.datac(\my_alu|SLL_8~6_combout ),
	.datad(\my_alu|Selector12~5_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector11~4 .lut_mask = 16'hCCE2;
defparam \my_alu|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \my_alu|Selector20~8 (
// Equation(s):
// \my_alu|Selector20~8_combout  = ((!\alu_control[2]~reg0_q  & !\alu_control[1]~reg0_q )) # (!\alu_control[3]~reg0_q )

	.dataa(gnd),
	.datab(\alu_control[2]~reg0_q ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector20~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~8 .lut_mask = 16'h03FF;
defparam \my_alu|Selector20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneive_lcell_comb \register|reg_storage[495]~feeder (
// Equation(s):
// \register|reg_storage[495]~feeder_combout  = \wd[15]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[15]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[495]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[495]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[495]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \register|reg_storage[495] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[495]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [495]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[495] .is_wysiwyg = "true";
defparam \register|reg_storage[495] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneive_lcell_comb \register|reg_storage[239]~feeder (
// Equation(s):
// \register|reg_storage[239]~feeder_combout  = \wd[15]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[15]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[239]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[239]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[239]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \register|reg_storage[239] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[239]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [239]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[239] .is_wysiwyg = "true";
defparam \register|reg_storage[239] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneive_lcell_comb \register|reg_storage[431]~feeder (
// Equation(s):
// \register|reg_storage[431]~feeder_combout  = \wd[15]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[15]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[431]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[431]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[431]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N19
dffeas \register|reg_storage[431] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[431]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [431]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[431] .is_wysiwyg = "true";
defparam \register|reg_storage[431] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneive_lcell_comb \register|reg_storage[175]~feeder (
// Equation(s):
// \register|reg_storage[175]~feeder_combout  = \wd[15]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[15]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[175]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[175]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[175]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N19
dffeas \register|reg_storage[175] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[175]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [175]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[175] .is_wysiwyg = "true";
defparam \register|reg_storage[175] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneive_lcell_comb \register|Mux48~17 (
// Equation(s):
// \register|Mux48~17_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [431])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [175])))))

	.dataa(\register|reg_storage [431]),
	.datab(\register|reg_storage [175]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~17 .lut_mask = 16'hFA0C;
defparam \register|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneive_lcell_comb \register|Mux48~18 (
// Equation(s):
// \register|Mux48~18_combout  = (\rr2[1]~reg0_q  & ((\register|Mux48~17_combout  & (\register|reg_storage [495])) # (!\register|Mux48~17_combout  & ((\register|reg_storage [239]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux48~17_combout ))))

	.dataa(\register|reg_storage [495]),
	.datab(\register|reg_storage [239]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux48~17_combout ),
	.cin(gnd),
	.combout(\register|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~18 .lut_mask = 16'hAFC0;
defparam \register|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N29
dffeas \register|reg_storage[271] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [271]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[271] .is_wysiwyg = "true";
defparam \register|reg_storage[271] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N31
dffeas \register|reg_storage[335] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [335]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[335] .is_wysiwyg = "true";
defparam \register|reg_storage[335] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N11
dffeas \register|reg_storage[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [79]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[79] .is_wysiwyg = "true";
defparam \register|reg_storage[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N17
dffeas \register|reg_storage[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[15] .is_wysiwyg = "true";
defparam \register|reg_storage[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N16
cycloneive_lcell_comb \register|Mux48~14 (
// Equation(s):
// \register|Mux48~14_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [79])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [15])))))

	.dataa(\register|reg_storage [79]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [15]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~14 .lut_mask = 16'hEE30;
defparam \register|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N30
cycloneive_lcell_comb \register|Mux48~15 (
// Equation(s):
// \register|Mux48~15_combout  = (\rr2[3]~reg0_q  & ((\register|Mux48~14_combout  & ((\register|reg_storage [335]))) # (!\register|Mux48~14_combout  & (\register|reg_storage [271])))) # (!\rr2[3]~reg0_q  & (((\register|Mux48~14_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [271]),
	.datac(\register|reg_storage [335]),
	.datad(\register|Mux48~14_combout ),
	.cin(gnd),
	.combout(\register|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~15 .lut_mask = 16'hF588;
defparam \register|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N11
dffeas \register|reg_storage[399] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [399]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[399] .is_wysiwyg = "true";
defparam \register|reg_storage[399] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N7
dffeas \register|reg_storage[463] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [463]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[463] .is_wysiwyg = "true";
defparam \register|reg_storage[463] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneive_lcell_comb \register|reg_storage[207]~feeder (
// Equation(s):
// \register|reg_storage[207]~feeder_combout  = \wd[15]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[15]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[207]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[207]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[207]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N9
dffeas \register|reg_storage[207] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[207]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [207]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[207] .is_wysiwyg = "true";
defparam \register|reg_storage[207] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N25
dffeas \register|reg_storage[143] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [143]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[143] .is_wysiwyg = "true";
defparam \register|reg_storage[143] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneive_lcell_comb \register|Mux48~12 (
// Equation(s):
// \register|Mux48~12_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [207])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [143])))))

	.dataa(\register|reg_storage [207]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [143]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~12 .lut_mask = 16'hEE30;
defparam \register|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneive_lcell_comb \register|Mux48~13 (
// Equation(s):
// \register|Mux48~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux48~12_combout  & ((\register|reg_storage [463]))) # (!\register|Mux48~12_combout  & (\register|reg_storage [399])))) # (!\rr2[3]~reg0_q  & (((\register|Mux48~12_combout ))))

	.dataa(\register|reg_storage [399]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [463]),
	.datad(\register|Mux48~12_combout ),
	.cin(gnd),
	.combout(\register|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~13 .lut_mask = 16'hF388;
defparam \register|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneive_lcell_comb \register|Mux48~16 (
// Equation(s):
// \register|Mux48~16_combout  = (\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q ) # ((\register|Mux48~13_combout )))) # (!\rr2[2]~reg0_q  & (!\rr2[0]~reg0_q  & (\register|Mux48~15_combout )))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux48~15_combout ),
	.datad(\register|Mux48~13_combout ),
	.cin(gnd),
	.combout(\register|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~16 .lut_mask = 16'hBA98;
defparam \register|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N23
dffeas \register|reg_storage[367] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [367]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[367] .is_wysiwyg = "true";
defparam \register|reg_storage[367] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N1
dffeas \register|reg_storage[111] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [111]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[111] .is_wysiwyg = "true";
defparam \register|reg_storage[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N12
cycloneive_lcell_comb \register|reg_storage[303]~feeder (
// Equation(s):
// \register|reg_storage[303]~feeder_combout  = \wd[15]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[15]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[303]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[303]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[303]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N13
dffeas \register|reg_storage[303] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[303]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [303]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[303] .is_wysiwyg = "true";
defparam \register|reg_storage[303] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N19
dffeas \register|reg_storage[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [47]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[47] .is_wysiwyg = "true";
defparam \register|reg_storage[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N18
cycloneive_lcell_comb \register|Mux48~10 (
// Equation(s):
// \register|Mux48~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [303])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [47])))))

	.dataa(\register|reg_storage [303]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [47]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~10 .lut_mask = 16'hEE30;
defparam \register|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N0
cycloneive_lcell_comb \register|Mux48~11 (
// Equation(s):
// \register|Mux48~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux48~10_combout  & (\register|reg_storage [367])) # (!\register|Mux48~10_combout  & ((\register|reg_storage [111]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux48~10_combout ))))

	.dataa(\register|reg_storage [367]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [111]),
	.datad(\register|Mux48~10_combout ),
	.cin(gnd),
	.combout(\register|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~11 .lut_mask = 16'hBBC0;
defparam \register|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneive_lcell_comb \register|Mux48~19 (
// Equation(s):
// \register|Mux48~19_combout  = (\rr2[0]~reg0_q  & ((\register|Mux48~16_combout  & (\register|Mux48~18_combout )) # (!\register|Mux48~16_combout  & ((\register|Mux48~11_combout ))))) # (!\rr2[0]~reg0_q  & (((\register|Mux48~16_combout ))))

	.dataa(\register|Mux48~18_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux48~16_combout ),
	.datad(\register|Mux48~11_combout ),
	.cin(gnd),
	.combout(\register|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~19 .lut_mask = 16'hBCB0;
defparam \register|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N7
dffeas \register|reg_storage[783] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [783]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[783] .is_wysiwyg = "true";
defparam \register|reg_storage[783] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneive_lcell_comb \register|Mux48~0 (
// Equation(s):
// \register|Mux48~0_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [815]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [783]))))

	.dataa(\register|reg_storage [783]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [815]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~0 .lut_mask = 16'hFC22;
defparam \register|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N17
dffeas \register|reg_storage[911] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [911]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[911] .is_wysiwyg = "true";
defparam \register|reg_storage[911] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N13
dffeas \register|reg_storage[943] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [943]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[943] .is_wysiwyg = "true";
defparam \register|reg_storage[943] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneive_lcell_comb \register|Mux48~1 (
// Equation(s):
// \register|Mux48~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux48~0_combout  & ((\register|reg_storage [943]))) # (!\register|Mux48~0_combout  & (\register|reg_storage [911])))) # (!\rr2[2]~reg0_q  & (\register|Mux48~0_combout ))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux48~0_combout ),
	.datac(\register|reg_storage [911]),
	.datad(\register|reg_storage [943]),
	.cin(gnd),
	.combout(\register|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~1 .lut_mask = 16'hEC64;
defparam \register|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \register|reg_storage[879] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [879]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[879] .is_wysiwyg = "true";
defparam \register|reg_storage[879] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N31
dffeas \register|reg_storage[1007] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1007]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1007] .is_wysiwyg = "true";
defparam \register|reg_storage[1007] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \register|reg_storage[981] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [981]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[981] .is_wysiwyg = "true";
defparam \register|reg_storage[981] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \register|reg_storage[847] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [847]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[847] .is_wysiwyg = "true";
defparam \register|reg_storage[847] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneive_lcell_comb \register|Mux48~7 (
// Equation(s):
// \register|Mux48~7_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [981]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [847] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [981]),
	.datac(\register|reg_storage [847]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~7 .lut_mask = 16'hAAD8;
defparam \register|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneive_lcell_comb \register|Mux48~8 (
// Equation(s):
// \register|Mux48~8_combout  = (\rr2[0]~reg0_q  & ((\register|Mux48~7_combout  & ((\register|reg_storage [1007]))) # (!\register|Mux48~7_combout  & (\register|reg_storage [879])))) # (!\rr2[0]~reg0_q  & (((\register|Mux48~7_combout ))))

	.dataa(\register|reg_storage [879]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [1007]),
	.datad(\register|Mux48~7_combout ),
	.cin(gnd),
	.combout(\register|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~8 .lut_mask = 16'hF388;
defparam \register|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N31
dffeas \register|reg_storage[655] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [655]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[655] .is_wysiwyg = "true";
defparam \register|reg_storage[655] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \register|reg_storage[527]~feeder (
// Equation(s):
// \register|reg_storage[527]~feeder_combout  = \wd[15]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[15]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[527]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[527]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[527]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N31
dffeas \register|reg_storage[527] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[527]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [527]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[527] .is_wysiwyg = "true";
defparam \register|reg_storage[527] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N17
dffeas \register|reg_storage[559] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [559]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[559] .is_wysiwyg = "true";
defparam \register|reg_storage[559] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \register|Mux48~4 (
// Equation(s):
// \register|Mux48~4_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [559]) # (\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [527] & ((!\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [527]),
	.datab(\register|reg_storage [559]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~4 .lut_mask = 16'hF0CA;
defparam \register|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N1
dffeas \register|reg_storage[687] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [687]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[687] .is_wysiwyg = "true";
defparam \register|reg_storage[687] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneive_lcell_comb \register|Mux48~5 (
// Equation(s):
// \register|Mux48~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux48~4_combout  & ((\register|reg_storage [687]))) # (!\register|Mux48~4_combout  & (\register|reg_storage [655])))) # (!\rr2[2]~reg0_q  & (((\register|Mux48~4_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [655]),
	.datac(\register|Mux48~4_combout ),
	.datad(\register|reg_storage [687]),
	.cin(gnd),
	.combout(\register|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~5 .lut_mask = 16'hF858;
defparam \register|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneive_lcell_comb \register|reg_storage[591]~feeder (
// Equation(s):
// \register|reg_storage[591]~feeder_combout  = \wd[15]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[15]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[591]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[591]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[591]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N7
dffeas \register|reg_storage[591] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[591]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [591]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[591] .is_wysiwyg = "true";
defparam \register|reg_storage[591] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneive_lcell_comb \register|reg_storage[719]~feeder (
// Equation(s):
// \register|reg_storage[719]~feeder_combout  = \wd[15]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[15]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[719]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[719]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[719]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \register|reg_storage[719] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[719]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [719]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[719] .is_wysiwyg = "true";
defparam \register|reg_storage[719] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \register|Mux48~2 (
// Equation(s):
// \register|Mux48~2_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [719]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [591]))))

	.dataa(\register|reg_storage [591]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [719]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~2 .lut_mask = 16'hFC22;
defparam \register|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \register|reg_storage[751] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [751]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[751] .is_wysiwyg = "true";
defparam \register|reg_storage[751] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N3
dffeas \register|reg_storage[623] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [623]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[623] .is_wysiwyg = "true";
defparam \register|reg_storage[623] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \register|Mux48~3 (
// Equation(s):
// \register|Mux48~3_combout  = (\register|Mux48~2_combout  & (((\register|reg_storage [751])) # (!\rr2[0]~reg0_q ))) # (!\register|Mux48~2_combout  & (\rr2[0]~reg0_q  & ((\register|reg_storage [623]))))

	.dataa(\register|Mux48~2_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [751]),
	.datad(\register|reg_storage [623]),
	.cin(gnd),
	.combout(\register|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~3 .lut_mask = 16'hE6A2;
defparam \register|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneive_lcell_comb \register|Mux48~6 (
// Equation(s):
// \register|Mux48~6_combout  = (\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q ) # ((\register|Mux48~3_combout )))) # (!\rr2[1]~reg0_q  & (!\rr2[3]~reg0_q  & (\register|Mux48~5_combout )))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux48~5_combout ),
	.datad(\register|Mux48~3_combout ),
	.cin(gnd),
	.combout(\register|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~6 .lut_mask = 16'hBA98;
defparam \register|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneive_lcell_comb \register|Mux48~9 (
// Equation(s):
// \register|Mux48~9_combout  = (\rr2[3]~reg0_q  & ((\register|Mux48~6_combout  & ((\register|Mux48~8_combout ))) # (!\register|Mux48~6_combout  & (\register|Mux48~1_combout )))) # (!\rr2[3]~reg0_q  & (((\register|Mux48~6_combout ))))

	.dataa(\register|Mux48~1_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux48~8_combout ),
	.datad(\register|Mux48~6_combout ),
	.cin(gnd),
	.combout(\register|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~9 .lut_mask = 16'hF388;
defparam \register|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneive_lcell_comb \register|Mux48~20 (
// Equation(s):
// \register|Mux48~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux48~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux48~19_combout ))

	.dataa(gnd),
	.datab(\rr2[4]~reg0_q ),
	.datac(\register|Mux48~19_combout ),
	.datad(\register|Mux48~9_combout ),
	.cin(gnd),
	.combout(\register|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux48~20 .lut_mask = 16'hFC30;
defparam \register|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N22
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\WideNor0~0_combout  & ((\r2[15]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux48~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux48~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[15]~reg0_q ),
	.datad(\register|Mux48~20_combout ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hB3A0;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N23
dffeas \r2[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[15]~reg0 .is_wysiwyg = "true";
defparam \r2[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N25
dffeas \register|reg_storage[430] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [430]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[430] .is_wysiwyg = "true";
defparam \register|reg_storage[430] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N31
dffeas \register|reg_storage[494] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [494]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[494] .is_wysiwyg = "true";
defparam \register|reg_storage[494] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N3
dffeas \register|reg_storage[238] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [238]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[238] .is_wysiwyg = "true";
defparam \register|reg_storage[238] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N13
dffeas \register|reg_storage[174] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [174]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[174] .is_wysiwyg = "true";
defparam \register|reg_storage[174] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneive_lcell_comb \register|Mux49~17 (
// Equation(s):
// \register|Mux49~17_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [238]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((\register|reg_storage [174] & !\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [238]),
	.datac(\register|reg_storage [174]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~17 .lut_mask = 16'hAAD8;
defparam \register|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
cycloneive_lcell_comb \register|Mux49~18 (
// Equation(s):
// \register|Mux49~18_combout  = (\rr2[3]~reg0_q  & ((\register|Mux49~17_combout  & ((\register|reg_storage [494]))) # (!\register|Mux49~17_combout  & (\register|reg_storage [430])))) # (!\rr2[3]~reg0_q  & (((\register|Mux49~17_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [430]),
	.datac(\register|reg_storage [494]),
	.datad(\register|Mux49~17_combout ),
	.cin(gnd),
	.combout(\register|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~18 .lut_mask = 16'hF588;
defparam \register|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N5
dffeas \register|reg_storage[462] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [462]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[462] .is_wysiwyg = "true";
defparam \register|reg_storage[462] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N11
dffeas \register|reg_storage[206] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [206]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[206] .is_wysiwyg = "true";
defparam \register|reg_storage[206] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N25
dffeas \register|reg_storage[142] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [142]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[142] .is_wysiwyg = "true";
defparam \register|reg_storage[142] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
cycloneive_lcell_comb \register|reg_storage[398]~feeder (
// Equation(s):
// \register|reg_storage[398]~feeder_combout  = \wd[14]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[14]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[398]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[398]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[398]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y26_N11
dffeas \register|reg_storage[398] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[398]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [398]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[398] .is_wysiwyg = "true";
defparam \register|reg_storage[398] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
cycloneive_lcell_comb \register|Mux49~10 (
// Equation(s):
// \register|Mux49~10_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [398]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [142]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [142]),
	.datad(\register|reg_storage [398]),
	.cin(gnd),
	.combout(\register|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~10 .lut_mask = 16'hDC98;
defparam \register|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneive_lcell_comb \register|Mux49~11 (
// Equation(s):
// \register|Mux49~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux49~10_combout  & (\register|reg_storage [462])) # (!\register|Mux49~10_combout  & ((\register|reg_storage [206]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux49~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [462]),
	.datac(\register|reg_storage [206]),
	.datad(\register|Mux49~10_combout ),
	.cin(gnd),
	.combout(\register|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~11 .lut_mask = 16'hDDA0;
defparam \register|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N5
dffeas \register|reg_storage[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [78]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[78] .is_wysiwyg = "true";
defparam \register|reg_storage[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneive_lcell_comb \register|reg_storage[14]~feeder (
// Equation(s):
// \register|reg_storage[14]~feeder_combout  = \wd[14]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[14]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[14]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N9
dffeas \register|reg_storage[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[14] .is_wysiwyg = "true";
defparam \register|reg_storage[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneive_lcell_comb \register|reg_storage[270]~feeder (
// Equation(s):
// \register|reg_storage[270]~feeder_combout  = \wd[14]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[14]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[270]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[270]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[270]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N31
dffeas \register|reg_storage[270] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[270]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [270]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[270] .is_wysiwyg = "true";
defparam \register|reg_storage[270] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneive_lcell_comb \register|Mux49~14 (
// Equation(s):
// \register|Mux49~14_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [270]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [14]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [14]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|reg_storage [270]),
	.cin(gnd),
	.combout(\register|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~14 .lut_mask = 16'hF4A4;
defparam \register|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneive_lcell_comb \register|reg_storage[334]~feeder (
// Equation(s):
// \register|reg_storage[334]~feeder_combout  = \wd[14]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[14]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[334]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[334]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[334]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N3
dffeas \register|reg_storage[334] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[334]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [334]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[334] .is_wysiwyg = "true";
defparam \register|reg_storage[334] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneive_lcell_comb \register|Mux49~15 (
// Equation(s):
// \register|Mux49~15_combout  = (\rr2[1]~reg0_q  & ((\register|Mux49~14_combout  & ((\register|reg_storage [334]))) # (!\register|Mux49~14_combout  & (\register|reg_storage [78])))) # (!\rr2[1]~reg0_q  & (((\register|Mux49~14_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [78]),
	.datac(\register|Mux49~14_combout ),
	.datad(\register|reg_storage [334]),
	.cin(gnd),
	.combout(\register|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~15 .lut_mask = 16'hF858;
defparam \register|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N1
dffeas \register|reg_storage[302] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [302]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[302] .is_wysiwyg = "true";
defparam \register|reg_storage[302] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N21
dffeas \register|reg_storage[366] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [366]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[366] .is_wysiwyg = "true";
defparam \register|reg_storage[366] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N9
dffeas \register|reg_storage[110] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [110]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[110] .is_wysiwyg = "true";
defparam \register|reg_storage[110] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N3
dffeas \register|reg_storage[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [46]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[46] .is_wysiwyg = "true";
defparam \register|reg_storage[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N2
cycloneive_lcell_comb \register|Mux49~12 (
// Equation(s):
// \register|Mux49~12_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [110])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [46])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [110]),
	.datac(\register|reg_storage [46]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~12 .lut_mask = 16'hEE50;
defparam \register|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N20
cycloneive_lcell_comb \register|Mux49~13 (
// Equation(s):
// \register|Mux49~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux49~12_combout  & ((\register|reg_storage [366]))) # (!\register|Mux49~12_combout  & (\register|reg_storage [302])))) # (!\rr2[3]~reg0_q  & (((\register|Mux49~12_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [302]),
	.datac(\register|reg_storage [366]),
	.datad(\register|Mux49~12_combout ),
	.cin(gnd),
	.combout(\register|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~13 .lut_mask = 16'hF588;
defparam \register|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N2
cycloneive_lcell_comb \register|Mux49~16 (
// Equation(s):
// \register|Mux49~16_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|Mux49~13_combout )))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & (\register|Mux49~15_combout )))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux49~15_combout ),
	.datad(\register|Mux49~13_combout ),
	.cin(gnd),
	.combout(\register|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~16 .lut_mask = 16'hBA98;
defparam \register|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
cycloneive_lcell_comb \register|Mux49~19 (
// Equation(s):
// \register|Mux49~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux49~16_combout  & (\register|Mux49~18_combout )) # (!\register|Mux49~16_combout  & ((\register|Mux49~11_combout ))))) # (!\rr2[2]~reg0_q  & (((\register|Mux49~16_combout ))))

	.dataa(\register|Mux49~18_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux49~11_combout ),
	.datad(\register|Mux49~16_combout ),
	.cin(gnd),
	.combout(\register|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~19 .lut_mask = 16'hBBC0;
defparam \register|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \register|reg_storage[750] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [750]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[750] .is_wysiwyg = "true";
defparam \register|reg_storage[750] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N19
dffeas \register|reg_storage[622] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [622]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[622] .is_wysiwyg = "true";
defparam \register|reg_storage[622] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \register|reg_storage[590] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [590]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[590] .is_wysiwyg = "true";
defparam \register|reg_storage[590] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \register|Mux49~0 (
// Equation(s):
// \register|Mux49~0_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [622]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [590] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [622]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [590]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~0 .lut_mask = 16'hCCB8;
defparam \register|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneive_lcell_comb \register|Mux49~1 (
// Equation(s):
// \register|Mux49~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux49~0_combout  & (\register|reg_storage [750])) # (!\register|Mux49~0_combout  & ((\register|reg_storage [718]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux49~0_combout ))))

	.dataa(\register|reg_storage [750]),
	.datab(\register|reg_storage [718]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\register|Mux49~0_combout ),
	.cin(gnd),
	.combout(\register|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~1 .lut_mask = 16'hAFC0;
defparam \register|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \register|reg_storage[980] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [980]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[980] .is_wysiwyg = "true";
defparam \register|reg_storage[980] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N19
dffeas \register|reg_storage[1006] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1006]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1006] .is_wysiwyg = "true";
defparam \register|reg_storage[1006] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \register|reg_storage[878] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [878]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[878] .is_wysiwyg = "true";
defparam \register|reg_storage[878] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N21
dffeas \register|reg_storage[846] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [846]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[846] .is_wysiwyg = "true";
defparam \register|reg_storage[846] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneive_lcell_comb \register|Mux49~7 (
// Equation(s):
// \register|Mux49~7_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|reg_storage [878])) # (!\rr2[0]~reg0_q  & ((\register|reg_storage [846])))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [878]),
	.datac(\register|reg_storage [846]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~7 .lut_mask = 16'hEE50;
defparam \register|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cycloneive_lcell_comb \register|Mux49~8 (
// Equation(s):
// \register|Mux49~8_combout  = (\rr2[2]~reg0_q  & ((\register|Mux49~7_combout  & ((\register|reg_storage [1006]))) # (!\register|Mux49~7_combout  & (\register|reg_storage [980])))) # (!\rr2[2]~reg0_q  & (((\register|Mux49~7_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [980]),
	.datac(\register|reg_storage [1006]),
	.datad(\register|Mux49~7_combout ),
	.cin(gnd),
	.combout(\register|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~8 .lut_mask = 16'hF588;
defparam \register|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N25
dffeas \register|reg_storage[814] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [814]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[814] .is_wysiwyg = "true";
defparam \register|reg_storage[814] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N11
dffeas \register|reg_storage[910] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [910]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[910] .is_wysiwyg = "true";
defparam \register|reg_storage[910] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N15
dffeas \register|reg_storage[782] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [782]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[782] .is_wysiwyg = "true";
defparam \register|reg_storage[782] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
cycloneive_lcell_comb \register|Mux49~2 (
// Equation(s):
// \register|Mux49~2_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [910]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [782] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [910]),
	.datac(\register|reg_storage [782]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~2 .lut_mask = 16'hAAD8;
defparam \register|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N5
dffeas \register|reg_storage[942] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [942]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[942] .is_wysiwyg = "true";
defparam \register|reg_storage[942] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cycloneive_lcell_comb \register|Mux49~3 (
// Equation(s):
// \register|Mux49~3_combout  = (\register|Mux49~2_combout  & (((\register|reg_storage [942]) # (!\rr2[0]~reg0_q )))) # (!\register|Mux49~2_combout  & (\register|reg_storage [814] & ((\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [814]),
	.datab(\register|Mux49~2_combout ),
	.datac(\register|reg_storage [942]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~3 .lut_mask = 16'hE2CC;
defparam \register|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N26
cycloneive_lcell_comb \register|reg_storage[686]~feeder (
// Equation(s):
// \register|reg_storage[686]~feeder_combout  = \wd[14]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[14]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[686]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[686]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[686]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N27
dffeas \register|reg_storage[686] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[686]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [686]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[686] .is_wysiwyg = "true";
defparam \register|reg_storage[686] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N1
dffeas \register|reg_storage[558] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [558]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[558] .is_wysiwyg = "true";
defparam \register|reg_storage[558] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N3
dffeas \register|reg_storage[654] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[14]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [654]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[654] .is_wysiwyg = "true";
defparam \register|reg_storage[654] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N28
cycloneive_lcell_comb \register|reg_storage[526]~feeder (
// Equation(s):
// \register|reg_storage[526]~feeder_combout  = \wd[14]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[14]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[526]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[526]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[526]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N29
dffeas \register|reg_storage[526] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[526]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [526]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[526] .is_wysiwyg = "true";
defparam \register|reg_storage[526] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N12
cycloneive_lcell_comb \register|Mux49~4 (
// Equation(s):
// \register|Mux49~4_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [654])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [526])))))

	.dataa(\register|reg_storage [654]),
	.datab(\register|reg_storage [526]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~4 .lut_mask = 16'hFA0C;
defparam \register|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N14
cycloneive_lcell_comb \register|Mux49~5 (
// Equation(s):
// \register|Mux49~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux49~4_combout  & (\register|reg_storage [686])) # (!\register|Mux49~4_combout  & ((\register|reg_storage [558]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux49~4_combout ))))

	.dataa(\register|reg_storage [686]),
	.datab(\register|reg_storage [558]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\register|Mux49~4_combout ),
	.cin(gnd),
	.combout(\register|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~5 .lut_mask = 16'hAFC0;
defparam \register|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
cycloneive_lcell_comb \register|Mux49~6 (
// Equation(s):
// \register|Mux49~6_combout  = (\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|Mux49~3_combout )))) # (!\rr2[3]~reg0_q  & (!\rr2[1]~reg0_q  & ((\register|Mux49~5_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux49~3_combout ),
	.datad(\register|Mux49~5_combout ),
	.cin(gnd),
	.combout(\register|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~6 .lut_mask = 16'hB9A8;
defparam \register|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
cycloneive_lcell_comb \register|Mux49~9 (
// Equation(s):
// \register|Mux49~9_combout  = (\rr2[1]~reg0_q  & ((\register|Mux49~6_combout  & ((\register|Mux49~8_combout ))) # (!\register|Mux49~6_combout  & (\register|Mux49~1_combout )))) # (!\rr2[1]~reg0_q  & (((\register|Mux49~6_combout ))))

	.dataa(\register|Mux49~1_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux49~8_combout ),
	.datad(\register|Mux49~6_combout ),
	.cin(gnd),
	.combout(\register|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~9 .lut_mask = 16'hF388;
defparam \register|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
cycloneive_lcell_comb \register|Mux49~20 (
// Equation(s):
// \register|Mux49~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux49~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux49~19_combout ))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux49~19_combout ),
	.datad(\register|Mux49~9_combout ),
	.cin(gnd),
	.combout(\register|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux49~20 .lut_mask = 16'hFA50;
defparam \register|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N16
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\WideNor0~0_combout  & ((\r2[14]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux49~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux49~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[14]~reg0_q ),
	.datad(\register|Mux49~20_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hB3A0;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N17
dffeas \r2[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[14]~reg0 .is_wysiwyg = "true";
defparam \r2[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneive_lcell_comb \register|reg_storage[333]~feeder (
// Equation(s):
// \register|reg_storage[333]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[13]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[333]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[333]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[333]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \register|reg_storage[333] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[333]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [333]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[333] .is_wysiwyg = "true";
defparam \register|reg_storage[333] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N3
dffeas \register|reg_storage[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [77]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[77] .is_wysiwyg = "true";
defparam \register|reg_storage[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneive_lcell_comb \register|reg_storage[13]~feeder (
// Equation(s):
// \register|reg_storage[13]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[13]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[13]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N21
dffeas \register|reg_storage[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[13] .is_wysiwyg = "true";
defparam \register|reg_storage[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneive_lcell_comb \register|Mux50~14 (
// Equation(s):
// \register|Mux50~14_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [77]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((!\rr2[3]~reg0_q  & \register|reg_storage [13]))))

	.dataa(\register|reg_storage [77]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|reg_storage [13]),
	.cin(gnd),
	.combout(\register|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~14 .lut_mask = 16'hCBC8;
defparam \register|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N5
dffeas \register|reg_storage[269] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [269]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[269] .is_wysiwyg = "true";
defparam \register|reg_storage[269] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneive_lcell_comb \register|Mux50~15 (
// Equation(s):
// \register|Mux50~15_combout  = (\register|Mux50~14_combout  & ((\register|reg_storage [333]) # ((!\rr2[3]~reg0_q )))) # (!\register|Mux50~14_combout  & (((\rr2[3]~reg0_q  & \register|reg_storage [269]))))

	.dataa(\register|reg_storage [333]),
	.datab(\register|Mux50~14_combout ),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|reg_storage [269]),
	.cin(gnd),
	.combout(\register|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~15 .lut_mask = 16'hBC8C;
defparam \register|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneive_lcell_comb \register|reg_storage[141]~feeder (
// Equation(s):
// \register|reg_storage[141]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[13]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[141]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[141]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[141]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \register|reg_storage[141] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[141]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [141]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[141] .is_wysiwyg = "true";
defparam \register|reg_storage[141] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N17
dffeas \register|reg_storage[205] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [205]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[205] .is_wysiwyg = "true";
defparam \register|reg_storage[205] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneive_lcell_comb \register|Mux50~12 (
// Equation(s):
// \register|Mux50~12_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [205]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [141] & ((!\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [141]),
	.datac(\register|reg_storage [205]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~12 .lut_mask = 16'hAAE4;
defparam \register|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \register|reg_storage[461] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [461]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[461] .is_wysiwyg = "true";
defparam \register|reg_storage[461] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N23
dffeas \register|reg_storage[397] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [397]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[397] .is_wysiwyg = "true";
defparam \register|reg_storage[397] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneive_lcell_comb \register|Mux50~13 (
// Equation(s):
// \register|Mux50~13_combout  = (\register|Mux50~12_combout  & (((\register|reg_storage [461])) # (!\rr2[3]~reg0_q ))) # (!\register|Mux50~12_combout  & (\rr2[3]~reg0_q  & ((\register|reg_storage [397]))))

	.dataa(\register|Mux50~12_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [461]),
	.datad(\register|reg_storage [397]),
	.cin(gnd),
	.combout(\register|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~13 .lut_mask = 16'hE6A2;
defparam \register|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneive_lcell_comb \register|Mux50~16 (
// Equation(s):
// \register|Mux50~16_combout  = (\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q ) # ((\register|Mux50~13_combout )))) # (!\rr2[2]~reg0_q  & (!\rr2[0]~reg0_q  & (\register|Mux50~15_combout )))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux50~15_combout ),
	.datad(\register|Mux50~13_combout ),
	.cin(gnd),
	.combout(\register|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~16 .lut_mask = 16'hBA98;
defparam \register|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N22
cycloneive_lcell_comb \register|reg_storage[365]~feeder (
// Equation(s):
// \register|reg_storage[365]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[13]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[365]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[365]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[365]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N23
dffeas \register|reg_storage[365] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[365]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [365]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[365] .is_wysiwyg = "true";
defparam \register|reg_storage[365] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N5
dffeas \register|reg_storage[109] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [109]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[109] .is_wysiwyg = "true";
defparam \register|reg_storage[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N26
cycloneive_lcell_comb \register|reg_storage[301]~feeder (
// Equation(s):
// \register|reg_storage[301]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[13]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[301]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[301]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[301]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N27
dffeas \register|reg_storage[301] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[301]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [301]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[301] .is_wysiwyg = "true";
defparam \register|reg_storage[301] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N3
dffeas \register|reg_storage[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [45]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[45] .is_wysiwyg = "true";
defparam \register|reg_storage[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N2
cycloneive_lcell_comb \register|Mux50~10 (
// Equation(s):
// \register|Mux50~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [301])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [45])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [301]),
	.datac(\register|reg_storage [45]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~10 .lut_mask = 16'hEE50;
defparam \register|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N4
cycloneive_lcell_comb \register|Mux50~11 (
// Equation(s):
// \register|Mux50~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux50~10_combout  & (\register|reg_storage [365])) # (!\register|Mux50~10_combout  & ((\register|reg_storage [109]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux50~10_combout ))))

	.dataa(\register|reg_storage [365]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [109]),
	.datad(\register|Mux50~10_combout ),
	.cin(gnd),
	.combout(\register|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~11 .lut_mask = 16'hBBC0;
defparam \register|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N15
dffeas \register|reg_storage[237] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [237]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[237] .is_wysiwyg = "true";
defparam \register|reg_storage[237] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneive_lcell_comb \register|reg_storage[429]~feeder (
// Equation(s):
// \register|reg_storage[429]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[13]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[429]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[429]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[429]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N13
dffeas \register|reg_storage[429] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[429]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [429]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[429] .is_wysiwyg = "true";
defparam \register|reg_storage[429] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \register|reg_storage[173]~feeder (
// Equation(s):
// \register|reg_storage[173]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[13]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[173]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[173]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[173]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N1
dffeas \register|reg_storage[173] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[173]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [173]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[173] .is_wysiwyg = "true";
defparam \register|reg_storage[173] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneive_lcell_comb \register|Mux50~17 (
// Equation(s):
// \register|Mux50~17_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [429])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [173])))))

	.dataa(\register|reg_storage [429]),
	.datab(\register|reg_storage [173]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~17 .lut_mask = 16'hFA0C;
defparam \register|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneive_lcell_comb \register|reg_storage[493]~feeder (
// Equation(s):
// \register|reg_storage[493]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[13]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[493]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[493]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[493]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N17
dffeas \register|reg_storage[493] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[493]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [493]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[493] .is_wysiwyg = "true";
defparam \register|reg_storage[493] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneive_lcell_comb \register|Mux50~18 (
// Equation(s):
// \register|Mux50~18_combout  = (\rr2[1]~reg0_q  & ((\register|Mux50~17_combout  & ((\register|reg_storage [493]))) # (!\register|Mux50~17_combout  & (\register|reg_storage [237])))) # (!\rr2[1]~reg0_q  & (((\register|Mux50~17_combout ))))

	.dataa(\register|reg_storage [237]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux50~17_combout ),
	.datad(\register|reg_storage [493]),
	.cin(gnd),
	.combout(\register|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~18 .lut_mask = 16'hF838;
defparam \register|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneive_lcell_comb \register|Mux50~19 (
// Equation(s):
// \register|Mux50~19_combout  = (\rr2[0]~reg0_q  & ((\register|Mux50~16_combout  & ((\register|Mux50~18_combout ))) # (!\register|Mux50~16_combout  & (\register|Mux50~11_combout )))) # (!\rr2[0]~reg0_q  & (\register|Mux50~16_combout ))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux50~16_combout ),
	.datac(\register|Mux50~11_combout ),
	.datad(\register|Mux50~18_combout ),
	.cin(gnd),
	.combout(\register|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~19 .lut_mask = 16'hEC64;
defparam \register|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N31
dffeas \register|reg_storage[941] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [941]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[941] .is_wysiwyg = "true";
defparam \register|reg_storage[941] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N9
dffeas \register|reg_storage[909] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [909]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[909] .is_wysiwyg = "true";
defparam \register|reg_storage[909] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N7
dffeas \register|reg_storage[813] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [813]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[813] .is_wysiwyg = "true";
defparam \register|reg_storage[813] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N25
dffeas \register|reg_storage[781] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [781]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[781] .is_wysiwyg = "true";
defparam \register|reg_storage[781] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cycloneive_lcell_comb \register|Mux50~0 (
// Equation(s):
// \register|Mux50~0_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [813]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [781] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [813]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [781]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~0 .lut_mask = 16'hCCB8;
defparam \register|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneive_lcell_comb \register|Mux50~1 (
// Equation(s):
// \register|Mux50~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux50~0_combout  & (\register|reg_storage [941])) # (!\register|Mux50~0_combout  & ((\register|reg_storage [909]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux50~0_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [941]),
	.datac(\register|reg_storage [909]),
	.datad(\register|Mux50~0_combout ),
	.cin(gnd),
	.combout(\register|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~1 .lut_mask = 16'hDDA0;
defparam \register|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N3
dffeas \register|reg_storage[1005] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1005]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1005] .is_wysiwyg = "true";
defparam \register|reg_storage[1005] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneive_lcell_comb \register|reg_storage[979]~feeder (
// Equation(s):
// \register|reg_storage[979]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[13]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[979]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[979]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[979]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N7
dffeas \register|reg_storage[979] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[979]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [979]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[979] .is_wysiwyg = "true";
defparam \register|reg_storage[979] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N25
dffeas \register|reg_storage[845] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [845]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[845] .is_wysiwyg = "true";
defparam \register|reg_storage[845] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneive_lcell_comb \register|Mux50~7 (
// Equation(s):
// \register|Mux50~7_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [979]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [845] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [979]),
	.datac(\register|reg_storage [845]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~7 .lut_mask = 16'hAAD8;
defparam \register|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneive_lcell_comb \register|Mux50~8 (
// Equation(s):
// \register|Mux50~8_combout  = (\rr2[0]~reg0_q  & ((\register|Mux50~7_combout  & ((\register|reg_storage [1005]))) # (!\register|Mux50~7_combout  & (\register|reg_storage [877])))) # (!\rr2[0]~reg0_q  & (((\register|Mux50~7_combout ))))

	.dataa(\register|reg_storage [877]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [1005]),
	.datad(\register|Mux50~7_combout ),
	.cin(gnd),
	.combout(\register|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~8 .lut_mask = 16'hF388;
defparam \register|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N1
dffeas \register|reg_storage[621] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [621]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[621] .is_wysiwyg = "true";
defparam \register|reg_storage[621] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N21
dffeas \register|reg_storage[749] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [749]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[749] .is_wysiwyg = "true";
defparam \register|reg_storage[749] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneive_lcell_comb \register|reg_storage[717]~feeder (
// Equation(s):
// \register|reg_storage[717]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[13]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[717]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[717]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[717]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N27
dffeas \register|reg_storage[717] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[717]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [717]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[717] .is_wysiwyg = "true";
defparam \register|reg_storage[717] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \register|reg_storage[589] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [589]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[589] .is_wysiwyg = "true";
defparam \register|reg_storage[589] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \register|Mux50~2 (
// Equation(s):
// \register|Mux50~2_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [717]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((!\rr2[0]~reg0_q  & \register|reg_storage [589]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [717]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\register|reg_storage [589]),
	.cin(gnd),
	.combout(\register|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~2 .lut_mask = 16'hADA8;
defparam \register|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneive_lcell_comb \register|Mux50~3 (
// Equation(s):
// \register|Mux50~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux50~2_combout  & ((\register|reg_storage [749]))) # (!\register|Mux50~2_combout  & (\register|reg_storage [621])))) # (!\rr2[0]~reg0_q  & (((\register|Mux50~2_combout ))))

	.dataa(\register|reg_storage [621]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [749]),
	.datad(\register|Mux50~2_combout ),
	.cin(gnd),
	.combout(\register|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~3 .lut_mask = 16'hF388;
defparam \register|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneive_lcell_comb \register|reg_storage[685]~feeder (
// Equation(s):
// \register|reg_storage[685]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[13]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[685]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[685]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[685]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N9
dffeas \register|reg_storage[685] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[685]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [685]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[685] .is_wysiwyg = "true";
defparam \register|reg_storage[685] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N27
dffeas \register|reg_storage[653] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [653]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[653] .is_wysiwyg = "true";
defparam \register|reg_storage[653] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N31
dffeas \register|reg_storage[557] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [557]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[557] .is_wysiwyg = "true";
defparam \register|reg_storage[557] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \register|reg_storage[525] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[13]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [525]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[525] .is_wysiwyg = "true";
defparam \register|reg_storage[525] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \register|Mux50~4 (
// Equation(s):
// \register|Mux50~4_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [557]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [525] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [557]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [525]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~4 .lut_mask = 16'hCCB8;
defparam \register|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneive_lcell_comb \register|Mux50~5 (
// Equation(s):
// \register|Mux50~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux50~4_combout  & (\register|reg_storage [685])) # (!\register|Mux50~4_combout  & ((\register|reg_storage [653]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux50~4_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [685]),
	.datac(\register|reg_storage [653]),
	.datad(\register|Mux50~4_combout ),
	.cin(gnd),
	.combout(\register|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~5 .lut_mask = 16'hDDA0;
defparam \register|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneive_lcell_comb \register|Mux50~6 (
// Equation(s):
// \register|Mux50~6_combout  = (\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q ) # ((\register|Mux50~3_combout )))) # (!\rr2[1]~reg0_q  & (!\rr2[3]~reg0_q  & ((\register|Mux50~5_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux50~3_combout ),
	.datad(\register|Mux50~5_combout ),
	.cin(gnd),
	.combout(\register|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~6 .lut_mask = 16'hB9A8;
defparam \register|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneive_lcell_comb \register|Mux50~9 (
// Equation(s):
// \register|Mux50~9_combout  = (\rr2[3]~reg0_q  & ((\register|Mux50~6_combout  & ((\register|Mux50~8_combout ))) # (!\register|Mux50~6_combout  & (\register|Mux50~1_combout )))) # (!\rr2[3]~reg0_q  & (((\register|Mux50~6_combout ))))

	.dataa(\register|Mux50~1_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux50~8_combout ),
	.datad(\register|Mux50~6_combout ),
	.cin(gnd),
	.combout(\register|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~9 .lut_mask = 16'hF388;
defparam \register|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneive_lcell_comb \register|Mux50~20 (
// Equation(s):
// \register|Mux50~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux50~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux50~19_combout ))

	.dataa(gnd),
	.datab(\register|Mux50~19_combout ),
	.datac(\rr2[4]~reg0_q ),
	.datad(\register|Mux50~9_combout ),
	.cin(gnd),
	.combout(\register|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux50~20 .lut_mask = 16'hFC0C;
defparam \register|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N6
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\WideNor0~0_combout  & ((\r2[13]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux50~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux50~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[13]~reg0_q ),
	.datad(\register|Mux50~20_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hB3A0;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N7
dffeas \r2[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[13]~reg0 .is_wysiwyg = "true";
defparam \r2[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneive_lcell_comb \my_alu|SRL_2~13 (
// Equation(s):
// \my_alu|SRL_2~13_combout  = (\r2[1]~reg0_q  & ((\r1[15]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[13]~reg0_Duplicate_2_q ))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[13]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(\r1[15]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~13 .lut_mask = 16'hEE44;
defparam \my_alu|SRL_2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneive_lcell_comb \my_alu|SRL_2~14 (
// Equation(s):
// \my_alu|SRL_2~14_combout  = (\r2[1]~reg0_q  & ((\r1[14]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[12]~reg0_Duplicate_2_q ))

	.dataa(\r2[1]~reg0_q ),
	.datab(gnd),
	.datac(\r1[12]~reg0_Duplicate_2_q ),
	.datad(\r1[14]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~14 .lut_mask = 16'hFA50;
defparam \my_alu|SRL_2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
cycloneive_lcell_comb \my_alu|SRL_2~15 (
// Equation(s):
// \my_alu|SRL_2~15_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~13_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~14_combout )))

	.dataa(\my_alu|SRL_2~13_combout ),
	.datab(\r2[0]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|SRL_2~14_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~15 .lut_mask = 16'hBB88;
defparam \my_alu|SRL_2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
cycloneive_lcell_comb \my_alu|Add2~0 (
// Equation(s):
// \my_alu|Add2~0_combout  = (\r1[12]~reg0_Duplicate_2_q  & (\r2[0]~reg0_q  $ (VCC))) # (!\r1[12]~reg0_Duplicate_2_q  & (\r2[0]~reg0_q  & VCC))
// \my_alu|Add2~1  = CARRY((\r1[12]~reg0_Duplicate_2_q  & \r2[0]~reg0_q ))

	.dataa(\r1[12]~reg0_Duplicate_2_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_alu|Add2~0_combout ),
	.cout(\my_alu|Add2~1 ));
// synopsys translate_off
defparam \my_alu|Add2~0 .lut_mask = 16'h6688;
defparam \my_alu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneive_lcell_comb \my_alu|Add2~2 (
// Equation(s):
// \my_alu|Add2~2_combout  = (\r2[1]~reg0_q  & ((\r1[13]~reg0_Duplicate_2_q  & (\my_alu|Add2~1  & VCC)) # (!\r1[13]~reg0_Duplicate_2_q  & (!\my_alu|Add2~1 )))) # (!\r2[1]~reg0_q  & ((\r1[13]~reg0_Duplicate_2_q  & (!\my_alu|Add2~1 )) # 
// (!\r1[13]~reg0_Duplicate_2_q  & ((\my_alu|Add2~1 ) # (GND)))))
// \my_alu|Add2~3  = CARRY((\r2[1]~reg0_q  & (!\r1[13]~reg0_Duplicate_2_q  & !\my_alu|Add2~1 )) # (!\r2[1]~reg0_q  & ((!\my_alu|Add2~1 ) # (!\r1[13]~reg0_Duplicate_2_q ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[13]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~1 ),
	.combout(\my_alu|Add2~2_combout ),
	.cout(\my_alu|Add2~3 ));
// synopsys translate_off
defparam \my_alu|Add2~2 .lut_mask = 16'h9617;
defparam \my_alu|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneive_lcell_comb \my_alu|Add2~4 (
// Equation(s):
// \my_alu|Add2~4_combout  = ((\r2[2]~reg0_q  $ (\r1[14]~reg0_Duplicate_2_q  $ (!\my_alu|Add2~3 )))) # (GND)
// \my_alu|Add2~5  = CARRY((\r2[2]~reg0_q  & ((\r1[14]~reg0_Duplicate_2_q ) # (!\my_alu|Add2~3 ))) # (!\r2[2]~reg0_q  & (\r1[14]~reg0_Duplicate_2_q  & !\my_alu|Add2~3 )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r1[14]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~3 ),
	.combout(\my_alu|Add2~4_combout ),
	.cout(\my_alu|Add2~5 ));
// synopsys translate_off
defparam \my_alu|Add2~4 .lut_mask = 16'h698E;
defparam \my_alu|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneive_lcell_comb \my_alu|Add2~6 (
// Equation(s):
// \my_alu|Add2~6_combout  = (\r1[15]~reg0_Duplicate_2_q  & ((\r2[3]~reg0_q  & (\my_alu|Add2~5  & VCC)) # (!\r2[3]~reg0_q  & (!\my_alu|Add2~5 )))) # (!\r1[15]~reg0_Duplicate_2_q  & ((\r2[3]~reg0_q  & (!\my_alu|Add2~5 )) # (!\r2[3]~reg0_q  & ((\my_alu|Add2~5 
// ) # (GND)))))
// \my_alu|Add2~7  = CARRY((\r1[15]~reg0_Duplicate_2_q  & (!\r2[3]~reg0_q  & !\my_alu|Add2~5 )) # (!\r1[15]~reg0_Duplicate_2_q  & ((!\my_alu|Add2~5 ) # (!\r2[3]~reg0_q ))))

	.dataa(\r1[15]~reg0_Duplicate_2_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~5 ),
	.combout(\my_alu|Add2~6_combout ),
	.cout(\my_alu|Add2~7 ));
// synopsys translate_off
defparam \my_alu|Add2~6 .lut_mask = 16'h9617;
defparam \my_alu|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneive_lcell_comb \my_alu|Add2~8 (
// Equation(s):
// \my_alu|Add2~8_combout  = ((\r1[16]~reg0_Duplicate_2_q  $ (\r2[4]~reg0_q  $ (!\my_alu|Add2~7 )))) # (GND)
// \my_alu|Add2~9  = CARRY((\r1[16]~reg0_Duplicate_2_q  & ((\r2[4]~reg0_q ) # (!\my_alu|Add2~7 ))) # (!\r1[16]~reg0_Duplicate_2_q  & (\r2[4]~reg0_q  & !\my_alu|Add2~7 )))

	.dataa(\r1[16]~reg0_Duplicate_2_q ),
	.datab(\r2[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~7 ),
	.combout(\my_alu|Add2~8_combout ),
	.cout(\my_alu|Add2~9 ));
// synopsys translate_off
defparam \my_alu|Add2~8 .lut_mask = 16'h698E;
defparam \my_alu|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
cycloneive_lcell_comb \my_alu|Add2~10 (
// Equation(s):
// \my_alu|Add2~10_combout  = (\r1[17]~reg0_Duplicate_2_q  & ((\r2[5]~reg0_q  & (\my_alu|Add2~9  & VCC)) # (!\r2[5]~reg0_q  & (!\my_alu|Add2~9 )))) # (!\r1[17]~reg0_Duplicate_2_q  & ((\r2[5]~reg0_q  & (!\my_alu|Add2~9 )) # (!\r2[5]~reg0_q  & ((\my_alu|Add2~9 
// ) # (GND)))))
// \my_alu|Add2~11  = CARRY((\r1[17]~reg0_Duplicate_2_q  & (!\r2[5]~reg0_q  & !\my_alu|Add2~9 )) # (!\r1[17]~reg0_Duplicate_2_q  & ((!\my_alu|Add2~9 ) # (!\r2[5]~reg0_q ))))

	.dataa(\r1[17]~reg0_Duplicate_2_q ),
	.datab(\r2[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~9 ),
	.combout(\my_alu|Add2~10_combout ),
	.cout(\my_alu|Add2~11 ));
// synopsys translate_off
defparam \my_alu|Add2~10 .lut_mask = 16'h9617;
defparam \my_alu|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneive_lcell_comb \my_alu|Add2~12 (
// Equation(s):
// \my_alu|Add2~12_combout  = ((\r1[18]~reg0_Duplicate_1_q  $ (\r2[6]~reg0_q  $ (!\my_alu|Add2~11 )))) # (GND)
// \my_alu|Add2~13  = CARRY((\r1[18]~reg0_Duplicate_1_q  & ((\r2[6]~reg0_q ) # (!\my_alu|Add2~11 ))) # (!\r1[18]~reg0_Duplicate_1_q  & (\r2[6]~reg0_q  & !\my_alu|Add2~11 )))

	.dataa(\r1[18]~reg0_Duplicate_1_q ),
	.datab(\r2[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~11 ),
	.combout(\my_alu|Add2~12_combout ),
	.cout(\my_alu|Add2~13 ));
// synopsys translate_off
defparam \my_alu|Add2~12 .lut_mask = 16'h698E;
defparam \my_alu|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N6
cycloneive_lcell_comb \my_alu|SLL_2~8 (
// Equation(s):
// \my_alu|SLL_2~8_combout  = (\r2[0]~reg0_q  & ((\my_alu|SLL_2~5_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~7_combout ))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\my_alu|SLL_2~7_combout ),
	.datad(\my_alu|SLL_2~5_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~8 .lut_mask = 16'hFC30;
defparam \my_alu|SLL_2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneive_lcell_comb \my_alu|WideOr0~0 (
// Equation(s):
// \my_alu|WideOr0~0_combout  = (!\alu_control[2]~reg0_q  & (!\alu_control[3]~reg0_q  & ((!\alu_control[1]~reg0_q ) # (!\alu_control[0]~reg0_q ))))

	.dataa(\alu_control[2]~reg0_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\alu_control[3]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|WideOr0~0 .lut_mask = 16'h0105;
defparam \my_alu|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneive_lcell_comb \my_alu|WideOr0~1 (
// Equation(s):
// \my_alu|WideOr0~1_combout  = (\my_alu|WideOr0~0_combout ) # (!\alu_control[4]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_control[4]~reg0_q ),
	.datad(\my_alu|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_alu|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|WideOr0~1 .lut_mask = 16'hFF0F;
defparam \my_alu|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \my_alu|WideOr0~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_alu|WideOr0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_alu|WideOr0~1clkctrl_outclk ));
// synopsys translate_off
defparam \my_alu|WideOr0~1clkctrl .clock_type = "global clock";
defparam \my_alu|WideOr0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N22
cycloneive_lcell_comb \my_alu|SRL_4~1 (
// Equation(s):
// \my_alu|SRL_4~1_combout  = (\r2[2]~reg0_q  & ((\r2[1]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\my_alu|SRL_1~5_combout )))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\my_alu|SRL_1~5_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~1 .lut_mask = 16'h8C80;
defparam \my_alu|SRL_4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N30
cycloneive_lcell_comb \my_alu|Selector7~2 (
// Equation(s):
// \my_alu|Selector7~2_combout  = (\alu_control[1]~reg0_q  & ((!\r2[4]~reg0_q ) # (!\alu_control[0]~reg0_q )))

	.dataa(gnd),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\r2[4]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~2 .lut_mask = 16'h0CCC;
defparam \my_alu|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \my_alu|Selector7~1 (
// Equation(s):
// \my_alu|Selector7~1_combout  = (\r2[4]~reg0_q ) # ((\r2[2]~reg0_q  & !\r2[3]~reg0_q ))

	.dataa(\r2[4]~reg0_q ),
	.datab(gnd),
	.datac(\r2[2]~reg0_q ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~1 .lut_mask = 16'hAAFA;
defparam \my_alu|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneive_lcell_comb \my_alu|SLL_4~5 (
// Equation(s):
// \my_alu|SLL_4~5_combout  = (\r2[2]~reg0_q  & (\my_alu|SLL_2~11_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~20_combout )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_2~11_combout ),
	.datac(gnd),
	.datad(\my_alu|SLL_2~20_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~5 .lut_mask = 16'hDD88;
defparam \my_alu|SLL_4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneive_lcell_comb \my_alu|Selector4~7 (
// Equation(s):
// \my_alu|Selector4~7_combout  = (\alu_control[3]~reg0_q ) # (!\alu_control[2]~reg0_q )

	.dataa(gnd),
	.datab(\alu_control[2]~reg0_q ),
	.datac(gnd),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~7 .lut_mask = 16'hFF33;
defparam \my_alu|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneive_lcell_comb \my_alu|SLL_2~28 (
// Equation(s):
// \my_alu|SLL_2~28_combout  = (\r2[1]~reg0_q  & ((\r1[14]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[16]~reg0_Duplicate_2_q ))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[16]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(\r1[14]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~28 .lut_mask = 16'hEE44;
defparam \my_alu|SLL_2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
cycloneive_lcell_comb \my_alu|SLL_2~26 (
// Equation(s):
// \my_alu|SLL_2~26_combout  = (\r2[1]~reg0_q  & (\r1[13]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[15]~reg0_Duplicate_2_q )))

	.dataa(\r2[1]~reg0_q ),
	.datab(gnd),
	.datac(\r1[13]~reg0_Duplicate_2_q ),
	.datad(\r1[15]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~26 .lut_mask = 16'hF5A0;
defparam \my_alu|SLL_2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
cycloneive_lcell_comb \my_alu|SLL_2~29 (
// Equation(s):
// \my_alu|SLL_2~29_combout  = (\r2[0]~reg0_q  & ((\my_alu|SLL_2~26_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~28_combout ))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~28_combout ),
	.datad(\my_alu|SLL_2~26_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~29 .lut_mask = 16'hFA50;
defparam \my_alu|SLL_2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N14
cycloneive_lcell_comb \my_alu|SLL_2~35 (
// Equation(s):
// \my_alu|SLL_2~35_combout  = (\r2[1]~reg0_q  & ((\r1[17]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[19]~reg0_Duplicate_1_q ))

	.dataa(\r1[19]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(\r1[17]~reg0_Duplicate_2_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~35 .lut_mask = 16'hF0AA;
defparam \my_alu|SLL_2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N30
cycloneive_lcell_comb \my_alu|SLL_2~37 (
// Equation(s):
// \my_alu|SLL_2~37_combout  = (\r2[1]~reg0_q  & (\r1[18]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[20]~reg0_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[18]~reg0_Duplicate_1_q ),
	.datad(\r1[20]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~37 .lut_mask = 16'hF3C0;
defparam \my_alu|SLL_2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N24
cycloneive_lcell_comb \my_alu|SLL_2~38 (
// Equation(s):
// \my_alu|SLL_2~38_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~35_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~37_combout )))

	.dataa(gnd),
	.datab(\my_alu|SLL_2~35_combout ),
	.datac(\my_alu|SLL_2~37_combout ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~38 .lut_mask = 16'hCCF0;
defparam \my_alu|SLL_2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \my_alu|SLL_4~15 (
// Equation(s):
// \my_alu|SLL_4~15_combout  = (\r2[2]~reg0_q  & (\my_alu|SLL_2~29_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~38_combout )))

	.dataa(gnd),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SLL_2~29_combout ),
	.datad(\my_alu|SLL_2~38_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~15 .lut_mask = 16'hF3C0;
defparam \my_alu|SLL_4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \my_alu|Selector30~6 (
// Equation(s):
// \my_alu|Selector30~6_combout  = (\r2[3]~reg0_q ) # ((\r2[1]~reg0_q  & !\r2[2]~reg0_q ))

	.dataa(gnd),
	.datab(\r2[1]~reg0_q ),
	.datac(\r2[2]~reg0_q ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~6 .lut_mask = 16'hFF0C;
defparam \my_alu|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N0
cycloneive_lcell_comb \my_alu|SLL_8~2 (
// Equation(s):
// \my_alu|SLL_8~2_combout  = (\r2[3]~reg0_q ) # (\r2[2]~reg0_q )

	.dataa(\r2[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~2 .lut_mask = 16'hFFAA;
defparam \my_alu|SLL_8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N28
cycloneive_lcell_comb \my_alu|SLL_2~45 (
// Equation(s):
// \my_alu|SLL_2~45_combout  = (\r2[1]~reg0_q  & (\r1[22]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[24]~reg0_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\r1[22]~reg0_Duplicate_1_q ),
	.datac(\r1[24]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~45 .lut_mask = 16'hCCF0;
defparam \my_alu|SLL_2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N16
cycloneive_lcell_comb \my_alu|SLL_2~43 (
// Equation(s):
// \my_alu|SLL_2~43_combout  = (\r2[1]~reg0_q  & (\r1[21]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[23]~reg0_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\r1[21]~reg0_Duplicate_1_q ),
	.datac(\r1[23]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~43 .lut_mask = 16'hCCF0;
defparam \my_alu|SLL_2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N18
cycloneive_lcell_comb \my_alu|SLL_2~46 (
// Equation(s):
// \my_alu|SLL_2~46_combout  = (\r2[0]~reg0_q  & ((\my_alu|SLL_2~43_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~45_combout ))

	.dataa(\r2[0]~reg0_q ),
	.datab(\my_alu|SLL_2~45_combout ),
	.datac(gnd),
	.datad(\my_alu|SLL_2~43_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~46 .lut_mask = 16'hEE44;
defparam \my_alu|SLL_2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N22
cycloneive_lcell_comb \my_alu|SLL_1~3 (
// Equation(s):
// \my_alu|SLL_1~3_combout  = (\r2[0]~reg0_q  & (\r1[27]~reg0_Duplicate_1_q )) # (!\r2[0]~reg0_q  & ((\r1[28]~reg0_Duplicate_1_q )))

	.dataa(\r1[27]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(\r1[28]~reg0_Duplicate_1_q ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_1~3 .lut_mask = 16'hAAF0;
defparam \my_alu|SLL_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \my_alu|Selector4~4 (
// Equation(s):
// \my_alu|Selector4~4_combout  = (\my_alu|SLL_8~2_combout  & (!\my_alu|Selector30~6_combout  & (\my_alu|SLL_2~46_combout ))) # (!\my_alu|SLL_8~2_combout  & ((\my_alu|Selector30~6_combout ) # ((\my_alu|SLL_1~3_combout ))))

	.dataa(\my_alu|SLL_8~2_combout ),
	.datab(\my_alu|Selector30~6_combout ),
	.datac(\my_alu|SLL_2~46_combout ),
	.datad(\my_alu|SLL_1~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~4 .lut_mask = 16'h7564;
defparam \my_alu|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N9
dffeas \register|reg_storage[698] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [698]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[698] .is_wysiwyg = "true";
defparam \register|reg_storage[698] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \register|Mux37~0 (
// Equation(s):
// \register|Mux37~0_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [698]) # (\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [666] & ((!\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [666]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [698]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~0 .lut_mask = 16'hCCE2;
defparam \register|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N21
dffeas \register|reg_storage[730] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [730]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[730] .is_wysiwyg = "true";
defparam \register|reg_storage[730] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \register|reg_storage[762] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [762]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[762] .is_wysiwyg = "true";
defparam \register|reg_storage[762] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneive_lcell_comb \register|Mux37~1 (
// Equation(s):
// \register|Mux37~1_combout  = (\register|Mux37~0_combout  & (((\register|reg_storage [762]) # (!\rr2[1]~reg0_q )))) # (!\register|Mux37~0_combout  & (\register|reg_storage [730] & ((\rr2[1]~reg0_q ))))

	.dataa(\register|Mux37~0_combout ),
	.datab(\register|reg_storage [730]),
	.datac(\register|reg_storage [762]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~1 .lut_mask = 16'hE4AA;
defparam \register|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N7
dffeas \register|reg_storage[954] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [954]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[954] .is_wysiwyg = "true";
defparam \register|reg_storage[954] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cycloneive_lcell_comb \register|reg_storage[922]~feeder (
// Equation(s):
// \register|reg_storage[922]~feeder_combout  = \wd[26]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[26]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[922]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[922]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[922]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N29
dffeas \register|reg_storage[922] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[922]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [922]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[922] .is_wysiwyg = "true";
defparam \register|reg_storage[922] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N1
dffeas \register|reg_storage[1018] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1018]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1018] .is_wysiwyg = "true";
defparam \register|reg_storage[1018] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N29
dffeas \register|reg_storage[794] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [794]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[794] .is_wysiwyg = "true";
defparam \register|reg_storage[794] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N31
dffeas \register|reg_storage[826] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [826]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[826] .is_wysiwyg = "true";
defparam \register|reg_storage[826] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneive_lcell_comb \register|Mux37~15 (
// Equation(s):
// \register|Mux37~15_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [826]) # (\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [794] & ((!\rr2[1]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [794]),
	.datac(\register|reg_storage [826]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~15 .lut_mask = 16'hAAE4;
defparam \register|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N3
dffeas \register|reg_storage[890] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [890]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[890] .is_wysiwyg = "true";
defparam \register|reg_storage[890] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N5
dffeas \register|reg_storage[858] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [858]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[858] .is_wysiwyg = "true";
defparam \register|reg_storage[858] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneive_lcell_comb \register|Mux37~16 (
// Equation(s):
// \register|Mux37~16_combout  = (\register|Mux37~15_combout  & ((\register|reg_storage [890]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux37~15_combout  & (((\register|reg_storage [858] & \rr2[1]~reg0_q ))))

	.dataa(\register|Mux37~15_combout ),
	.datab(\register|reg_storage [890]),
	.datac(\register|reg_storage [858]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~16 .lut_mask = 16'hD8AA;
defparam \register|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneive_lcell_comb \register|Mux37~17 (
// Equation(s):
// \register|Mux37~17_combout  = (\register|Mux36~3_combout  & ((\register|Mux36~4_combout  & (\register|reg_storage [1018])) # (!\register|Mux36~4_combout  & ((\register|Mux37~16_combout ))))) # (!\register|Mux36~3_combout  & (((!\register|Mux36~4_combout 
// ))))

	.dataa(\register|reg_storage [1018]),
	.datab(\register|Mux36~3_combout ),
	.datac(\register|Mux36~4_combout ),
	.datad(\register|Mux37~16_combout ),
	.cin(gnd),
	.combout(\register|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~17 .lut_mask = 16'h8F83;
defparam \register|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneive_lcell_comb \register|Mux37~18 (
// Equation(s):
// \register|Mux37~18_combout  = (\register|Mux37~17_combout  & (((\register|reg_storage [922]) # (\register|Mux36~2_combout )))) # (!\register|Mux37~17_combout  & (\register|reg_storage [954] & ((!\register|Mux36~2_combout ))))

	.dataa(\register|reg_storage [954]),
	.datab(\register|reg_storage [922]),
	.datac(\register|Mux37~17_combout ),
	.datad(\register|Mux36~2_combout ),
	.cin(gnd),
	.combout(\register|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~18 .lut_mask = 16'hF0CA;
defparam \register|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N15
dffeas \register|reg_storage[634] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [634]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[634] .is_wysiwyg = "true";
defparam \register|reg_storage[634] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneive_lcell_comb \register|reg_storage[570]~feeder (
// Equation(s):
// \register|reg_storage[570]~feeder_combout  = \wd[26]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[26]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[570]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[570]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[570]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \register|reg_storage[570] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[570]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [570]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[570] .is_wysiwyg = "true";
defparam \register|reg_storage[570] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \register|reg_storage[602] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [602]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[602] .is_wysiwyg = "true";
defparam \register|reg_storage[602] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \register|reg_storage[538] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [538]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[538] .is_wysiwyg = "true";
defparam \register|reg_storage[538] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \register|Mux37~12 (
// Equation(s):
// \register|Mux37~12_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [602])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [538])))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [602]),
	.datac(\register|reg_storage [538]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~12 .lut_mask = 16'hEE50;
defparam \register|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \register|Mux37~13 (
// Equation(s):
// \register|Mux37~13_combout  = (\rr2[0]~reg0_q  & ((\register|Mux37~12_combout  & (\register|reg_storage [634])) # (!\register|Mux37~12_combout  & ((\register|reg_storage [570]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux37~12_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [634]),
	.datac(\register|reg_storage [570]),
	.datad(\register|Mux37~12_combout ),
	.cin(gnd),
	.combout(\register|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~13 .lut_mask = 16'hDDA0;
defparam \register|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N17
dffeas \register|reg_storage[506] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [506]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[506] .is_wysiwyg = "true";
defparam \register|reg_storage[506] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N8
cycloneive_lcell_comb \register|reg_storage[378]~feeder (
// Equation(s):
// \register|reg_storage[378]~feeder_combout  = \wd[26]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[26]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[378]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[378]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[378]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N9
dffeas \register|reg_storage[378] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[378]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [378]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[378] .is_wysiwyg = "true";
defparam \register|reg_storage[378] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
cycloneive_lcell_comb \register|reg_storage[250]~feeder (
// Equation(s):
// \register|reg_storage[250]~feeder_combout  = \wd[26]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[26]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[250]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[250]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[250]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N31
dffeas \register|reg_storage[250] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[250]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [250]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[250] .is_wysiwyg = "true";
defparam \register|reg_storage[250] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N0
cycloneive_lcell_comb \register|reg_storage[122]~feeder (
// Equation(s):
// \register|reg_storage[122]~feeder_combout  = \wd[26]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[26]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[122]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[122]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[122]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N1
dffeas \register|reg_storage[122] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [122]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[122] .is_wysiwyg = "true";
defparam \register|reg_storage[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N14
cycloneive_lcell_comb \register|Mux37~9 (
// Equation(s):
// \register|Mux37~9_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [250])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [122])))))

	.dataa(\register|reg_storage [250]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [122]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~9 .lut_mask = 16'hEE30;
defparam \register|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N26
cycloneive_lcell_comb \register|Mux37~10 (
// Equation(s):
// \register|Mux37~10_combout  = (\rr2[3]~reg0_q  & ((\register|Mux37~9_combout  & (\register|reg_storage [506])) # (!\register|Mux37~9_combout  & ((\register|reg_storage [378]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux37~9_combout ))))

	.dataa(\register|reg_storage [506]),
	.datab(\register|reg_storage [378]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux37~9_combout ),
	.cin(gnd),
	.combout(\register|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~10 .lut_mask = 16'hAFC0;
defparam \register|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N6
cycloneive_lcell_comb \register|reg_storage[346]~feeder (
// Equation(s):
// \register|reg_storage[346]~feeder_combout  = \wd[26]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[26]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[346]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[346]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[346]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N7
dffeas \register|reg_storage[346] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[346]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [346]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[346] .is_wysiwyg = "true";
defparam \register|reg_storage[346] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N9
dffeas \register|reg_storage[474] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [474]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[474] .is_wysiwyg = "true";
defparam \register|reg_storage[474] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneive_lcell_comb \register|reg_storage[90]~feeder (
// Equation(s):
// \register|reg_storage[90]~feeder_combout  = \wd[26]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[26]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[90]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N5
dffeas \register|reg_storage[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [90]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[90] .is_wysiwyg = "true";
defparam \register|reg_storage[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N3
dffeas \register|reg_storage[218] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [218]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[218] .is_wysiwyg = "true";
defparam \register|reg_storage[218] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N2
cycloneive_lcell_comb \register|Mux37~2 (
// Equation(s):
// \register|Mux37~2_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [218]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [90]))))

	.dataa(\register|reg_storage [90]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [218]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~2 .lut_mask = 16'hFC22;
defparam \register|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
cycloneive_lcell_comb \register|Mux37~3 (
// Equation(s):
// \register|Mux37~3_combout  = (\register|Mux37~2_combout  & (((\register|reg_storage [474]) # (!\rr2[3]~reg0_q )))) # (!\register|Mux37~2_combout  & (\register|reg_storage [346] & ((\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [346]),
	.datab(\register|reg_storage [474]),
	.datac(\register|Mux37~2_combout ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~3 .lut_mask = 16'hCAF0;
defparam \register|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N29
dffeas \register|reg_storage[410] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [410]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[410] .is_wysiwyg = "true";
defparam \register|reg_storage[410] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N31
dffeas \register|reg_storage[282] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [282]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[282] .is_wysiwyg = "true";
defparam \register|reg_storage[282] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N9
dffeas \register|reg_storage[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[26] .is_wysiwyg = "true";
defparam \register|reg_storage[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N31
dffeas \register|reg_storage[154] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [154]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[154] .is_wysiwyg = "true";
defparam \register|reg_storage[154] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneive_lcell_comb \register|Mux37~6 (
// Equation(s):
// \register|Mux37~6_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [154]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [26]))))

	.dataa(\register|reg_storage [26]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [154]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~6 .lut_mask = 16'hFC22;
defparam \register|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
cycloneive_lcell_comb \register|Mux37~7 (
// Equation(s):
// \register|Mux37~7_combout  = (\rr2[3]~reg0_q  & ((\register|Mux37~6_combout  & (\register|reg_storage [410])) # (!\register|Mux37~6_combout  & ((\register|reg_storage [282]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux37~6_combout ))))

	.dataa(\register|reg_storage [410]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [282]),
	.datad(\register|Mux37~6_combout ),
	.cin(gnd),
	.combout(\register|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~7 .lut_mask = 16'hBBC0;
defparam \register|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N23
dffeas \register|reg_storage[314] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [314]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[314] .is_wysiwyg = "true";
defparam \register|reg_storage[314] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N5
dffeas \register|reg_storage[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [58]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[58] .is_wysiwyg = "true";
defparam \register|reg_storage[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
cycloneive_lcell_comb \register|Mux37~4 (
// Equation(s):
// \register|Mux37~4_combout  = (\rr2[2]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [314])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [58])))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [314]),
	.datad(\register|reg_storage [58]),
	.cin(gnd),
	.combout(\register|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~4 .lut_mask = 16'hD9C8;
defparam \register|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \register|reg_storage[186] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [186]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[186] .is_wysiwyg = "true";
defparam \register|reg_storage[186] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N31
dffeas \register|reg_storage[442] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[26]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [442]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[442] .is_wysiwyg = "true";
defparam \register|reg_storage[442] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneive_lcell_comb \register|Mux37~5 (
// Equation(s):
// \register|Mux37~5_combout  = (\register|Mux37~4_combout  & (((\register|reg_storage [442])) # (!\rr2[2]~reg0_q ))) # (!\register|Mux37~4_combout  & (\rr2[2]~reg0_q  & (\register|reg_storage [186])))

	.dataa(\register|Mux37~4_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [186]),
	.datad(\register|reg_storage [442]),
	.cin(gnd),
	.combout(\register|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~5 .lut_mask = 16'hEA62;
defparam \register|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneive_lcell_comb \register|Mux37~8 (
// Equation(s):
// \register|Mux37~8_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q ) # (\register|Mux37~5_combout )))) # (!\rr2[0]~reg0_q  & (\register|Mux37~7_combout  & (!\rr2[1]~reg0_q )))

	.dataa(\register|Mux37~7_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux37~5_combout ),
	.cin(gnd),
	.combout(\register|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~8 .lut_mask = 16'hCEC2;
defparam \register|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneive_lcell_comb \register|Mux37~11 (
// Equation(s):
// \register|Mux37~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux37~8_combout  & (\register|Mux37~10_combout )) # (!\register|Mux37~8_combout  & ((\register|Mux37~3_combout ))))) # (!\rr2[1]~reg0_q  & (((\register|Mux37~8_combout ))))

	.dataa(\register|Mux37~10_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux37~3_combout ),
	.datad(\register|Mux37~8_combout ),
	.cin(gnd),
	.combout(\register|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~11 .lut_mask = 16'hBBC0;
defparam \register|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneive_lcell_comb \register|Mux37~14 (
// Equation(s):
// \register|Mux37~14_combout  = (\register|Mux36~1_combout  & (((\register|Mux36~0_combout ) # (\register|Mux37~11_combout )))) # (!\register|Mux36~1_combout  & (\register|Mux37~13_combout  & (!\register|Mux36~0_combout )))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux37~13_combout ),
	.datac(\register|Mux36~0_combout ),
	.datad(\register|Mux37~11_combout ),
	.cin(gnd),
	.combout(\register|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~14 .lut_mask = 16'hAEA4;
defparam \register|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
cycloneive_lcell_comb \register|Mux37~19 (
// Equation(s):
// \register|Mux37~19_combout  = (\register|Mux36~0_combout  & ((\register|Mux37~14_combout  & ((\register|Mux37~18_combout ))) # (!\register|Mux37~14_combout  & (\register|Mux37~1_combout )))) # (!\register|Mux36~0_combout  & (((\register|Mux37~14_combout 
// ))))

	.dataa(\register|Mux37~1_combout ),
	.datab(\register|Mux36~0_combout ),
	.datac(\register|Mux37~18_combout ),
	.datad(\register|Mux37~14_combout ),
	.cin(gnd),
	.combout(\register|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux37~19 .lut_mask = 16'hF388;
defparam \register|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\Equal2~0_combout  & (\WideNor0~0_combout  & (\r2[26]~reg0_q ))) # (!\Equal2~0_combout  & ((\register|Mux37~19_combout ) # ((\WideNor0~0_combout  & \r2[26]~reg0_q ))))

	.dataa(\Equal2~0_combout ),
	.datab(\WideNor0~0_combout ),
	.datac(\r2[26]~reg0_q ),
	.datad(\register|Mux37~19_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hD5C0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N13
dffeas \r2[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[26]~reg0 .is_wysiwyg = "true";
defparam \r2[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
cycloneive_lcell_comb \my_alu|result~26 (
// Equation(s):
// \my_alu|result~26_combout  = \r1[26]~reg0_Duplicate_1_q  $ (\r2[26]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r1[26]~reg0_Duplicate_1_q ),
	.datad(\r2[26]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~26 .lut_mask = 16'h0FF0;
defparam \my_alu|result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N16
cycloneive_lcell_comb \my_alu|Selector6~5 (
// Equation(s):
// \my_alu|Selector6~5_combout  = (\r1[26]~reg0_Duplicate_1_q  & (((\r2[26]~reg0_q  & !\alu_control[1]~reg0_q )) # (!\alu_control[0]~reg0_q ))) # (!\r1[26]~reg0_Duplicate_1_q  & (!\alu_control[0]~reg0_q  & ((\r2[26]~reg0_q ) # (\alu_control[1]~reg0_q ))))

	.dataa(\r1[26]~reg0_Duplicate_1_q ),
	.datab(\r2[26]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~5 .lut_mask = 16'h0F8E;
defparam \my_alu|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \register|reg_storage[1017]~feeder (
// Equation(s):
// \register|reg_storage[1017]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[25]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[1017]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[1017]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[1017]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N19
dffeas \register|reg_storage[1017] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[1017]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1017]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1017] .is_wysiwyg = "true";
defparam \register|reg_storage[1017] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \register|reg_storage[889] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [889]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[889] .is_wysiwyg = "true";
defparam \register|reg_storage[889] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \register|reg_storage[857]~feeder (
// Equation(s):
// \register|reg_storage[857]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[25]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[857]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[857]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[857]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \register|reg_storage[857] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[857]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [857]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[857] .is_wysiwyg = "true";
defparam \register|reg_storage[857] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \register|reg_storage[991]~feeder (
// Equation(s):
// \register|reg_storage[991]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[991]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[991]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[991]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \register|reg_storage[991] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[991]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [991]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[991] .is_wysiwyg = "true";
defparam \register|reg_storage[991] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneive_lcell_comb \register|Mux6~7 (
// Equation(s):
// \register|Mux6~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [991]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [857]))))

	.dataa(\register|reg_storage [857]),
	.datab(\register|reg_storage [991]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~7 .lut_mask = 16'hFC0A;
defparam \register|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \register|Mux6~8 (
// Equation(s):
// \register|Mux6~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux6~7_combout  & (\register|reg_storage [1017])) # (!\register|Mux6~7_combout  & ((\register|reg_storage [889]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux6~7_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [1017]),
	.datac(\register|reg_storage [889]),
	.datad(\register|Mux6~7_combout ),
	.cin(gnd),
	.combout(\register|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~8 .lut_mask = 16'hDDA0;
defparam \register|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \register|reg_storage[921] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [921]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[921] .is_wysiwyg = "true";
defparam \register|reg_storage[921] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N11
dffeas \register|reg_storage[953] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [953]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[953] .is_wysiwyg = "true";
defparam \register|reg_storage[953] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N29
dffeas \register|reg_storage[793] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [793]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[793] .is_wysiwyg = "true";
defparam \register|reg_storage[793] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N31
dffeas \register|reg_storage[825] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [825]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[825] .is_wysiwyg = "true";
defparam \register|reg_storage[825] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N30
cycloneive_lcell_comb \register|Mux6~0 (
// Equation(s):
// \register|Mux6~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [825]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [793]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [793]),
	.datac(\register|reg_storage [825]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~0 .lut_mask = 16'hFA44;
defparam \register|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \register|Mux6~1 (
// Equation(s):
// \register|Mux6~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux6~0_combout  & ((\register|reg_storage [953]))) # (!\register|Mux6~0_combout  & (\register|reg_storage [921])))) # (!\rr1[2]~reg0_q  & (((\register|Mux6~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [921]),
	.datac(\register|reg_storage [953]),
	.datad(\register|Mux6~0_combout ),
	.cin(gnd),
	.combout(\register|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~1 .lut_mask = 16'hF588;
defparam \register|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \register|reg_storage[761]~feeder (
// Equation(s):
// \register|reg_storage[761]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[761]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[761]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[761]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \register|reg_storage[761] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[761]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [761]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[761] .is_wysiwyg = "true";
defparam \register|reg_storage[761] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \register|reg_storage[633]~feeder (
// Equation(s):
// \register|reg_storage[633]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[633]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[633]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[633]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N23
dffeas \register|reg_storage[633] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[633]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [633]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[633] .is_wysiwyg = "true";
defparam \register|reg_storage[633] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cycloneive_lcell_comb \register|reg_storage[729]~feeder (
// Equation(s):
// \register|reg_storage[729]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[729]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[729]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[729]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N7
dffeas \register|reg_storage[729] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[729]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [729]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[729] .is_wysiwyg = "true";
defparam \register|reg_storage[729] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \register|reg_storage[601] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [601]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[601] .is_wysiwyg = "true";
defparam \register|reg_storage[601] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N28
cycloneive_lcell_comb \register|Mux6~2 (
// Equation(s):
// \register|Mux6~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [729])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [601])))))

	.dataa(\register|reg_storage [729]),
	.datab(\register|reg_storage [601]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~2 .lut_mask = 16'hFA0C;
defparam \register|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \register|Mux6~3 (
// Equation(s):
// \register|Mux6~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux6~2_combout  & (\register|reg_storage [761])) # (!\register|Mux6~2_combout  & ((\register|reg_storage [633]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux6~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [761]),
	.datac(\register|reg_storage [633]),
	.datad(\register|Mux6~2_combout ),
	.cin(gnd),
	.combout(\register|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~3 .lut_mask = 16'hDDA0;
defparam \register|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N11
dffeas \register|reg_storage[697] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [697]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[697] .is_wysiwyg = "true";
defparam \register|reg_storage[697] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N23
dffeas \register|reg_storage[665] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [665]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[665] .is_wysiwyg = "true";
defparam \register|reg_storage[665] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \register|reg_storage[537]~feeder (
// Equation(s):
// \register|reg_storage[537]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[537]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[537]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[537]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N17
dffeas \register|reg_storage[537] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[537]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [537]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[537] .is_wysiwyg = "true";
defparam \register|reg_storage[537] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N25
dffeas \register|reg_storage[569] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [569]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[569] .is_wysiwyg = "true";
defparam \register|reg_storage[569] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneive_lcell_comb \register|Mux6~4 (
// Equation(s):
// \register|Mux6~4_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [569]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [537]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [537]),
	.datac(\register|reg_storage [569]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~4 .lut_mask = 16'hFA44;
defparam \register|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cycloneive_lcell_comb \register|Mux6~5 (
// Equation(s):
// \register|Mux6~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux6~4_combout  & (\register|reg_storage [697])) # (!\register|Mux6~4_combout  & ((\register|reg_storage [665]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux6~4_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [697]),
	.datac(\register|reg_storage [665]),
	.datad(\register|Mux6~4_combout ),
	.cin(gnd),
	.combout(\register|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~5 .lut_mask = 16'hDDA0;
defparam \register|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \register|Mux6~6 (
// Equation(s):
// \register|Mux6~6_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|Mux6~3_combout )) # (!\rr1[1]~reg0_q  & ((\register|Mux6~5_combout )))))

	.dataa(\register|Mux6~3_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux6~5_combout ),
	.cin(gnd),
	.combout(\register|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~6 .lut_mask = 16'hE3E0;
defparam \register|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneive_lcell_comb \register|Mux6~9 (
// Equation(s):
// \register|Mux6~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux6~6_combout  & (\register|Mux6~8_combout )) # (!\register|Mux6~6_combout  & ((\register|Mux6~1_combout ))))) # (!\rr1[3]~reg0_q  & (((\register|Mux6~6_combout ))))

	.dataa(\register|Mux6~8_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux6~1_combout ),
	.datad(\register|Mux6~6_combout ),
	.cin(gnd),
	.combout(\register|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~9 .lut_mask = 16'hBBC0;
defparam \register|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N31
dffeas \register|reg_storage[121] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [121]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[121] .is_wysiwyg = "true";
defparam \register|reg_storage[121] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N25
dffeas \register|reg_storage[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [57]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[57] .is_wysiwyg = "true";
defparam \register|reg_storage[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N13
dffeas \register|reg_storage[313] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [313]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[313] .is_wysiwyg = "true";
defparam \register|reg_storage[313] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N12
cycloneive_lcell_comb \register|Mux6~10 (
// Equation(s):
// \register|Mux6~10_combout  = (\rr1[3]~reg0_q  & (((\register|reg_storage [313]) # (\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [57] & ((!\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [57]),
	.datac(\register|reg_storage [313]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~10 .lut_mask = 16'hAAE4;
defparam \register|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N22
cycloneive_lcell_comb \register|Mux6~11 (
// Equation(s):
// \register|Mux6~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux6~10_combout  & ((\register|reg_storage [377]))) # (!\register|Mux6~10_combout  & (\register|reg_storage [121])))) # (!\rr1[1]~reg0_q  & (((\register|Mux6~10_combout ))))

	.dataa(\register|reg_storage [121]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [377]),
	.datad(\register|Mux6~10_combout ),
	.cin(gnd),
	.combout(\register|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~11 .lut_mask = 16'hF388;
defparam \register|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N24
cycloneive_lcell_comb \register|reg_storage[249]~feeder (
// Equation(s):
// \register|reg_storage[249]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[25]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[249]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[249]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[249]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y22_N25
dffeas \register|reg_storage[249] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[249]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [249]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[249] .is_wysiwyg = "true";
defparam \register|reg_storage[249] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N10
cycloneive_lcell_comb \register|reg_storage[505]~feeder (
// Equation(s):
// \register|reg_storage[505]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[25]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[505]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[505]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[505]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y22_N11
dffeas \register|reg_storage[505] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[505]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [505]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[505] .is_wysiwyg = "true";
defparam \register|reg_storage[505] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N30
cycloneive_lcell_comb \register|reg_storage[185]~feeder (
// Equation(s):
// \register|reg_storage[185]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[185]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[185]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[185]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N31
dffeas \register|reg_storage[185] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[185]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [185]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[185] .is_wysiwyg = "true";
defparam \register|reg_storage[185] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N20
cycloneive_lcell_comb \register|reg_storage[441]~feeder (
// Equation(s):
// \register|reg_storage[441]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[441]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[441]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[441]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N21
dffeas \register|reg_storage[441] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[441]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [441]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[441] .is_wysiwyg = "true";
defparam \register|reg_storage[441] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N28
cycloneive_lcell_comb \register|Mux6~17 (
// Equation(s):
// \register|Mux6~17_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [441]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [185]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [185]),
	.datac(\register|reg_storage [441]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~17 .lut_mask = 16'hFA44;
defparam \register|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N10
cycloneive_lcell_comb \register|Mux6~18 (
// Equation(s):
// \register|Mux6~18_combout  = (\rr1[1]~reg0_q  & ((\register|Mux6~17_combout  & ((\register|reg_storage [505]))) # (!\register|Mux6~17_combout  & (\register|reg_storage [249])))) # (!\rr1[1]~reg0_q  & (((\register|Mux6~17_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [249]),
	.datac(\register|reg_storage [505]),
	.datad(\register|Mux6~17_combout ),
	.cin(gnd),
	.combout(\register|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~18 .lut_mask = 16'hF588;
defparam \register|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneive_lcell_comb \register|reg_storage[345]~feeder (
// Equation(s):
// \register|reg_storage[345]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[25]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[345]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[345]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[345]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N5
dffeas \register|reg_storage[345] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[345]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [345]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[345] .is_wysiwyg = "true";
defparam \register|reg_storage[345] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneive_lcell_comb \register|reg_storage[25]~feeder (
// Equation(s):
// \register|reg_storage[25]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[25]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[25]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \register|reg_storage[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[25] .is_wysiwyg = "true";
defparam \register|reg_storage[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N3
dffeas \register|reg_storage[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [89]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[89] .is_wysiwyg = "true";
defparam \register|reg_storage[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneive_lcell_comb \register|Mux6~14 (
// Equation(s):
// \register|Mux6~14_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [89]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [25]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [25]),
	.datac(\register|reg_storage [89]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~14 .lut_mask = 16'hFA44;
defparam \register|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N9
dffeas \register|reg_storage[281] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [281]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[281] .is_wysiwyg = "true";
defparam \register|reg_storage[281] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneive_lcell_comb \register|Mux6~15 (
// Equation(s):
// \register|Mux6~15_combout  = (\register|Mux6~14_combout  & ((\register|reg_storage [345]) # ((!\rr1[3]~reg0_q )))) # (!\register|Mux6~14_combout  & (((\register|reg_storage [281] & \rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [345]),
	.datab(\register|Mux6~14_combout ),
	.datac(\register|reg_storage [281]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~15 .lut_mask = 16'hB8CC;
defparam \register|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneive_lcell_comb \register|reg_storage[473]~feeder (
// Equation(s):
// \register|reg_storage[473]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[473]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[473]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[473]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N3
dffeas \register|reg_storage[473] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[473]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [473]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[473] .is_wysiwyg = "true";
defparam \register|reg_storage[473] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N1
dffeas \register|reg_storage[409] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [409]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[409] .is_wysiwyg = "true";
defparam \register|reg_storage[409] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneive_lcell_comb \register|reg_storage[217]~feeder (
// Equation(s):
// \register|reg_storage[217]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[217]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[217]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[217]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N27
dffeas \register|reg_storage[217] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[217]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [217]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[217] .is_wysiwyg = "true";
defparam \register|reg_storage[217] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneive_lcell_comb \register|reg_storage[153]~feeder (
// Equation(s):
// \register|reg_storage[153]~feeder_combout  = \wd[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[153]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[153]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[153]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \register|reg_storage[153] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[153]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [153]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[153] .is_wysiwyg = "true";
defparam \register|reg_storage[153] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneive_lcell_comb \register|Mux6~12 (
// Equation(s):
// \register|Mux6~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [217])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [153])))))

	.dataa(\register|reg_storage [217]),
	.datab(\register|reg_storage [153]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~12 .lut_mask = 16'hFA0C;
defparam \register|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneive_lcell_comb \register|Mux6~13 (
// Equation(s):
// \register|Mux6~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux6~12_combout  & (\register|reg_storage [473])) # (!\register|Mux6~12_combout  & ((\register|reg_storage [409]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux6~12_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [473]),
	.datac(\register|reg_storage [409]),
	.datad(\register|Mux6~12_combout ),
	.cin(gnd),
	.combout(\register|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~13 .lut_mask = 16'hDDA0;
defparam \register|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
cycloneive_lcell_comb \register|Mux6~16 (
// Equation(s):
// \register|Mux6~16_combout  = (\rr1[0]~reg0_q  & (\rr1[2]~reg0_q )) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|Mux6~13_combout ))) # (!\rr1[2]~reg0_q  & (\register|Mux6~15_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux6~15_combout ),
	.datad(\register|Mux6~13_combout ),
	.cin(gnd),
	.combout(\register|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~16 .lut_mask = 16'hDC98;
defparam \register|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneive_lcell_comb \register|Mux6~19 (
// Equation(s):
// \register|Mux6~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux6~16_combout  & ((\register|Mux6~18_combout ))) # (!\register|Mux6~16_combout  & (\register|Mux6~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux6~16_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux6~11_combout ),
	.datac(\register|Mux6~18_combout ),
	.datad(\register|Mux6~16_combout ),
	.cin(gnd),
	.combout(\register|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~19 .lut_mask = 16'hF588;
defparam \register|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneive_lcell_comb \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux6~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux6~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux6~9_combout ),
	.datad(\register|Mux6~19_combout ),
	.cin(gnd),
	.combout(\Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector102~0 .lut_mask = 16'hA280;
defparam \Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N31
dffeas \r1[25]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector102~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[25]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[25]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[25]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneive_lcell_comb \my_alu|result~25 (
// Equation(s):
// \my_alu|result~25_combout  = \r1[25]~reg0_Duplicate_1_q  $ (\r2[25]~reg0_q )

	.dataa(\r1[25]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\r2[25]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~25 .lut_mask = 16'h55AA;
defparam \my_alu|result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N16
cycloneive_lcell_comb \my_alu|Add0~48 (
// Equation(s):
// \my_alu|Add0~48_combout  = ((\r1[24]~reg0_Duplicate_1_q  $ (\r2[24]~reg0_q  $ (!\my_alu|Add0~47 )))) # (GND)
// \my_alu|Add0~49  = CARRY((\r1[24]~reg0_Duplicate_1_q  & ((\r2[24]~reg0_q ) # (!\my_alu|Add0~47 ))) # (!\r1[24]~reg0_Duplicate_1_q  & (\r2[24]~reg0_q  & !\my_alu|Add0~47 )))

	.dataa(\r1[24]~reg0_Duplicate_1_q ),
	.datab(\r2[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~47 ),
	.combout(\my_alu|Add0~48_combout ),
	.cout(\my_alu|Add0~49 ));
// synopsys translate_off
defparam \my_alu|Add0~48 .lut_mask = 16'h698E;
defparam \my_alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N18
cycloneive_lcell_comb \my_alu|Add0~50 (
// Equation(s):
// \my_alu|Add0~50_combout  = (\r2[25]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q  & (\my_alu|Add0~49  & VCC)) # (!\r1[25]~reg0_Duplicate_1_q  & (!\my_alu|Add0~49 )))) # (!\r2[25]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q  & (!\my_alu|Add0~49 )) # 
// (!\r1[25]~reg0_Duplicate_1_q  & ((\my_alu|Add0~49 ) # (GND)))))
// \my_alu|Add0~51  = CARRY((\r2[25]~reg0_q  & (!\r1[25]~reg0_Duplicate_1_q  & !\my_alu|Add0~49 )) # (!\r2[25]~reg0_q  & ((!\my_alu|Add0~49 ) # (!\r1[25]~reg0_Duplicate_1_q ))))

	.dataa(\r2[25]~reg0_q ),
	.datab(\r1[25]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~49 ),
	.combout(\my_alu|Add0~50_combout ),
	.cout(\my_alu|Add0~51 ));
// synopsys translate_off
defparam \my_alu|Add0~50 .lut_mask = 16'h9617;
defparam \my_alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y22_N27
dffeas \register|reg_storage[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [53]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[53] .is_wysiwyg = "true";
defparam \register|reg_storage[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N15
dffeas \register|reg_storage[309] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [309]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[309] .is_wysiwyg = "true";
defparam \register|reg_storage[309] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N26
cycloneive_lcell_comb \register|Mux42~10 (
// Equation(s):
// \register|Mux42~10_combout  = (\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [309])))) # (!\rr2[3]~reg0_q  & (!\rr2[1]~reg0_q  & (\register|reg_storage [53])))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [53]),
	.datad(\register|reg_storage [309]),
	.cin(gnd),
	.combout(\register|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~10 .lut_mask = 16'hBA98;
defparam \register|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N7
dffeas \register|reg_storage[373] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [373]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[373] .is_wysiwyg = "true";
defparam \register|reg_storage[373] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N12
cycloneive_lcell_comb \register|Mux42~11 (
// Equation(s):
// \register|Mux42~11_combout  = (\register|Mux42~10_combout  & ((\register|reg_storage [373]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux42~10_combout  & (((\register|reg_storage [117] & \rr2[1]~reg0_q ))))

	.dataa(\register|Mux42~10_combout ),
	.datab(\register|reg_storage [373]),
	.datac(\register|reg_storage [117]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~11 .lut_mask = 16'hD8AA;
defparam \register|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
cycloneive_lcell_comb \register|reg_storage[469]~feeder (
// Equation(s):
// \register|reg_storage[469]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[21]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[469]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[469]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[469]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N23
dffeas \register|reg_storage[469] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[469]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [469]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[469] .is_wysiwyg = "true";
defparam \register|reg_storage[469] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneive_lcell_comb \register|reg_storage[149]~feeder (
// Equation(s):
// \register|reg_storage[149]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[21]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[149]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[149]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[149]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N1
dffeas \register|reg_storage[149] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[149]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [149]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[149] .is_wysiwyg = "true";
defparam \register|reg_storage[149] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N31
dffeas \register|reg_storage[213] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [213]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[213] .is_wysiwyg = "true";
defparam \register|reg_storage[213] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneive_lcell_comb \register|Mux42~12 (
// Equation(s):
// \register|Mux42~12_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q ) # (\register|reg_storage [213])))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [149] & (!\rr2[3]~reg0_q )))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [149]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|reg_storage [213]),
	.cin(gnd),
	.combout(\register|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~12 .lut_mask = 16'hAEA4;
defparam \register|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N18
cycloneive_lcell_comb \register|reg_storage[405]~feeder (
// Equation(s):
// \register|reg_storage[405]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[21]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[405]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[405]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[405]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N19
dffeas \register|reg_storage[405] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[405]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [405]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[405] .is_wysiwyg = "true";
defparam \register|reg_storage[405] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneive_lcell_comb \register|Mux42~13 (
// Equation(s):
// \register|Mux42~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux42~12_combout  & (\register|reg_storage [469])) # (!\register|Mux42~12_combout  & ((\register|reg_storage [405]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux42~12_combout ))))

	.dataa(\register|reg_storage [469]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux42~12_combout ),
	.datad(\register|reg_storage [405]),
	.cin(gnd),
	.combout(\register|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~13 .lut_mask = 16'hBCB0;
defparam \register|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
cycloneive_lcell_comb \register|reg_storage[277]~feeder (
// Equation(s):
// \register|reg_storage[277]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[21]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[277]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[277]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[277]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N15
dffeas \register|reg_storage[277] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[277]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [277]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[277] .is_wysiwyg = "true";
defparam \register|reg_storage[277] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N29
dffeas \register|reg_storage[341] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [341]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[341] .is_wysiwyg = "true";
defparam \register|reg_storage[341] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N15
dffeas \register|reg_storage[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [85]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[85] .is_wysiwyg = "true";
defparam \register|reg_storage[85] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N7
dffeas \register|reg_storage[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[21] .is_wysiwyg = "true";
defparam \register|reg_storage[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N6
cycloneive_lcell_comb \register|Mux42~14 (
// Equation(s):
// \register|Mux42~14_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [85]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((\register|reg_storage [21] & !\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [85]),
	.datac(\register|reg_storage [21]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~14 .lut_mask = 16'hAAD8;
defparam \register|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N28
cycloneive_lcell_comb \register|Mux42~15 (
// Equation(s):
// \register|Mux42~15_combout  = (\rr2[3]~reg0_q  & ((\register|Mux42~14_combout  & ((\register|reg_storage [341]))) # (!\register|Mux42~14_combout  & (\register|reg_storage [277])))) # (!\rr2[3]~reg0_q  & (((\register|Mux42~14_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [277]),
	.datac(\register|reg_storage [341]),
	.datad(\register|Mux42~14_combout ),
	.cin(gnd),
	.combout(\register|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~15 .lut_mask = 16'hF588;
defparam \register|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneive_lcell_comb \register|Mux42~16 (
// Equation(s):
// \register|Mux42~16_combout  = (\rr2[2]~reg0_q  & ((\register|Mux42~13_combout ) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((!\rr2[0]~reg0_q  & \register|Mux42~15_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux42~13_combout ),
	.datac(\rr2[0]~reg0_q ),
	.datad(\register|Mux42~15_combout ),
	.cin(gnd),
	.combout(\register|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~16 .lut_mask = 16'hADA8;
defparam \register|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
cycloneive_lcell_comb \register|reg_storage[501]~feeder (
// Equation(s):
// \register|reg_storage[501]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[21]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[501]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[501]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[501]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N11
dffeas \register|reg_storage[501] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[501]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [501]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[501] .is_wysiwyg = "true";
defparam \register|reg_storage[501] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneive_lcell_comb \register|reg_storage[245]~feeder (
// Equation(s):
// \register|reg_storage[245]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[21]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[245]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[245]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[245]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N21
dffeas \register|reg_storage[245] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[245]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [245]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[245] .is_wysiwyg = "true";
defparam \register|reg_storage[245] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneive_lcell_comb \register|reg_storage[437]~feeder (
// Equation(s):
// \register|reg_storage[437]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[21]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[437]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[437]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[437]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N21
dffeas \register|reg_storage[437] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[437]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [437]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[437] .is_wysiwyg = "true";
defparam \register|reg_storage[437] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N19
dffeas \register|reg_storage[181] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [181]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[181] .is_wysiwyg = "true";
defparam \register|reg_storage[181] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneive_lcell_comb \register|Mux42~17 (
// Equation(s):
// \register|Mux42~17_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [437]) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((\register|reg_storage [181] & !\rr2[1]~reg0_q ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [437]),
	.datac(\register|reg_storage [181]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~17 .lut_mask = 16'hAAD8;
defparam \register|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneive_lcell_comb \register|Mux42~18 (
// Equation(s):
// \register|Mux42~18_combout  = (\rr2[1]~reg0_q  & ((\register|Mux42~17_combout  & (\register|reg_storage [501])) # (!\register|Mux42~17_combout  & ((\register|reg_storage [245]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux42~17_combout ))))

	.dataa(\register|reg_storage [501]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [245]),
	.datad(\register|Mux42~17_combout ),
	.cin(gnd),
	.combout(\register|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~18 .lut_mask = 16'hBBC0;
defparam \register|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N8
cycloneive_lcell_comb \register|Mux42~19 (
// Equation(s):
// \register|Mux42~19_combout  = (\rr2[0]~reg0_q  & ((\register|Mux42~16_combout  & ((\register|Mux42~18_combout ))) # (!\register|Mux42~16_combout  & (\register|Mux42~11_combout )))) # (!\rr2[0]~reg0_q  & (((\register|Mux42~16_combout ))))

	.dataa(\register|Mux42~11_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux42~16_combout ),
	.datad(\register|Mux42~18_combout ),
	.cin(gnd),
	.combout(\register|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~19 .lut_mask = 16'hF838;
defparam \register|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \register|reg_storage[885]~feeder (
// Equation(s):
// \register|reg_storage[885]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[21]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[885]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[885]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[885]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N3
dffeas \register|reg_storage[885] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[885]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [885]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[885] .is_wysiwyg = "true";
defparam \register|reg_storage[885] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \register|reg_storage[1013]~feeder (
// Equation(s):
// \register|reg_storage[1013]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[21]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[1013]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[1013]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[1013]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N17
dffeas \register|reg_storage[1013] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[1013]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1013]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1013] .is_wysiwyg = "true";
defparam \register|reg_storage[1013] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \register|reg_storage[987] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [987]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[987] .is_wysiwyg = "true";
defparam \register|reg_storage[987] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \register|reg_storage[853] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [853]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[853] .is_wysiwyg = "true";
defparam \register|reg_storage[853] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \register|Mux42~7 (
// Equation(s):
// \register|Mux42~7_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [987]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [853] & !\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [987]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [853]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~7 .lut_mask = 16'hCCB8;
defparam \register|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneive_lcell_comb \register|Mux42~8 (
// Equation(s):
// \register|Mux42~8_combout  = (\rr2[0]~reg0_q  & ((\register|Mux42~7_combout  & ((\register|reg_storage [1013]))) # (!\register|Mux42~7_combout  & (\register|reg_storage [885])))) # (!\rr2[0]~reg0_q  & (((\register|Mux42~7_combout ))))

	.dataa(\register|reg_storage [885]),
	.datab(\register|reg_storage [1013]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\register|Mux42~7_combout ),
	.cin(gnd),
	.combout(\register|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~8 .lut_mask = 16'hCFA0;
defparam \register|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N19
dffeas \register|reg_storage[661] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [661]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[661] .is_wysiwyg = "true";
defparam \register|reg_storage[661] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N25
dffeas \register|reg_storage[693] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [693]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[693] .is_wysiwyg = "true";
defparam \register|reg_storage[693] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N23
dffeas \register|reg_storage[533] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [533]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[533] .is_wysiwyg = "true";
defparam \register|reg_storage[533] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N25
dffeas \register|reg_storage[565] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [565]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[565] .is_wysiwyg = "true";
defparam \register|reg_storage[565] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneive_lcell_comb \register|Mux42~4 (
// Equation(s):
// \register|Mux42~4_combout  = (\rr2[2]~reg0_q  & (\rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [565]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [533]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [533]),
	.datad(\register|reg_storage [565]),
	.cin(gnd),
	.combout(\register|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~4 .lut_mask = 16'hDC98;
defparam \register|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneive_lcell_comb \register|Mux42~5 (
// Equation(s):
// \register|Mux42~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux42~4_combout  & ((\register|reg_storage [693]))) # (!\register|Mux42~4_combout  & (\register|reg_storage [661])))) # (!\rr2[2]~reg0_q  & (((\register|Mux42~4_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [661]),
	.datac(\register|reg_storage [693]),
	.datad(\register|Mux42~4_combout ),
	.cin(gnd),
	.combout(\register|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~5 .lut_mask = 16'hF588;
defparam \register|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \register|reg_storage[629]~feeder (
// Equation(s):
// \register|reg_storage[629]~feeder_combout  = \wd[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[21]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[629]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[629]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[629]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N11
dffeas \register|reg_storage[629] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[629]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [629]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[629] .is_wysiwyg = "true";
defparam \register|reg_storage[629] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N9
dffeas \register|reg_storage[757] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [757]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[757] .is_wysiwyg = "true";
defparam \register|reg_storage[757] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N19
dffeas \register|reg_storage[725] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [725]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[725] .is_wysiwyg = "true";
defparam \register|reg_storage[725] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \register|reg_storage[597] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [597]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[597] .is_wysiwyg = "true";
defparam \register|reg_storage[597] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneive_lcell_comb \register|Mux42~2 (
// Equation(s):
// \register|Mux42~2_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [725])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [597])))))

	.dataa(\register|reg_storage [725]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [597]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~2 .lut_mask = 16'hEE30;
defparam \register|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneive_lcell_comb \register|Mux42~3 (
// Equation(s):
// \register|Mux42~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux42~2_combout  & ((\register|reg_storage [757]))) # (!\register|Mux42~2_combout  & (\register|reg_storage [629])))) # (!\rr2[0]~reg0_q  & (((\register|Mux42~2_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [629]),
	.datac(\register|reg_storage [757]),
	.datad(\register|Mux42~2_combout ),
	.cin(gnd),
	.combout(\register|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~3 .lut_mask = 16'hF588;
defparam \register|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneive_lcell_comb \register|Mux42~6 (
// Equation(s):
// \register|Mux42~6_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q ) # (\register|Mux42~3_combout )))) # (!\rr2[1]~reg0_q  & (\register|Mux42~5_combout  & (!\rr2[3]~reg0_q )))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|Mux42~5_combout ),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux42~3_combout ),
	.cin(gnd),
	.combout(\register|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~6 .lut_mask = 16'hAEA4;
defparam \register|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N5
dffeas \register|reg_storage[949] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [949]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[949] .is_wysiwyg = "true";
defparam \register|reg_storage[949] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N19
dffeas \register|reg_storage[917] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [917]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[917] .is_wysiwyg = "true";
defparam \register|reg_storage[917] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N13
dffeas \register|reg_storage[821] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [821]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[821] .is_wysiwyg = "true";
defparam \register|reg_storage[821] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N23
dffeas \register|reg_storage[789] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [789]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[789] .is_wysiwyg = "true";
defparam \register|reg_storage[789] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneive_lcell_comb \register|Mux42~0 (
// Equation(s):
// \register|Mux42~0_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|reg_storage [821])) # (!\rr2[0]~reg0_q  & ((\register|reg_storage [789])))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [821]),
	.datac(\register|reg_storage [789]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~0 .lut_mask = 16'hEE50;
defparam \register|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N18
cycloneive_lcell_comb \register|Mux42~1 (
// Equation(s):
// \register|Mux42~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux42~0_combout  & (\register|reg_storage [949])) # (!\register|Mux42~0_combout  & ((\register|reg_storage [917]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux42~0_combout ))))

	.dataa(\register|reg_storage [949]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [917]),
	.datad(\register|Mux42~0_combout ),
	.cin(gnd),
	.combout(\register|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~1 .lut_mask = 16'hBBC0;
defparam \register|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N26
cycloneive_lcell_comb \register|Mux42~9 (
// Equation(s):
// \register|Mux42~9_combout  = (\rr2[3]~reg0_q  & ((\register|Mux42~6_combout  & (\register|Mux42~8_combout )) # (!\register|Mux42~6_combout  & ((\register|Mux42~1_combout ))))) # (!\rr2[3]~reg0_q  & (((\register|Mux42~6_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux42~8_combout ),
	.datac(\register|Mux42~6_combout ),
	.datad(\register|Mux42~1_combout ),
	.cin(gnd),
	.combout(\register|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~9 .lut_mask = 16'hDAD0;
defparam \register|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N10
cycloneive_lcell_comb \register|Mux42~20 (
// Equation(s):
// \register|Mux42~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux42~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux42~19_combout ))

	.dataa(\rr2[4]~reg0_q ),
	.datab(\register|Mux42~19_combout ),
	.datac(\register|Mux42~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux42~20 .lut_mask = 16'hE4E4;
defparam \register|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N30
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\WideNor0~0_combout  & ((\r2[21]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux42~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux42~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[21]~reg0_q ),
	.datad(\register|Mux42~20_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hB3A0;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N31
dffeas \r2[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[21]~reg0 .is_wysiwyg = "true";
defparam \r2[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N29
dffeas \register|reg_storage[564] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [564]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[564] .is_wysiwyg = "true";
defparam \register|reg_storage[564] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N19
dffeas \register|reg_storage[692] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [692]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[692] .is_wysiwyg = "true";
defparam \register|reg_storage[692] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N3
dffeas \register|reg_storage[660] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [660]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[660] .is_wysiwyg = "true";
defparam \register|reg_storage[660] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N5
dffeas \register|reg_storage[532] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [532]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[532] .is_wysiwyg = "true";
defparam \register|reg_storage[532] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \register|Mux43~4 (
// Equation(s):
// \register|Mux43~4_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [660])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [532])))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [660]),
	.datac(\register|reg_storage [532]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~4 .lut_mask = 16'hEE50;
defparam \register|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \register|Mux43~5 (
// Equation(s):
// \register|Mux43~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux43~4_combout  & ((\register|reg_storage [692]))) # (!\register|Mux43~4_combout  & (\register|reg_storage [564])))) # (!\rr2[0]~reg0_q  & (((\register|Mux43~4_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [564]),
	.datac(\register|reg_storage [692]),
	.datad(\register|Mux43~4_combout ),
	.cin(gnd),
	.combout(\register|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~5 .lut_mask = 16'hF588;
defparam \register|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N11
dffeas \register|reg_storage[820] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [820]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[820] .is_wysiwyg = "true";
defparam \register|reg_storage[820] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N29
dffeas \register|reg_storage[948] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [948]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[948] .is_wysiwyg = "true";
defparam \register|reg_storage[948] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N25
dffeas \register|reg_storage[916] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [916]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[916] .is_wysiwyg = "true";
defparam \register|reg_storage[916] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N19
dffeas \register|reg_storage[788] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [788]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[788] .is_wysiwyg = "true";
defparam \register|reg_storage[788] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cycloneive_lcell_comb \register|Mux43~2 (
// Equation(s):
// \register|Mux43~2_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [916]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [788] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [916]),
	.datac(\register|reg_storage [788]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~2 .lut_mask = 16'hAAD8;
defparam \register|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cycloneive_lcell_comb \register|Mux43~3 (
// Equation(s):
// \register|Mux43~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux43~2_combout  & ((\register|reg_storage [948]))) # (!\register|Mux43~2_combout  & (\register|reg_storage [820])))) # (!\rr2[0]~reg0_q  & (((\register|Mux43~2_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [820]),
	.datac(\register|reg_storage [948]),
	.datad(\register|Mux43~2_combout ),
	.cin(gnd),
	.combout(\register|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~3 .lut_mask = 16'hF588;
defparam \register|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneive_lcell_comb \register|Mux43~6 (
// Equation(s):
// \register|Mux43~6_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|Mux43~3_combout ))) # (!\rr2[3]~reg0_q  & (\register|Mux43~5_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux43~5_combout ),
	.datad(\register|Mux43~3_combout ),
	.cin(gnd),
	.combout(\register|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~6 .lut_mask = 16'hDC98;
defparam \register|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \register|reg_storage[756] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [756]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[756] .is_wysiwyg = "true";
defparam \register|reg_storage[756] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \register|reg_storage[596] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [596]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[596] .is_wysiwyg = "true";
defparam \register|reg_storage[596] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \register|reg_storage[628]~feeder (
// Equation(s):
// \register|reg_storage[628]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[20]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[628]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[628]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[628]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N27
dffeas \register|reg_storage[628] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[628]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [628]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[628] .is_wysiwyg = "true";
defparam \register|reg_storage[628] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N2
cycloneive_lcell_comb \register|Mux43~0 (
// Equation(s):
// \register|Mux43~0_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q ) # (\register|reg_storage [628])))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [596] & (!\rr2[2]~reg0_q )))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [596]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\register|reg_storage [628]),
	.cin(gnd),
	.combout(\register|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~0 .lut_mask = 16'hAEA4;
defparam \register|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N4
cycloneive_lcell_comb \register|Mux43~1 (
// Equation(s):
// \register|Mux43~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux43~0_combout  & (\register|reg_storage [756])) # (!\register|Mux43~0_combout  & ((\register|reg_storage [724]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux43~0_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [756]),
	.datac(\register|reg_storage [724]),
	.datad(\register|Mux43~0_combout ),
	.cin(gnd),
	.combout(\register|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~1 .lut_mask = 16'hDDA0;
defparam \register|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \register|reg_storage[986] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [986]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[986] .is_wysiwyg = "true";
defparam \register|reg_storage[986] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N3
dffeas \register|reg_storage[884] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [884]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[884] .is_wysiwyg = "true";
defparam \register|reg_storage[884] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \register|reg_storage[852] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [852]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[852] .is_wysiwyg = "true";
defparam \register|reg_storage[852] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneive_lcell_comb \register|Mux43~7 (
// Equation(s):
// \register|Mux43~7_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [884]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [852] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [884]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [852]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~7 .lut_mask = 16'hCCB8;
defparam \register|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N23
dffeas \register|reg_storage[1012] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1012]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1012] .is_wysiwyg = "true";
defparam \register|reg_storage[1012] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneive_lcell_comb \register|Mux43~8 (
// Equation(s):
// \register|Mux43~8_combout  = (\register|Mux43~7_combout  & (((\register|reg_storage [1012]) # (!\rr2[2]~reg0_q )))) # (!\register|Mux43~7_combout  & (\register|reg_storage [986] & ((\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [986]),
	.datab(\register|Mux43~7_combout ),
	.datac(\register|reg_storage [1012]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~8 .lut_mask = 16'hE2CC;
defparam \register|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
cycloneive_lcell_comb \register|Mux43~9 (
// Equation(s):
// \register|Mux43~9_combout  = (\register|Mux43~6_combout  & (((\register|Mux43~8_combout )) # (!\rr2[1]~reg0_q ))) # (!\register|Mux43~6_combout  & (\rr2[1]~reg0_q  & (\register|Mux43~1_combout )))

	.dataa(\register|Mux43~6_combout ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux43~1_combout ),
	.datad(\register|Mux43~8_combout ),
	.cin(gnd),
	.combout(\register|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~9 .lut_mask = 16'hEA62;
defparam \register|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
cycloneive_lcell_comb \register|reg_storage[212]~feeder (
// Equation(s):
// \register|reg_storage[212]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[20]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[212]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[212]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[212]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N27
dffeas \register|reg_storage[212] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[212]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [212]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[212] .is_wysiwyg = "true";
defparam \register|reg_storage[212] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
cycloneive_lcell_comb \register|reg_storage[468]~feeder (
// Equation(s):
// \register|reg_storage[468]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[20]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[468]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[468]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[468]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N5
dffeas \register|reg_storage[468] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[468]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [468]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[468] .is_wysiwyg = "true";
defparam \register|reg_storage[468] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N20
cycloneive_lcell_comb \register|reg_storage[148]~feeder (
// Equation(s):
// \register|reg_storage[148]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[20]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[148]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[148]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[148]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N21
dffeas \register|reg_storage[148] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[148]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [148]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[148] .is_wysiwyg = "true";
defparam \register|reg_storage[148] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
cycloneive_lcell_comb \register|reg_storage[404]~feeder (
// Equation(s):
// \register|reg_storage[404]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[20]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[404]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[404]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[404]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N21
dffeas \register|reg_storage[404] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[404]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [404]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[404] .is_wysiwyg = "true";
defparam \register|reg_storage[404] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
cycloneive_lcell_comb \register|Mux43~10 (
// Equation(s):
// \register|Mux43~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [404]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [148]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [148]),
	.datac(\register|reg_storage [404]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~10 .lut_mask = 16'hFA44;
defparam \register|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
cycloneive_lcell_comb \register|Mux43~11 (
// Equation(s):
// \register|Mux43~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux43~10_combout  & ((\register|reg_storage [468]))) # (!\register|Mux43~10_combout  & (\register|reg_storage [212])))) # (!\rr2[1]~reg0_q  & (((\register|Mux43~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [212]),
	.datac(\register|reg_storage [468]),
	.datad(\register|Mux43~10_combout ),
	.cin(gnd),
	.combout(\register|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~11 .lut_mask = 16'hF588;
defparam \register|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
cycloneive_lcell_comb \register|reg_storage[84]~feeder (
// Equation(s):
// \register|reg_storage[84]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[20]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[84]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N15
dffeas \register|reg_storage[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [84]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[84] .is_wysiwyg = "true";
defparam \register|reg_storage[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N27
dffeas \register|reg_storage[340] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [340]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[340] .is_wysiwyg = "true";
defparam \register|reg_storage[340] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N17
dffeas \register|reg_storage[276] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [276]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[276] .is_wysiwyg = "true";
defparam \register|reg_storage[276] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N21
dffeas \register|reg_storage[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[20] .is_wysiwyg = "true";
defparam \register|reg_storage[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N20
cycloneive_lcell_comb \register|Mux43~14 (
// Equation(s):
// \register|Mux43~14_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [276])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [20])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [276]),
	.datac(\register|reg_storage [20]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~14 .lut_mask = 16'hEE50;
defparam \register|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N26
cycloneive_lcell_comb \register|Mux43~15 (
// Equation(s):
// \register|Mux43~15_combout  = (\rr2[1]~reg0_q  & ((\register|Mux43~14_combout  & ((\register|reg_storage [340]))) # (!\register|Mux43~14_combout  & (\register|reg_storage [84])))) # (!\rr2[1]~reg0_q  & (((\register|Mux43~14_combout ))))

	.dataa(\register|reg_storage [84]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [340]),
	.datad(\register|Mux43~14_combout ),
	.cin(gnd),
	.combout(\register|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~15 .lut_mask = 16'hF388;
defparam \register|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N0
cycloneive_lcell_comb \register|reg_storage[372]~feeder (
// Equation(s):
// \register|reg_storage[372]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[20]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[372]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[372]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[372]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N1
dffeas \register|reg_storage[372] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[372]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [372]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[372] .is_wysiwyg = "true";
defparam \register|reg_storage[372] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N6
cycloneive_lcell_comb \register|reg_storage[52]~feeder (
// Equation(s):
// \register|reg_storage[52]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[20]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[52]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N7
dffeas \register|reg_storage[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [52]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[52] .is_wysiwyg = "true";
defparam \register|reg_storage[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N25
dffeas \register|reg_storage[116] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [116]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[116] .is_wysiwyg = "true";
defparam \register|reg_storage[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N12
cycloneive_lcell_comb \register|Mux43~12 (
// Equation(s):
// \register|Mux43~12_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [116]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [52]))))

	.dataa(\register|reg_storage [52]),
	.datab(\register|reg_storage [116]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~12 .lut_mask = 16'hFC0A;
defparam \register|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
cycloneive_lcell_comb \register|reg_storage[308]~feeder (
// Equation(s):
// \register|reg_storage[308]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[20]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[308]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[308]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[308]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N1
dffeas \register|reg_storage[308] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[308]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [308]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[308] .is_wysiwyg = "true";
defparam \register|reg_storage[308] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N28
cycloneive_lcell_comb \register|Mux43~13 (
// Equation(s):
// \register|Mux43~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux43~12_combout  & (\register|reg_storage [372])) # (!\register|Mux43~12_combout  & ((\register|reg_storage [308]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux43~12_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [372]),
	.datac(\register|Mux43~12_combout ),
	.datad(\register|reg_storage [308]),
	.cin(gnd),
	.combout(\register|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~13 .lut_mask = 16'hDAD0;
defparam \register|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N30
cycloneive_lcell_comb \register|Mux43~16 (
// Equation(s):
// \register|Mux43~16_combout  = (\rr2[2]~reg0_q  & (\rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|Mux43~13_combout ))) # (!\rr2[0]~reg0_q  & (\register|Mux43~15_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux43~15_combout ),
	.datad(\register|Mux43~13_combout ),
	.cin(gnd),
	.combout(\register|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~16 .lut_mask = 16'hDC98;
defparam \register|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N17
dffeas \register|reg_storage[244] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [244]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[244] .is_wysiwyg = "true";
defparam \register|reg_storage[244] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N31
dffeas \register|reg_storage[180] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [180]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[180] .is_wysiwyg = "true";
defparam \register|reg_storage[180] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneive_lcell_comb \register|Mux43~17 (
// Equation(s):
// \register|Mux43~17_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [244])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [180])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [244]),
	.datac(\register|reg_storage [180]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~17 .lut_mask = 16'hEE50;
defparam \register|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N8
cycloneive_lcell_comb \register|reg_storage[500]~feeder (
// Equation(s):
// \register|reg_storage[500]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[20]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[500]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[500]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[500]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N9
dffeas \register|reg_storage[500] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[500]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [500]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[500] .is_wysiwyg = "true";
defparam \register|reg_storage[500] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N30
cycloneive_lcell_comb \register|reg_storage[436]~feeder (
// Equation(s):
// \register|reg_storage[436]~feeder_combout  = \wd[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[20]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[436]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[436]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[436]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N31
dffeas \register|reg_storage[436] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[436]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [436]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[436] .is_wysiwyg = "true";
defparam \register|reg_storage[436] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneive_lcell_comb \register|Mux43~18 (
// Equation(s):
// \register|Mux43~18_combout  = (\register|Mux43~17_combout  & (((\register|reg_storage [500])) # (!\rr2[3]~reg0_q ))) # (!\register|Mux43~17_combout  & (\rr2[3]~reg0_q  & ((\register|reg_storage [436]))))

	.dataa(\register|Mux43~17_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [500]),
	.datad(\register|reg_storage [436]),
	.cin(gnd),
	.combout(\register|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~18 .lut_mask = 16'hE6A2;
defparam \register|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N12
cycloneive_lcell_comb \register|Mux43~19 (
// Equation(s):
// \register|Mux43~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux43~16_combout  & ((\register|Mux43~18_combout ))) # (!\register|Mux43~16_combout  & (\register|Mux43~11_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux43~16_combout ))))

	.dataa(\register|Mux43~11_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux43~16_combout ),
	.datad(\register|Mux43~18_combout ),
	.cin(gnd),
	.combout(\register|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~19 .lut_mask = 16'hF838;
defparam \register|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
cycloneive_lcell_comb \register|Mux43~20 (
// Equation(s):
// \register|Mux43~20_combout  = (\rr2[4]~reg0_q  & (\register|Mux43~9_combout )) # (!\rr2[4]~reg0_q  & ((\register|Mux43~19_combout )))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux43~9_combout ),
	.datad(\register|Mux43~19_combout ),
	.cin(gnd),
	.combout(\register|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux43~20 .lut_mask = 16'hF5A0;
defparam \register|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\WideNor0~0_combout  & ((\r2[20]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux43~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux43~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[20]~reg0_q ),
	.datad(\register|Mux43~20_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hB3A0;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N29
dffeas \r2[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[20]~reg0 .is_wysiwyg = "true";
defparam \r2[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N19
dffeas \register|reg_storage[371] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [371]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[371] .is_wysiwyg = "true";
defparam \register|reg_storage[371] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N17
dffeas \register|reg_storage[115] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [115]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[115] .is_wysiwyg = "true";
defparam \register|reg_storage[115] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N11
dffeas \register|reg_storage[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [51]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[51] .is_wysiwyg = "true";
defparam \register|reg_storage[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N5
dffeas \register|reg_storage[307] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [307]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[307] .is_wysiwyg = "true";
defparam \register|reg_storage[307] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N10
cycloneive_lcell_comb \register|Mux44~10 (
// Equation(s):
// \register|Mux44~10_combout  = (\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [307])))) # (!\rr2[3]~reg0_q  & (!\rr2[1]~reg0_q  & (\register|reg_storage [51])))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [51]),
	.datad(\register|reg_storage [307]),
	.cin(gnd),
	.combout(\register|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~10 .lut_mask = 16'hBA98;
defparam \register|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N16
cycloneive_lcell_comb \register|Mux44~11 (
// Equation(s):
// \register|Mux44~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux44~10_combout  & (\register|reg_storage [371])) # (!\register|Mux44~10_combout  & ((\register|reg_storage [115]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux44~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [371]),
	.datac(\register|reg_storage [115]),
	.datad(\register|Mux44~10_combout ),
	.cin(gnd),
	.combout(\register|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~11 .lut_mask = 16'hDDA0;
defparam \register|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneive_lcell_comb \register|reg_storage[243]~feeder (
// Equation(s):
// \register|reg_storage[243]~feeder_combout  = \wd[19]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[19]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[243]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[243]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[243]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N1
dffeas \register|reg_storage[243] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[243]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [243]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[243] .is_wysiwyg = "true";
defparam \register|reg_storage[243] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneive_lcell_comb \register|reg_storage[435]~feeder (
// Equation(s):
// \register|reg_storage[435]~feeder_combout  = \wd[19]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[19]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[435]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[435]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[435]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N27
dffeas \register|reg_storage[435] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[435]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [435]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[435] .is_wysiwyg = "true";
defparam \register|reg_storage[435] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N11
dffeas \register|reg_storage[179] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [179]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[179] .is_wysiwyg = "true";
defparam \register|reg_storage[179] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneive_lcell_comb \register|Mux44~17 (
// Equation(s):
// \register|Mux44~17_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [435]) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((\register|reg_storage [179] & !\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [435]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [179]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~17 .lut_mask = 16'hCCB8;
defparam \register|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneive_lcell_comb \register|Mux44~18 (
// Equation(s):
// \register|Mux44~18_combout  = (\rr2[1]~reg0_q  & ((\register|Mux44~17_combout  & ((\register|reg_storage [499]))) # (!\register|Mux44~17_combout  & (\register|reg_storage [243])))) # (!\rr2[1]~reg0_q  & (((\register|Mux44~17_combout ))))

	.dataa(\register|reg_storage [243]),
	.datab(\register|reg_storage [499]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux44~17_combout ),
	.cin(gnd),
	.combout(\register|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~18 .lut_mask = 16'hCFA0;
defparam \register|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N28
cycloneive_lcell_comb \register|reg_storage[275]~feeder (
// Equation(s):
// \register|reg_storage[275]~feeder_combout  = \wd[19]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[19]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[275]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[275]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[275]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N29
dffeas \register|reg_storage[275] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[275]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [275]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[275] .is_wysiwyg = "true";
defparam \register|reg_storage[275] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N27
dffeas \register|reg_storage[339] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [339]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[339] .is_wysiwyg = "true";
defparam \register|reg_storage[339] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N17
dffeas \register|reg_storage[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [83]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[83] .is_wysiwyg = "true";
defparam \register|reg_storage[83] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N1
dffeas \register|reg_storage[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[19] .is_wysiwyg = "true";
defparam \register|reg_storage[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N0
cycloneive_lcell_comb \register|Mux44~14 (
// Equation(s):
// \register|Mux44~14_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [83])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [19])))))

	.dataa(\register|reg_storage [83]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [19]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~14 .lut_mask = 16'hEE30;
defparam \register|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N26
cycloneive_lcell_comb \register|Mux44~15 (
// Equation(s):
// \register|Mux44~15_combout  = (\rr2[3]~reg0_q  & ((\register|Mux44~14_combout  & ((\register|reg_storage [339]))) # (!\register|Mux44~14_combout  & (\register|reg_storage [275])))) # (!\rr2[3]~reg0_q  & (((\register|Mux44~14_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [275]),
	.datac(\register|reg_storage [339]),
	.datad(\register|Mux44~14_combout ),
	.cin(gnd),
	.combout(\register|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~15 .lut_mask = 16'hF588;
defparam \register|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
cycloneive_lcell_comb \register|reg_storage[403]~feeder (
// Equation(s):
// \register|reg_storage[403]~feeder_combout  = \wd[19]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[19]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[403]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[403]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[403]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N5
dffeas \register|reg_storage[403] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[403]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [403]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[403] .is_wysiwyg = "true";
defparam \register|reg_storage[403] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
cycloneive_lcell_comb \register|reg_storage[467]~feeder (
// Equation(s):
// \register|reg_storage[467]~feeder_combout  = \wd[19]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[19]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[467]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[467]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[467]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N27
dffeas \register|reg_storage[467] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[467]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [467]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[467] .is_wysiwyg = "true";
defparam \register|reg_storage[467] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
cycloneive_lcell_comb \register|reg_storage[147]~feeder (
// Equation(s):
// \register|reg_storage[147]~feeder_combout  = \wd[19]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[19]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[147]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[147]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[147]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N13
dffeas \register|reg_storage[147] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[147]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [147]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[147] .is_wysiwyg = "true";
defparam \register|reg_storage[147] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N1
dffeas \register|reg_storage[211] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [211]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[211] .is_wysiwyg = "true";
defparam \register|reg_storage[211] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
cycloneive_lcell_comb \register|Mux44~12 (
// Equation(s):
// \register|Mux44~12_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [211]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [147] & ((!\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [147]),
	.datab(\register|reg_storage [211]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~12 .lut_mask = 16'hF0CA;
defparam \register|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
cycloneive_lcell_comb \register|Mux44~13 (
// Equation(s):
// \register|Mux44~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux44~12_combout  & ((\register|reg_storage [467]))) # (!\register|Mux44~12_combout  & (\register|reg_storage [403])))) # (!\rr2[3]~reg0_q  & (((\register|Mux44~12_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [403]),
	.datac(\register|reg_storage [467]),
	.datad(\register|Mux44~12_combout ),
	.cin(gnd),
	.combout(\register|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~13 .lut_mask = 16'hF588;
defparam \register|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N16
cycloneive_lcell_comb \register|Mux44~16 (
// Equation(s):
// \register|Mux44~16_combout  = (\rr2[0]~reg0_q  & (\rr2[2]~reg0_q )) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|Mux44~13_combout ))) # (!\rr2[2]~reg0_q  & (\register|Mux44~15_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux44~15_combout ),
	.datad(\register|Mux44~13_combout ),
	.cin(gnd),
	.combout(\register|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~16 .lut_mask = 16'hDC98;
defparam \register|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N14
cycloneive_lcell_comb \register|Mux44~19 (
// Equation(s):
// \register|Mux44~19_combout  = (\rr2[0]~reg0_q  & ((\register|Mux44~16_combout  & ((\register|Mux44~18_combout ))) # (!\register|Mux44~16_combout  & (\register|Mux44~11_combout )))) # (!\rr2[0]~reg0_q  & (((\register|Mux44~16_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux44~11_combout ),
	.datac(\register|Mux44~18_combout ),
	.datad(\register|Mux44~16_combout ),
	.cin(gnd),
	.combout(\register|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~19 .lut_mask = 16'hF588;
defparam \register|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N3
dffeas \register|reg_storage[947] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [947]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[947] .is_wysiwyg = "true";
defparam \register|reg_storage[947] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N5
dffeas \register|reg_storage[915] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [915]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[915] .is_wysiwyg = "true";
defparam \register|reg_storage[915] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N3
dffeas \register|reg_storage[819] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [819]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[819] .is_wysiwyg = "true";
defparam \register|reg_storage[819] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N21
dffeas \register|reg_storage[787] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [787]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[787] .is_wysiwyg = "true";
defparam \register|reg_storage[787] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N20
cycloneive_lcell_comb \register|Mux44~0 (
// Equation(s):
// \register|Mux44~0_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [819]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [787] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [819]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [787]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~0 .lut_mask = 16'hCCB8;
defparam \register|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneive_lcell_comb \register|Mux44~1 (
// Equation(s):
// \register|Mux44~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux44~0_combout  & (\register|reg_storage [947])) # (!\register|Mux44~0_combout  & ((\register|reg_storage [915]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux44~0_combout ))))

	.dataa(\register|reg_storage [947]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [915]),
	.datad(\register|Mux44~0_combout ),
	.cin(gnd),
	.combout(\register|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~1 .lut_mask = 16'hBBC0;
defparam \register|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N31
dffeas \register|reg_storage[531] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [531]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[531] .is_wysiwyg = "true";
defparam \register|reg_storage[531] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N21
dffeas \register|reg_storage[563] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [563]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[563] .is_wysiwyg = "true";
defparam \register|reg_storage[563] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneive_lcell_comb \register|Mux44~4 (
// Equation(s):
// \register|Mux44~4_combout  = (\rr2[2]~reg0_q  & (\rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [563]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [531]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [531]),
	.datad(\register|reg_storage [563]),
	.cin(gnd),
	.combout(\register|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~4 .lut_mask = 16'hDC98;
defparam \register|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N9
dffeas \register|reg_storage[691] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [691]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[691] .is_wysiwyg = "true";
defparam \register|reg_storage[691] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N21
dffeas \register|reg_storage[659] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [659]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[659] .is_wysiwyg = "true";
defparam \register|reg_storage[659] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneive_lcell_comb \register|Mux44~5 (
// Equation(s):
// \register|Mux44~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux44~4_combout  & (\register|reg_storage [691])) # (!\register|Mux44~4_combout  & ((\register|reg_storage [659]))))) # (!\rr2[2]~reg0_q  & (\register|Mux44~4_combout ))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux44~4_combout ),
	.datac(\register|reg_storage [691]),
	.datad(\register|reg_storage [659]),
	.cin(gnd),
	.combout(\register|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~5 .lut_mask = 16'hE6C4;
defparam \register|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \register|reg_storage[627]~feeder (
// Equation(s):
// \register|reg_storage[627]~feeder_combout  = \wd[19]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[19]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[627]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[627]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[627]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N7
dffeas \register|reg_storage[627] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[627]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [627]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[627] .is_wysiwyg = "true";
defparam \register|reg_storage[627] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N25
dffeas \register|reg_storage[723] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [723]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[723] .is_wysiwyg = "true";
defparam \register|reg_storage[723] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N15
dffeas \register|reg_storage[595] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [595]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[595] .is_wysiwyg = "true";
defparam \register|reg_storage[595] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cycloneive_lcell_comb \register|Mux44~2 (
// Equation(s):
// \register|Mux44~2_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [723])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [595])))))

	.dataa(\register|reg_storage [723]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [595]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~2 .lut_mask = 16'hEE30;
defparam \register|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \register|reg_storage[755] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [755]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[755] .is_wysiwyg = "true";
defparam \register|reg_storage[755] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneive_lcell_comb \register|Mux44~3 (
// Equation(s):
// \register|Mux44~3_combout  = (\register|Mux44~2_combout  & (((\register|reg_storage [755]) # (!\rr2[0]~reg0_q )))) # (!\register|Mux44~2_combout  & (\register|reg_storage [627] & ((\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [627]),
	.datab(\register|Mux44~2_combout ),
	.datac(\register|reg_storage [755]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~3 .lut_mask = 16'hE2CC;
defparam \register|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
cycloneive_lcell_comb \register|Mux44~6 (
// Equation(s):
// \register|Mux44~6_combout  = (\rr2[3]~reg0_q  & (\rr2[1]~reg0_q )) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|Mux44~3_combout ))) # (!\rr2[1]~reg0_q  & (\register|Mux44~5_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux44~5_combout ),
	.datad(\register|Mux44~3_combout ),
	.cin(gnd),
	.combout(\register|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~6 .lut_mask = 16'hDC98;
defparam \register|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \register|reg_storage[883] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [883]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[883] .is_wysiwyg = "true";
defparam \register|reg_storage[883] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N15
dffeas \register|reg_storage[1011] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1011]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1011] .is_wysiwyg = "true";
defparam \register|reg_storage[1011] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N31
dffeas \register|reg_storage[985] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [985]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[985] .is_wysiwyg = "true";
defparam \register|reg_storage[985] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N1
dffeas \register|reg_storage[851] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[19]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [851]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[851] .is_wysiwyg = "true";
defparam \register|reg_storage[851] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneive_lcell_comb \register|Mux44~7 (
// Equation(s):
// \register|Mux44~7_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [985]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [851] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [985]),
	.datac(\register|reg_storage [851]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~7 .lut_mask = 16'hAAD8;
defparam \register|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneive_lcell_comb \register|Mux44~8 (
// Equation(s):
// \register|Mux44~8_combout  = (\rr2[0]~reg0_q  & ((\register|Mux44~7_combout  & ((\register|reg_storage [1011]))) # (!\register|Mux44~7_combout  & (\register|reg_storage [883])))) # (!\rr2[0]~reg0_q  & (((\register|Mux44~7_combout ))))

	.dataa(\register|reg_storage [883]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [1011]),
	.datad(\register|Mux44~7_combout ),
	.cin(gnd),
	.combout(\register|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~8 .lut_mask = 16'hF388;
defparam \register|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
cycloneive_lcell_comb \register|Mux44~9 (
// Equation(s):
// \register|Mux44~9_combout  = (\rr2[3]~reg0_q  & ((\register|Mux44~6_combout  & ((\register|Mux44~8_combout ))) # (!\register|Mux44~6_combout  & (\register|Mux44~1_combout )))) # (!\rr2[3]~reg0_q  & (((\register|Mux44~6_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux44~1_combout ),
	.datac(\register|Mux44~6_combout ),
	.datad(\register|Mux44~8_combout ),
	.cin(gnd),
	.combout(\register|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~9 .lut_mask = 16'hF858;
defparam \register|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
cycloneive_lcell_comb \register|Mux44~20 (
// Equation(s):
// \register|Mux44~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux44~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux44~19_combout ))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux44~19_combout ),
	.datad(\register|Mux44~9_combout ),
	.cin(gnd),
	.combout(\register|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux44~20 .lut_mask = 16'hFA50;
defparam \register|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N26
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\register|Mux44~20_combout  & (((\r2[19]~reg0_q  & \WideNor0~0_combout )) # (!\Equal2~0_combout ))) # (!\register|Mux44~20_combout  & (((\r2[19]~reg0_q  & \WideNor0~0_combout ))))

	.dataa(\register|Mux44~20_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[19]~reg0_q ),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hF222;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N27
dffeas \r2[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[19]~reg0 .is_wysiwyg = "true";
defparam \r2[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \register|reg_storage[754] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [754]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[754] .is_wysiwyg = "true";
defparam \register|reg_storage[754] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneive_lcell_comb \register|reg_storage[722]~feeder (
// Equation(s):
// \register|reg_storage[722]~feeder_combout  = \wd[18]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[18]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[722]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[722]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[722]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N23
dffeas \register|reg_storage[722] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[722]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [722]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[722] .is_wysiwyg = "true";
defparam \register|reg_storage[722] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneive_lcell_comb \register|reg_storage[626]~feeder (
// Equation(s):
// \register|reg_storage[626]~feeder_combout  = \wd[18]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[18]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[626]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[626]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[626]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \register|reg_storage[626] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[626]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [626]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[626] .is_wysiwyg = "true";
defparam \register|reg_storage[626] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneive_lcell_comb \register|Mux45~0 (
// Equation(s):
// \register|Mux45~0_combout  = (\rr2[2]~reg0_q  & (\rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [626]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [594]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [594]),
	.datad(\register|reg_storage [626]),
	.cin(gnd),
	.combout(\register|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~0 .lut_mask = 16'hDC98;
defparam \register|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneive_lcell_comb \register|Mux45~1 (
// Equation(s):
// \register|Mux45~1_combout  = (\register|Mux45~0_combout  & ((\register|reg_storage [754]) # ((!\rr2[2]~reg0_q )))) # (!\register|Mux45~0_combout  & (((\register|reg_storage [722] & \rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [754]),
	.datab(\register|reg_storage [722]),
	.datac(\register|Mux45~0_combout ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~1 .lut_mask = 16'hACF0;
defparam \register|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N1
dffeas \register|reg_storage[984] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [984]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[984] .is_wysiwyg = "true";
defparam \register|reg_storage[984] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N15
dffeas \register|reg_storage[882] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [882]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[882] .is_wysiwyg = "true";
defparam \register|reg_storage[882] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N9
dffeas \register|reg_storage[850] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [850]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[850] .is_wysiwyg = "true";
defparam \register|reg_storage[850] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneive_lcell_comb \register|Mux45~7 (
// Equation(s):
// \register|Mux45~7_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [882]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [850] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [882]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [850]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~7 .lut_mask = 16'hCCB8;
defparam \register|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N7
dffeas \register|reg_storage[1010] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1010]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1010] .is_wysiwyg = "true";
defparam \register|reg_storage[1010] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneive_lcell_comb \register|Mux45~8 (
// Equation(s):
// \register|Mux45~8_combout  = (\register|Mux45~7_combout  & (((\register|reg_storage [1010]) # (!\rr2[2]~reg0_q )))) # (!\register|Mux45~7_combout  & (\register|reg_storage [984] & ((\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [984]),
	.datab(\register|Mux45~7_combout ),
	.datac(\register|reg_storage [1010]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~8 .lut_mask = 16'hE2CC;
defparam \register|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N5
dffeas \register|reg_storage[562] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [562]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[562] .is_wysiwyg = "true";
defparam \register|reg_storage[562] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N23
dffeas \register|reg_storage[690] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [690]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[690] .is_wysiwyg = "true";
defparam \register|reg_storage[690] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cycloneive_lcell_comb \register|reg_storage[658]~feeder (
// Equation(s):
// \register|reg_storage[658]~feeder_combout  = \wd[18]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[18]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[658]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[658]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[658]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N29
dffeas \register|reg_storage[658] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[658]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [658]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[658] .is_wysiwyg = "true";
defparam \register|reg_storage[658] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cycloneive_lcell_comb \register|reg_storage[530]~feeder (
// Equation(s):
// \register|reg_storage[530]~feeder_combout  = \wd[18]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[18]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[530]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[530]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[530]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N19
dffeas \register|reg_storage[530] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[530]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [530]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[530] .is_wysiwyg = "true";
defparam \register|reg_storage[530] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneive_lcell_comb \register|Mux45~4 (
// Equation(s):
// \register|Mux45~4_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [658]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((!\rr2[0]~reg0_q  & \register|reg_storage [530]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [658]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\register|reg_storage [530]),
	.cin(gnd),
	.combout(\register|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~4 .lut_mask = 16'hADA8;
defparam \register|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cycloneive_lcell_comb \register|Mux45~5 (
// Equation(s):
// \register|Mux45~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux45~4_combout  & ((\register|reg_storage [690]))) # (!\register|Mux45~4_combout  & (\register|reg_storage [562])))) # (!\rr2[0]~reg0_q  & (((\register|Mux45~4_combout ))))

	.dataa(\register|reg_storage [562]),
	.datab(\register|reg_storage [690]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\register|Mux45~4_combout ),
	.cin(gnd),
	.combout(\register|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~5 .lut_mask = 16'hCFA0;
defparam \register|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N1
dffeas \register|reg_storage[818] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [818]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[818] .is_wysiwyg = "true";
defparam \register|reg_storage[818] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N23
dffeas \register|reg_storage[914] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [914]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[914] .is_wysiwyg = "true";
defparam \register|reg_storage[914] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N3
dffeas \register|reg_storage[786] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [786]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[786] .is_wysiwyg = "true";
defparam \register|reg_storage[786] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cycloneive_lcell_comb \register|Mux45~2 (
// Equation(s):
// \register|Mux45~2_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [914]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [786] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [914]),
	.datac(\register|reg_storage [786]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~2 .lut_mask = 16'hAAD8;
defparam \register|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N1
dffeas \register|reg_storage[946] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [946]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[946] .is_wysiwyg = "true";
defparam \register|reg_storage[946] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cycloneive_lcell_comb \register|Mux45~3 (
// Equation(s):
// \register|Mux45~3_combout  = (\register|Mux45~2_combout  & (((\register|reg_storage [946]) # (!\rr2[0]~reg0_q )))) # (!\register|Mux45~2_combout  & (\register|reg_storage [818] & ((\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [818]),
	.datab(\register|Mux45~2_combout ),
	.datac(\register|reg_storage [946]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~3 .lut_mask = 16'hE2CC;
defparam \register|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
cycloneive_lcell_comb \register|Mux45~6 (
// Equation(s):
// \register|Mux45~6_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|Mux45~3_combout ))) # (!\rr2[3]~reg0_q  & (\register|Mux45~5_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|Mux45~5_combout ),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux45~3_combout ),
	.cin(gnd),
	.combout(\register|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~6 .lut_mask = 16'hF4A4;
defparam \register|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneive_lcell_comb \register|Mux45~9 (
// Equation(s):
// \register|Mux45~9_combout  = (\rr2[1]~reg0_q  & ((\register|Mux45~6_combout  & ((\register|Mux45~8_combout ))) # (!\register|Mux45~6_combout  & (\register|Mux45~1_combout )))) # (!\rr2[1]~reg0_q  & (((\register|Mux45~6_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|Mux45~1_combout ),
	.datac(\register|Mux45~8_combout ),
	.datad(\register|Mux45~6_combout ),
	.cin(gnd),
	.combout(\register|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~9 .lut_mask = 16'hF588;
defparam \register|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneive_lcell_comb \register|reg_storage[466]~feeder (
// Equation(s):
// \register|reg_storage[466]~feeder_combout  = \wd[18]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[18]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[466]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[466]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[466]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N29
dffeas \register|reg_storage[466] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[466]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [466]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[466] .is_wysiwyg = "true";
defparam \register|reg_storage[466] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N13
dffeas \register|reg_storage[210] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [210]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[210] .is_wysiwyg = "true";
defparam \register|reg_storage[210] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneive_lcell_comb \register|reg_storage[402]~feeder (
// Equation(s):
// \register|reg_storage[402]~feeder_combout  = \wd[18]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[18]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[402]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[402]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[402]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N17
dffeas \register|reg_storage[402] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[402]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [402]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[402] .is_wysiwyg = "true";
defparam \register|reg_storage[402] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N15
dffeas \register|reg_storage[146] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [146]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[146] .is_wysiwyg = "true";
defparam \register|reg_storage[146] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneive_lcell_comb \register|Mux45~10 (
// Equation(s):
// \register|Mux45~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [402])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [146])))))

	.dataa(\register|reg_storage [402]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [146]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~10 .lut_mask = 16'hEE30;
defparam \register|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneive_lcell_comb \register|Mux45~11 (
// Equation(s):
// \register|Mux45~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux45~10_combout  & (\register|reg_storage [466])) # (!\register|Mux45~10_combout  & ((\register|reg_storage [210]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux45~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [466]),
	.datac(\register|reg_storage [210]),
	.datad(\register|Mux45~10_combout ),
	.cin(gnd),
	.combout(\register|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~11 .lut_mask = 16'hDDA0;
defparam \register|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N18
cycloneive_lcell_comb \register|reg_storage[434]~feeder (
// Equation(s):
// \register|reg_storage[434]~feeder_combout  = \wd[18]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[18]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[434]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[434]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[434]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N19
dffeas \register|reg_storage[434] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[434]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [434]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[434] .is_wysiwyg = "true";
defparam \register|reg_storage[434] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N13
dffeas \register|reg_storage[498] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [498]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[498] .is_wysiwyg = "true";
defparam \register|reg_storage[498] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneive_lcell_comb \register|reg_storage[178]~feeder (
// Equation(s):
// \register|reg_storage[178]~feeder_combout  = \wd[18]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[18]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[178]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[178]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[178]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N3
dffeas \register|reg_storage[178] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[178]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [178]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[178] .is_wysiwyg = "true";
defparam \register|reg_storage[178] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N9
dffeas \register|reg_storage[242] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [242]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[242] .is_wysiwyg = "true";
defparam \register|reg_storage[242] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneive_lcell_comb \register|Mux45~17 (
// Equation(s):
// \register|Mux45~17_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [242]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [178] & ((!\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [178]),
	.datac(\register|reg_storage [242]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~17 .lut_mask = 16'hAAE4;
defparam \register|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N12
cycloneive_lcell_comb \register|Mux45~18 (
// Equation(s):
// \register|Mux45~18_combout  = (\rr2[3]~reg0_q  & ((\register|Mux45~17_combout  & ((\register|reg_storage [498]))) # (!\register|Mux45~17_combout  & (\register|reg_storage [434])))) # (!\rr2[3]~reg0_q  & (((\register|Mux45~17_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [434]),
	.datac(\register|reg_storage [498]),
	.datad(\register|Mux45~17_combout ),
	.cin(gnd),
	.combout(\register|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~18 .lut_mask = 16'hF588;
defparam \register|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N7
dffeas \register|reg_storage[274] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [274]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[274] .is_wysiwyg = "true";
defparam \register|reg_storage[274] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N5
dffeas \register|reg_storage[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[18] .is_wysiwyg = "true";
defparam \register|reg_storage[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N4
cycloneive_lcell_comb \register|Mux45~14 (
// Equation(s):
// \register|Mux45~14_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [274]) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((\register|reg_storage [18] & !\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [274]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [18]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~14 .lut_mask = 16'hCCB8;
defparam \register|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N19
dffeas \register|reg_storage[338] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [338]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[338] .is_wysiwyg = "true";
defparam \register|reg_storage[338] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N21
dffeas \register|reg_storage[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [82]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[82] .is_wysiwyg = "true";
defparam \register|reg_storage[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N18
cycloneive_lcell_comb \register|Mux45~15 (
// Equation(s):
// \register|Mux45~15_combout  = (\rr2[1]~reg0_q  & ((\register|Mux45~14_combout  & (\register|reg_storage [338])) # (!\register|Mux45~14_combout  & ((\register|reg_storage [82]))))) # (!\rr2[1]~reg0_q  & (\register|Mux45~14_combout ))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|Mux45~14_combout ),
	.datac(\register|reg_storage [338]),
	.datad(\register|reg_storage [82]),
	.cin(gnd),
	.combout(\register|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~15 .lut_mask = 16'hE6C4;
defparam \register|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N31
dffeas \register|reg_storage[306] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [306]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[306] .is_wysiwyg = "true";
defparam \register|reg_storage[306] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N9
dffeas \register|reg_storage[370] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [370]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[370] .is_wysiwyg = "true";
defparam \register|reg_storage[370] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N29
dffeas \register|reg_storage[114] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [114]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[114] .is_wysiwyg = "true";
defparam \register|reg_storage[114] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N15
dffeas \register|reg_storage[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [50]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[50] .is_wysiwyg = "true";
defparam \register|reg_storage[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N14
cycloneive_lcell_comb \register|Mux45~12 (
// Equation(s):
// \register|Mux45~12_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [114])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [50])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [114]),
	.datac(\register|reg_storage [50]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~12 .lut_mask = 16'hEE50;
defparam \register|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N8
cycloneive_lcell_comb \register|Mux45~13 (
// Equation(s):
// \register|Mux45~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux45~12_combout  & ((\register|reg_storage [370]))) # (!\register|Mux45~12_combout  & (\register|reg_storage [306])))) # (!\rr2[3]~reg0_q  & (((\register|Mux45~12_combout ))))

	.dataa(\register|reg_storage [306]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [370]),
	.datad(\register|Mux45~12_combout ),
	.cin(gnd),
	.combout(\register|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~13 .lut_mask = 16'hF388;
defparam \register|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneive_lcell_comb \register|Mux45~16 (
// Equation(s):
// \register|Mux45~16_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|Mux45~13_combout )))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & (\register|Mux45~15_combout )))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux45~15_combout ),
	.datad(\register|Mux45~13_combout ),
	.cin(gnd),
	.combout(\register|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~16 .lut_mask = 16'hBA98;
defparam \register|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
cycloneive_lcell_comb \register|Mux45~19 (
// Equation(s):
// \register|Mux45~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux45~16_combout  & ((\register|Mux45~18_combout ))) # (!\register|Mux45~16_combout  & (\register|Mux45~11_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux45~16_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux45~11_combout ),
	.datac(\register|Mux45~18_combout ),
	.datad(\register|Mux45~16_combout ),
	.cin(gnd),
	.combout(\register|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~19 .lut_mask = 16'hF588;
defparam \register|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N2
cycloneive_lcell_comb \register|Mux45~20 (
// Equation(s):
// \register|Mux45~20_combout  = (\rr2[4]~reg0_q  & (\register|Mux45~9_combout )) # (!\rr2[4]~reg0_q  & ((\register|Mux45~19_combout )))

	.dataa(\rr2[4]~reg0_q ),
	.datab(gnd),
	.datac(\register|Mux45~9_combout ),
	.datad(\register|Mux45~19_combout ),
	.cin(gnd),
	.combout(\register|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux45~20 .lut_mask = 16'hF5A0;
defparam \register|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\WideNor0~0_combout  & ((\r2[18]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux45~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux45~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[18]~reg0_q ),
	.datad(\register|Mux45~20_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hB3A0;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N21
dffeas \r2[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[18]~reg0 .is_wysiwyg = "true";
defparam \r2[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N30
cycloneive_lcell_comb \my_alu|Add1~30 (
// Equation(s):
// \my_alu|Add1~30_combout  = (\r1[15]~reg0_Duplicate_2_q  & ((\r2[15]~reg0_q  & (!\my_alu|Add1~29 )) # (!\r2[15]~reg0_q  & (\my_alu|Add1~29  & VCC)))) # (!\r1[15]~reg0_Duplicate_2_q  & ((\r2[15]~reg0_q  & ((\my_alu|Add1~29 ) # (GND))) # (!\r2[15]~reg0_q  & 
// (!\my_alu|Add1~29 ))))
// \my_alu|Add1~31  = CARRY((\r1[15]~reg0_Duplicate_2_q  & (\r2[15]~reg0_q  & !\my_alu|Add1~29 )) # (!\r1[15]~reg0_Duplicate_2_q  & ((\r2[15]~reg0_q ) # (!\my_alu|Add1~29 ))))

	.dataa(\r1[15]~reg0_Duplicate_2_q ),
	.datab(\r2[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~29 ),
	.combout(\my_alu|Add1~30_combout ),
	.cout(\my_alu|Add1~31 ));
// synopsys translate_off
defparam \my_alu|Add1~30 .lut_mask = 16'h694D;
defparam \my_alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N0
cycloneive_lcell_comb \my_alu|Add1~32 (
// Equation(s):
// \my_alu|Add1~32_combout  = ((\r1[16]~reg0_Duplicate_2_q  $ (\r2[16]~reg0_q  $ (\my_alu|Add1~31 )))) # (GND)
// \my_alu|Add1~33  = CARRY((\r1[16]~reg0_Duplicate_2_q  & ((!\my_alu|Add1~31 ) # (!\r2[16]~reg0_q ))) # (!\r1[16]~reg0_Duplicate_2_q  & (!\r2[16]~reg0_q  & !\my_alu|Add1~31 )))

	.dataa(\r1[16]~reg0_Duplicate_2_q ),
	.datab(\r2[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~31 ),
	.combout(\my_alu|Add1~32_combout ),
	.cout(\my_alu|Add1~33 ));
// synopsys translate_off
defparam \my_alu|Add1~32 .lut_mask = 16'h962B;
defparam \my_alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N2
cycloneive_lcell_comb \my_alu|Add1~34 (
// Equation(s):
// \my_alu|Add1~34_combout  = (\r1[17]~reg0_Duplicate_2_q  & ((\r2[17]~reg0_q  & (!\my_alu|Add1~33 )) # (!\r2[17]~reg0_q  & (\my_alu|Add1~33  & VCC)))) # (!\r1[17]~reg0_Duplicate_2_q  & ((\r2[17]~reg0_q  & ((\my_alu|Add1~33 ) # (GND))) # (!\r2[17]~reg0_q  & 
// (!\my_alu|Add1~33 ))))
// \my_alu|Add1~35  = CARRY((\r1[17]~reg0_Duplicate_2_q  & (\r2[17]~reg0_q  & !\my_alu|Add1~33 )) # (!\r1[17]~reg0_Duplicate_2_q  & ((\r2[17]~reg0_q ) # (!\my_alu|Add1~33 ))))

	.dataa(\r1[17]~reg0_Duplicate_2_q ),
	.datab(\r2[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~33 ),
	.combout(\my_alu|Add1~34_combout ),
	.cout(\my_alu|Add1~35 ));
// synopsys translate_off
defparam \my_alu|Add1~34 .lut_mask = 16'h694D;
defparam \my_alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N4
cycloneive_lcell_comb \my_alu|Add1~36 (
// Equation(s):
// \my_alu|Add1~36_combout  = ((\r1[18]~reg0_Duplicate_1_q  $ (\r2[18]~reg0_q  $ (\my_alu|Add1~35 )))) # (GND)
// \my_alu|Add1~37  = CARRY((\r1[18]~reg0_Duplicate_1_q  & ((!\my_alu|Add1~35 ) # (!\r2[18]~reg0_q ))) # (!\r1[18]~reg0_Duplicate_1_q  & (!\r2[18]~reg0_q  & !\my_alu|Add1~35 )))

	.dataa(\r1[18]~reg0_Duplicate_1_q ),
	.datab(\r2[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~35 ),
	.combout(\my_alu|Add1~36_combout ),
	.cout(\my_alu|Add1~37 ));
// synopsys translate_off
defparam \my_alu|Add1~36 .lut_mask = 16'h962B;
defparam \my_alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N6
cycloneive_lcell_comb \my_alu|Add1~38 (
// Equation(s):
// \my_alu|Add1~38_combout  = (\r2[19]~reg0_q  & ((\r1[19]~reg0_Duplicate_1_q  & (!\my_alu|Add1~37 )) # (!\r1[19]~reg0_Duplicate_1_q  & ((\my_alu|Add1~37 ) # (GND))))) # (!\r2[19]~reg0_q  & ((\r1[19]~reg0_Duplicate_1_q  & (\my_alu|Add1~37  & VCC)) # 
// (!\r1[19]~reg0_Duplicate_1_q  & (!\my_alu|Add1~37 ))))
// \my_alu|Add1~39  = CARRY((\r2[19]~reg0_q  & ((!\my_alu|Add1~37 ) # (!\r1[19]~reg0_Duplicate_1_q ))) # (!\r2[19]~reg0_q  & (!\r1[19]~reg0_Duplicate_1_q  & !\my_alu|Add1~37 )))

	.dataa(\r2[19]~reg0_q ),
	.datab(\r1[19]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~37 ),
	.combout(\my_alu|Add1~38_combout ),
	.cout(\my_alu|Add1~39 ));
// synopsys translate_off
defparam \my_alu|Add1~38 .lut_mask = 16'h692B;
defparam \my_alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N8
cycloneive_lcell_comb \my_alu|Add1~40 (
// Equation(s):
// \my_alu|Add1~40_combout  = ((\r1[20]~reg0_Duplicate_1_q  $ (\r2[20]~reg0_q  $ (\my_alu|Add1~39 )))) # (GND)
// \my_alu|Add1~41  = CARRY((\r1[20]~reg0_Duplicate_1_q  & ((!\my_alu|Add1~39 ) # (!\r2[20]~reg0_q ))) # (!\r1[20]~reg0_Duplicate_1_q  & (!\r2[20]~reg0_q  & !\my_alu|Add1~39 )))

	.dataa(\r1[20]~reg0_Duplicate_1_q ),
	.datab(\r2[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~39 ),
	.combout(\my_alu|Add1~40_combout ),
	.cout(\my_alu|Add1~41 ));
// synopsys translate_off
defparam \my_alu|Add1~40 .lut_mask = 16'h962B;
defparam \my_alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N10
cycloneive_lcell_comb \my_alu|Add1~42 (
// Equation(s):
// \my_alu|Add1~42_combout  = (\r1[21]~reg0_Duplicate_1_q  & ((\r2[21]~reg0_q  & (!\my_alu|Add1~41 )) # (!\r2[21]~reg0_q  & (\my_alu|Add1~41  & VCC)))) # (!\r1[21]~reg0_Duplicate_1_q  & ((\r2[21]~reg0_q  & ((\my_alu|Add1~41 ) # (GND))) # (!\r2[21]~reg0_q  & 
// (!\my_alu|Add1~41 ))))
// \my_alu|Add1~43  = CARRY((\r1[21]~reg0_Duplicate_1_q  & (\r2[21]~reg0_q  & !\my_alu|Add1~41 )) # (!\r1[21]~reg0_Duplicate_1_q  & ((\r2[21]~reg0_q ) # (!\my_alu|Add1~41 ))))

	.dataa(\r1[21]~reg0_Duplicate_1_q ),
	.datab(\r2[21]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~41 ),
	.combout(\my_alu|Add1~42_combout ),
	.cout(\my_alu|Add1~43 ));
// synopsys translate_off
defparam \my_alu|Add1~42 .lut_mask = 16'h694D;
defparam \my_alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N12
cycloneive_lcell_comb \my_alu|Add1~44 (
// Equation(s):
// \my_alu|Add1~44_combout  = ((\r2[22]~reg0_q  $ (\r1[22]~reg0_Duplicate_1_q  $ (\my_alu|Add1~43 )))) # (GND)
// \my_alu|Add1~45  = CARRY((\r2[22]~reg0_q  & (\r1[22]~reg0_Duplicate_1_q  & !\my_alu|Add1~43 )) # (!\r2[22]~reg0_q  & ((\r1[22]~reg0_Duplicate_1_q ) # (!\my_alu|Add1~43 ))))

	.dataa(\r2[22]~reg0_q ),
	.datab(\r1[22]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~43 ),
	.combout(\my_alu|Add1~44_combout ),
	.cout(\my_alu|Add1~45 ));
// synopsys translate_off
defparam \my_alu|Add1~44 .lut_mask = 16'h964D;
defparam \my_alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N14
cycloneive_lcell_comb \my_alu|Add1~46 (
// Equation(s):
// \my_alu|Add1~46_combout  = (\r1[23]~reg0_Duplicate_1_q  & ((\r2[23]~reg0_q  & (!\my_alu|Add1~45 )) # (!\r2[23]~reg0_q  & (\my_alu|Add1~45  & VCC)))) # (!\r1[23]~reg0_Duplicate_1_q  & ((\r2[23]~reg0_q  & ((\my_alu|Add1~45 ) # (GND))) # (!\r2[23]~reg0_q  & 
// (!\my_alu|Add1~45 ))))
// \my_alu|Add1~47  = CARRY((\r1[23]~reg0_Duplicate_1_q  & (\r2[23]~reg0_q  & !\my_alu|Add1~45 )) # (!\r1[23]~reg0_Duplicate_1_q  & ((\r2[23]~reg0_q ) # (!\my_alu|Add1~45 ))))

	.dataa(\r1[23]~reg0_Duplicate_1_q ),
	.datab(\r2[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~45 ),
	.combout(\my_alu|Add1~46_combout ),
	.cout(\my_alu|Add1~47 ));
// synopsys translate_off
defparam \my_alu|Add1~46 .lut_mask = 16'h694D;
defparam \my_alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N16
cycloneive_lcell_comb \my_alu|Add1~48 (
// Equation(s):
// \my_alu|Add1~48_combout  = ((\r2[24]~reg0_q  $ (\r1[24]~reg0_Duplicate_1_q  $ (\my_alu|Add1~47 )))) # (GND)
// \my_alu|Add1~49  = CARRY((\r2[24]~reg0_q  & (\r1[24]~reg0_Duplicate_1_q  & !\my_alu|Add1~47 )) # (!\r2[24]~reg0_q  & ((\r1[24]~reg0_Duplicate_1_q ) # (!\my_alu|Add1~47 ))))

	.dataa(\r2[24]~reg0_q ),
	.datab(\r1[24]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~47 ),
	.combout(\my_alu|Add1~48_combout ),
	.cout(\my_alu|Add1~49 ));
// synopsys translate_off
defparam \my_alu|Add1~48 .lut_mask = 16'h964D;
defparam \my_alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N18
cycloneive_lcell_comb \my_alu|Add1~50 (
// Equation(s):
// \my_alu|Add1~50_combout  = (\r2[25]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q  & (!\my_alu|Add1~49 )) # (!\r1[25]~reg0_Duplicate_1_q  & ((\my_alu|Add1~49 ) # (GND))))) # (!\r2[25]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q  & (\my_alu|Add1~49  & VCC)) # 
// (!\r1[25]~reg0_Duplicate_1_q  & (!\my_alu|Add1~49 ))))
// \my_alu|Add1~51  = CARRY((\r2[25]~reg0_q  & ((!\my_alu|Add1~49 ) # (!\r1[25]~reg0_Duplicate_1_q ))) # (!\r2[25]~reg0_q  & (!\r1[25]~reg0_Duplicate_1_q  & !\my_alu|Add1~49 )))

	.dataa(\r2[25]~reg0_q ),
	.datab(\r1[25]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~49 ),
	.combout(\my_alu|Add1~50_combout ),
	.cout(\my_alu|Add1~51 ));
// synopsys translate_off
defparam \my_alu|Add1~50 .lut_mask = 16'h692B;
defparam \my_alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneive_lcell_comb \my_alu|Selector7~8 (
// Equation(s):
// \my_alu|Selector7~8_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\my_alu|Add0~50_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|Add1~50_combout ))))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Add0~50_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Add1~50_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~8 .lut_mask = 16'h8F85;
defparam \my_alu|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
cycloneive_lcell_comb \my_alu|Selector7~9 (
// Equation(s):
// \my_alu|Selector7~9_combout  = (\r1[25]~reg0_Duplicate_1_q  & ((\my_alu|Selector7~8_combout ) # ((!\alu_control[1]~reg0_q  & \r2[25]~reg0_q )))) # (!\r1[25]~reg0_Duplicate_1_q  & (\my_alu|Selector7~8_combout  & ((\alu_control[1]~reg0_q ) # (\r2[25]~reg0_q 
// ))))

	.dataa(\r1[25]~reg0_Duplicate_1_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Selector7~8_combout ),
	.datad(\r2[25]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~9 .lut_mask = 16'hF2E0;
defparam \my_alu|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N18
cycloneive_lcell_comb \my_alu|Selector12~1 (
// Equation(s):
// \my_alu|Selector12~1_combout  = (\alu_control[2]~reg0_q ) # ((\alu_control[0]~reg0_q  & \alu_control[1]~reg0_q ))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(gnd),
	.datac(\alu_control[2]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~1 .lut_mask = 16'hFAF0;
defparam \my_alu|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneive_lcell_comb \my_alu|Selector7~10 (
// Equation(s):
// \my_alu|Selector7~10_combout  = (\my_alu|Selector12~2_combout  & (\my_alu|result~25_combout  & ((\my_alu|Selector12~1_combout )))) # (!\my_alu|Selector12~2_combout  & (((\my_alu|Selector7~9_combout ) # (!\my_alu|Selector12~1_combout ))))

	.dataa(\my_alu|result~25_combout ),
	.datab(\my_alu|Selector12~2_combout ),
	.datac(\my_alu|Selector7~9_combout ),
	.datad(\my_alu|Selector12~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~10 .lut_mask = 16'hB833;
defparam \my_alu|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
cycloneive_lcell_comb \my_alu|Selector7~11 (
// Equation(s):
// \my_alu|Selector7~11_combout  = (\my_alu|Selector7~10_combout  & ((\my_alu|SRL_8~54_combout ) # ((!\my_alu|Selector12~0_combout )))) # (!\my_alu|Selector7~10_combout  & (((\r1[31]~reg0_Duplicate_1_q  & \my_alu|Selector12~0_combout ))))

	.dataa(\my_alu|Selector7~10_combout ),
	.datab(\my_alu|SRL_8~54_combout ),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\my_alu|Selector12~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector7~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~11 .lut_mask = 16'hD8AA;
defparam \my_alu|Selector7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \register|reg_storage[748] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [748]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[748] .is_wysiwyg = "true";
defparam \register|reg_storage[748] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N31
dffeas \register|reg_storage[588] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [588]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[588] .is_wysiwyg = "true";
defparam \register|reg_storage[588] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N25
dffeas \register|reg_storage[620] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [620]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[620] .is_wysiwyg = "true";
defparam \register|reg_storage[620] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneive_lcell_comb \register|Mux51~0 (
// Equation(s):
// \register|Mux51~0_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [620])))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & (\register|reg_storage [588])))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [588]),
	.datad(\register|reg_storage [620]),
	.cin(gnd),
	.combout(\register|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~0 .lut_mask = 16'hBA98;
defparam \register|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N23
dffeas \register|reg_storage[716] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [716]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[716] .is_wysiwyg = "true";
defparam \register|reg_storage[716] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneive_lcell_comb \register|Mux51~1 (
// Equation(s):
// \register|Mux51~1_combout  = (\register|Mux51~0_combout  & ((\register|reg_storage [748]) # ((!\rr2[2]~reg0_q )))) # (!\register|Mux51~0_combout  & (((\register|reg_storage [716] & \rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [748]),
	.datab(\register|Mux51~0_combout ),
	.datac(\register|reg_storage [716]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~1 .lut_mask = 16'hB8CC;
defparam \register|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \register|reg_storage[978] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [978]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[978] .is_wysiwyg = "true";
defparam \register|reg_storage[978] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \register|reg_storage[1004] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1004]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1004] .is_wysiwyg = "true";
defparam \register|reg_storage[1004] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \register|reg_storage[876] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [876]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[876] .is_wysiwyg = "true";
defparam \register|reg_storage[876] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N13
dffeas \register|reg_storage[844] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [844]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[844] .is_wysiwyg = "true";
defparam \register|reg_storage[844] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneive_lcell_comb \register|Mux51~7 (
// Equation(s):
// \register|Mux51~7_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & (\register|reg_storage [876])) # (!\rr2[0]~reg0_q  & ((\register|reg_storage [844])))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [876]),
	.datac(\register|reg_storage [844]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~7 .lut_mask = 16'hEE50;
defparam \register|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneive_lcell_comb \register|Mux51~8 (
// Equation(s):
// \register|Mux51~8_combout  = (\rr2[2]~reg0_q  & ((\register|Mux51~7_combout  & ((\register|reg_storage [1004]))) # (!\register|Mux51~7_combout  & (\register|reg_storage [978])))) # (!\rr2[2]~reg0_q  & (((\register|Mux51~7_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [978]),
	.datac(\register|reg_storage [1004]),
	.datad(\register|Mux51~7_combout ),
	.cin(gnd),
	.combout(\register|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~8 .lut_mask = 16'hF588;
defparam \register|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N13
dffeas \register|reg_storage[812] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [812]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[812] .is_wysiwyg = "true";
defparam \register|reg_storage[812] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N11
dffeas \register|reg_storage[940] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [940]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[940] .is_wysiwyg = "true";
defparam \register|reg_storage[940] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N19
dffeas \register|reg_storage[908] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [908]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[908] .is_wysiwyg = "true";
defparam \register|reg_storage[908] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N29
dffeas \register|reg_storage[780] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [780]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[780] .is_wysiwyg = "true";
defparam \register|reg_storage[780] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
cycloneive_lcell_comb \register|Mux51~2 (
// Equation(s):
// \register|Mux51~2_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [908]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [780] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [908]),
	.datac(\register|reg_storage [780]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~2 .lut_mask = 16'hAAD8;
defparam \register|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneive_lcell_comb \register|Mux51~3 (
// Equation(s):
// \register|Mux51~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux51~2_combout  & ((\register|reg_storage [940]))) # (!\register|Mux51~2_combout  & (\register|reg_storage [812])))) # (!\rr2[0]~reg0_q  & (((\register|Mux51~2_combout ))))

	.dataa(\register|reg_storage [812]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [940]),
	.datad(\register|Mux51~2_combout ),
	.cin(gnd),
	.combout(\register|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~3 .lut_mask = 16'hF388;
defparam \register|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N13
dffeas \register|reg_storage[556] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [556]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[556] .is_wysiwyg = "true";
defparam \register|reg_storage[556] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N18
cycloneive_lcell_comb \register|reg_storage[684]~feeder (
// Equation(s):
// \register|reg_storage[684]~feeder_combout  = \wd[12]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[12]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[684]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[684]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[684]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N19
dffeas \register|reg_storage[684] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[684]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [684]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[684] .is_wysiwyg = "true";
defparam \register|reg_storage[684] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \register|reg_storage[652] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [652]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[652] .is_wysiwyg = "true";
defparam \register|reg_storage[652] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N16
cycloneive_lcell_comb \register|reg_storage[524]~feeder (
// Equation(s):
// \register|reg_storage[524]~feeder_combout  = \wd[12]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[12]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[524]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[524]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[524]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N17
dffeas \register|reg_storage[524] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[524]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [524]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[524] .is_wysiwyg = "true";
defparam \register|reg_storage[524] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
cycloneive_lcell_comb \register|Mux51~4 (
// Equation(s):
// \register|Mux51~4_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [652])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [524])))))

	.dataa(\register|reg_storage [652]),
	.datab(\register|reg_storage [524]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~4 .lut_mask = 16'hFA0C;
defparam \register|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N6
cycloneive_lcell_comb \register|Mux51~5 (
// Equation(s):
// \register|Mux51~5_combout  = (\rr2[0]~reg0_q  & ((\register|Mux51~4_combout  & ((\register|reg_storage [684]))) # (!\register|Mux51~4_combout  & (\register|reg_storage [556])))) # (!\rr2[0]~reg0_q  & (((\register|Mux51~4_combout ))))

	.dataa(\register|reg_storage [556]),
	.datab(\register|reg_storage [684]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\register|Mux51~4_combout ),
	.cin(gnd),
	.combout(\register|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~5 .lut_mask = 16'hCFA0;
defparam \register|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneive_lcell_comb \register|Mux51~6 (
// Equation(s):
// \register|Mux51~6_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|Mux51~3_combout )) # (!\rr2[3]~reg0_q  & ((\register|Mux51~5_combout )))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux51~3_combout ),
	.datad(\register|Mux51~5_combout ),
	.cin(gnd),
	.combout(\register|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~6 .lut_mask = 16'hD9C8;
defparam \register|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneive_lcell_comb \register|Mux51~9 (
// Equation(s):
// \register|Mux51~9_combout  = (\register|Mux51~6_combout  & (((\register|Mux51~8_combout ) # (!\rr2[1]~reg0_q )))) # (!\register|Mux51~6_combout  & (\register|Mux51~1_combout  & ((\rr2[1]~reg0_q ))))

	.dataa(\register|Mux51~1_combout ),
	.datab(\register|Mux51~8_combout ),
	.datac(\register|Mux51~6_combout ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~9 .lut_mask = 16'hCAF0;
defparam \register|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N7
dffeas \register|reg_storage[396] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [396]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[396] .is_wysiwyg = "true";
defparam \register|reg_storage[396] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N25
dffeas \register|reg_storage[140] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [140]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[140] .is_wysiwyg = "true";
defparam \register|reg_storage[140] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneive_lcell_comb \register|Mux51~10 (
// Equation(s):
// \register|Mux51~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [396])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [140])))))

	.dataa(\register|reg_storage [396]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [140]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~10 .lut_mask = 16'hEE30;
defparam \register|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N9
dffeas \register|reg_storage[204] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [204]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[204] .is_wysiwyg = "true";
defparam \register|reg_storage[204] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneive_lcell_comb \register|Mux51~11 (
// Equation(s):
// \register|Mux51~11_combout  = (\register|Mux51~10_combout  & ((\register|reg_storage [460]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux51~10_combout  & (((\register|reg_storage [204] & \rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [460]),
	.datab(\register|Mux51~10_combout ),
	.datac(\register|reg_storage [204]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~11 .lut_mask = 16'hB8CC;
defparam \register|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneive_lcell_comb \register|reg_storage[332]~feeder (
// Equation(s):
// \register|reg_storage[332]~feeder_combout  = \wd[12]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[12]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[332]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[332]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[332]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N11
dffeas \register|reg_storage[332] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[332]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [332]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[332] .is_wysiwyg = "true";
defparam \register|reg_storage[332] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
cycloneive_lcell_comb \register|reg_storage[76]~feeder (
// Equation(s):
// \register|reg_storage[76]~feeder_combout  = \wd[12]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[12]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[76]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N17
dffeas \register|reg_storage[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [76]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[76] .is_wysiwyg = "true";
defparam \register|reg_storage[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
cycloneive_lcell_comb \register|reg_storage[268]~feeder (
// Equation(s):
// \register|reg_storage[268]~feeder_combout  = \wd[12]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[12]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[268]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[268]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[268]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N15
dffeas \register|reg_storage[268] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[268]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [268]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[268] .is_wysiwyg = "true";
defparam \register|reg_storage[268] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \register|reg_storage[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[12] .is_wysiwyg = "true";
defparam \register|reg_storage[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneive_lcell_comb \register|Mux51~14 (
// Equation(s):
// \register|Mux51~14_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [268]) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((\register|reg_storage [12] & !\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [268]),
	.datab(\register|reg_storage [12]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~14 .lut_mask = 16'hF0AC;
defparam \register|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneive_lcell_comb \register|Mux51~15 (
// Equation(s):
// \register|Mux51~15_combout  = (\rr2[1]~reg0_q  & ((\register|Mux51~14_combout  & (\register|reg_storage [332])) # (!\register|Mux51~14_combout  & ((\register|reg_storage [76]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux51~14_combout ))))

	.dataa(\register|reg_storage [332]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [76]),
	.datad(\register|Mux51~14_combout ),
	.cin(gnd),
	.combout(\register|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~15 .lut_mask = 16'hBBC0;
defparam \register|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N21
dffeas \register|reg_storage[300] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [300]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[300] .is_wysiwyg = "true";
defparam \register|reg_storage[300] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneive_lcell_comb \register|reg_storage[364]~feeder (
// Equation(s):
// \register|reg_storage[364]~feeder_combout  = \wd[12]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[12]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[364]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[364]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[364]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N1
dffeas \register|reg_storage[364] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[364]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [364]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[364] .is_wysiwyg = "true";
defparam \register|reg_storage[364] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N1
dffeas \register|reg_storage[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [108]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[108] .is_wysiwyg = "true";
defparam \register|reg_storage[108] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N19
dffeas \register|reg_storage[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [44]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[44] .is_wysiwyg = "true";
defparam \register|reg_storage[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N18
cycloneive_lcell_comb \register|Mux51~12 (
// Equation(s):
// \register|Mux51~12_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [108]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((\register|reg_storage [44] & !\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [108]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [44]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~12 .lut_mask = 16'hCCB8;
defparam \register|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneive_lcell_comb \register|Mux51~13 (
// Equation(s):
// \register|Mux51~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux51~12_combout  & ((\register|reg_storage [364]))) # (!\register|Mux51~12_combout  & (\register|reg_storage [300])))) # (!\rr2[3]~reg0_q  & (((\register|Mux51~12_combout ))))

	.dataa(\register|reg_storage [300]),
	.datab(\register|reg_storage [364]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux51~12_combout ),
	.cin(gnd),
	.combout(\register|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~13 .lut_mask = 16'hCFA0;
defparam \register|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneive_lcell_comb \register|Mux51~16 (
// Equation(s):
// \register|Mux51~16_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|Mux51~13_combout )))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & (\register|Mux51~15_combout )))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux51~15_combout ),
	.datad(\register|Mux51~13_combout ),
	.cin(gnd),
	.combout(\register|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~16 .lut_mask = 16'hBA98;
defparam \register|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
cycloneive_lcell_comb \register|reg_storage[236]~feeder (
// Equation(s):
// \register|reg_storage[236]~feeder_combout  = \wd[12]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[12]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[236]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[236]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[236]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N25
dffeas \register|reg_storage[236] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[236]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [236]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[236] .is_wysiwyg = "true";
defparam \register|reg_storage[236] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N9
dffeas \register|reg_storage[172] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [172]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[172] .is_wysiwyg = "true";
defparam \register|reg_storage[172] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
cycloneive_lcell_comb \register|Mux51~17 (
// Equation(s):
// \register|Mux51~17_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [236])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [172])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [236]),
	.datac(\register|reg_storage [172]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~17 .lut_mask = 16'hEE50;
defparam \register|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N27
dffeas \register|reg_storage[492] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [492]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[492] .is_wysiwyg = "true";
defparam \register|reg_storage[492] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y22_N25
dffeas \register|reg_storage[428] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[12]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [428]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[428] .is_wysiwyg = "true";
defparam \register|reg_storage[428] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N26
cycloneive_lcell_comb \register|Mux51~18 (
// Equation(s):
// \register|Mux51~18_combout  = (\rr2[3]~reg0_q  & ((\register|Mux51~17_combout  & (\register|reg_storage [492])) # (!\register|Mux51~17_combout  & ((\register|reg_storage [428]))))) # (!\rr2[3]~reg0_q  & (\register|Mux51~17_combout ))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux51~17_combout ),
	.datac(\register|reg_storage [492]),
	.datad(\register|reg_storage [428]),
	.cin(gnd),
	.combout(\register|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~18 .lut_mask = 16'hE6C4;
defparam \register|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneive_lcell_comb \register|Mux51~19 (
// Equation(s):
// \register|Mux51~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux51~16_combout  & ((\register|Mux51~18_combout ))) # (!\register|Mux51~16_combout  & (\register|Mux51~11_combout )))) # (!\rr2[2]~reg0_q  & (((\register|Mux51~16_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux51~11_combout ),
	.datac(\register|Mux51~16_combout ),
	.datad(\register|Mux51~18_combout ),
	.cin(gnd),
	.combout(\register|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~19 .lut_mask = 16'hF858;
defparam \register|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneive_lcell_comb \register|Mux51~20 (
// Equation(s):
// \register|Mux51~20_combout  = (\rr2[4]~reg0_q  & (\register|Mux51~9_combout )) # (!\rr2[4]~reg0_q  & ((\register|Mux51~19_combout )))

	.dataa(gnd),
	.datab(\rr2[4]~reg0_q ),
	.datac(\register|Mux51~9_combout ),
	.datad(\register|Mux51~19_combout ),
	.cin(gnd),
	.combout(\register|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux51~20 .lut_mask = 16'hF3C0;
defparam \register|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N24
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\WideNor0~0_combout  & ((\r2[12]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux51~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux51~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[12]~reg0_q ),
	.datad(\register|Mux51~20_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hB3A0;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N25
dffeas \r2[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[12]~reg0 .is_wysiwyg = "true";
defparam \r2[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N3
dffeas \register|reg_storage[489] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [489]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[489] .is_wysiwyg = "true";
defparam \register|reg_storage[489] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N17
dffeas \register|reg_storage[233] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [233]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[233] .is_wysiwyg = "true";
defparam \register|reg_storage[233] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y22_N13
dffeas \register|reg_storage[425] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [425]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[425] .is_wysiwyg = "true";
defparam \register|reg_storage[425] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N7
dffeas \register|reg_storage[169] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [169]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[169] .is_wysiwyg = "true";
defparam \register|reg_storage[169] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N12
cycloneive_lcell_comb \register|Mux54~7 (
// Equation(s):
// \register|Mux54~7_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [425])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [169])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [425]),
	.datad(\register|reg_storage [169]),
	.cin(gnd),
	.combout(\register|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~7 .lut_mask = 16'hD9C8;
defparam \register|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
cycloneive_lcell_comb \register|Mux54~8 (
// Equation(s):
// \register|Mux54~8_combout  = (\rr2[1]~reg0_q  & ((\register|Mux54~7_combout  & (\register|reg_storage [489])) # (!\register|Mux54~7_combout  & ((\register|reg_storage [233]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux54~7_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [489]),
	.datac(\register|reg_storage [233]),
	.datad(\register|Mux54~7_combout ),
	.cin(gnd),
	.combout(\register|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~8 .lut_mask = 16'hDDA0;
defparam \register|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N8
cycloneive_lcell_comb \register|reg_storage[105]~feeder (
// Equation(s):
// \register|reg_storage[105]~feeder_combout  = \wd[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[9]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[105]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[105]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[105]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y19_N9
dffeas \register|reg_storage[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [105]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[105] .is_wysiwyg = "true";
defparam \register|reg_storage[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N10
cycloneive_lcell_comb \register|reg_storage[297]~feeder (
// Equation(s):
// \register|reg_storage[297]~feeder_combout  = \wd[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[9]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[297]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[297]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[297]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N11
dffeas \register|reg_storage[297] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[297]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [297]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[297] .is_wysiwyg = "true";
defparam \register|reg_storage[297] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N8
cycloneive_lcell_comb \register|reg_storage[41]~feeder (
// Equation(s):
// \register|reg_storage[41]~feeder_combout  = \wd[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[9]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[41]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N9
dffeas \register|reg_storage[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [41]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[41] .is_wysiwyg = "true";
defparam \register|reg_storage[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N18
cycloneive_lcell_comb \register|Mux54~0 (
// Equation(s):
// \register|Mux54~0_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [297])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [41])))))

	.dataa(\register|reg_storage [297]),
	.datab(\register|reg_storage [41]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~0 .lut_mask = 16'hFA0C;
defparam \register|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N20
cycloneive_lcell_comb \register|Mux54~1 (
// Equation(s):
// \register|Mux54~1_combout  = (\rr2[1]~reg0_q  & ((\register|Mux54~0_combout  & (\register|reg_storage [361])) # (!\register|Mux54~0_combout  & ((\register|reg_storage [105]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux54~0_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [361]),
	.datac(\register|reg_storage [105]),
	.datad(\register|Mux54~0_combout ),
	.cin(gnd),
	.combout(\register|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~1 .lut_mask = 16'hDDA0;
defparam \register|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N7
dffeas \register|reg_storage[329] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [329]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[329] .is_wysiwyg = "true";
defparam \register|reg_storage[329] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N17
dffeas \register|reg_storage[265] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [265]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[265] .is_wysiwyg = "true";
defparam \register|reg_storage[265] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y23_N21
dffeas \register|reg_storage[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [73]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[73] .is_wysiwyg = "true";
defparam \register|reg_storage[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N21
dffeas \register|reg_storage[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[9] .is_wysiwyg = "true";
defparam \register|reg_storage[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
cycloneive_lcell_comb \register|Mux54~4 (
// Equation(s):
// \register|Mux54~4_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [73])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [9])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [73]),
	.datac(\register|reg_storage [9]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~4 .lut_mask = 16'hEE50;
defparam \register|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
cycloneive_lcell_comb \register|Mux54~5 (
// Equation(s):
// \register|Mux54~5_combout  = (\rr2[3]~reg0_q  & ((\register|Mux54~4_combout  & (\register|reg_storage [329])) # (!\register|Mux54~4_combout  & ((\register|reg_storage [265]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux54~4_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [329]),
	.datac(\register|reg_storage [265]),
	.datad(\register|Mux54~4_combout ),
	.cin(gnd),
	.combout(\register|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~5 .lut_mask = 16'hDDA0;
defparam \register|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N14
cycloneive_lcell_comb \register|reg_storage[457]~feeder (
// Equation(s):
// \register|reg_storage[457]~feeder_combout  = \wd[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[9]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[457]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[457]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[457]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N15
dffeas \register|reg_storage[457] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[457]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [457]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[457] .is_wysiwyg = "true";
defparam \register|reg_storage[457] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N29
dffeas \register|reg_storage[393] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [393]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[393] .is_wysiwyg = "true";
defparam \register|reg_storage[393] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N4
cycloneive_lcell_comb \register|reg_storage[201]~feeder (
// Equation(s):
// \register|reg_storage[201]~feeder_combout  = \wd[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[9]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[201]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[201]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[201]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N5
dffeas \register|reg_storage[201] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[201]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [201]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[201] .is_wysiwyg = "true";
defparam \register|reg_storage[201] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N22
cycloneive_lcell_comb \register|reg_storage[137]~feeder (
// Equation(s):
// \register|reg_storage[137]~feeder_combout  = \wd[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[9]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[137]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[137]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[137]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N23
dffeas \register|reg_storage[137] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[137]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [137]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[137] .is_wysiwyg = "true";
defparam \register|reg_storage[137] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
cycloneive_lcell_comb \register|Mux54~2 (
// Equation(s):
// \register|Mux54~2_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [201]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((!\rr2[3]~reg0_q  & \register|reg_storage [137]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [201]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|reg_storage [137]),
	.cin(gnd),
	.combout(\register|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~2 .lut_mask = 16'hADA8;
defparam \register|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
cycloneive_lcell_comb \register|Mux54~3 (
// Equation(s):
// \register|Mux54~3_combout  = (\rr2[3]~reg0_q  & ((\register|Mux54~2_combout  & (\register|reg_storage [457])) # (!\register|Mux54~2_combout  & ((\register|reg_storage [393]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux54~2_combout ))))

	.dataa(\register|reg_storage [457]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [393]),
	.datad(\register|Mux54~2_combout ),
	.cin(gnd),
	.combout(\register|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~3 .lut_mask = 16'hBBC0;
defparam \register|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N20
cycloneive_lcell_comb \register|Mux54~6 (
// Equation(s):
// \register|Mux54~6_combout  = (\rr2[0]~reg0_q  & (\rr2[2]~reg0_q )) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|Mux54~3_combout ))) # (!\rr2[2]~reg0_q  & (\register|Mux54~5_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|Mux54~5_combout ),
	.datad(\register|Mux54~3_combout ),
	.cin(gnd),
	.combout(\register|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~6 .lut_mask = 16'hDC98;
defparam \register|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
cycloneive_lcell_comb \register|Mux54~9 (
// Equation(s):
// \register|Mux54~9_combout  = (\rr2[0]~reg0_q  & ((\register|Mux54~6_combout  & (\register|Mux54~8_combout )) # (!\register|Mux54~6_combout  & ((\register|Mux54~1_combout ))))) # (!\rr2[0]~reg0_q  & (((\register|Mux54~6_combout ))))

	.dataa(\register|Mux54~8_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux54~1_combout ),
	.datad(\register|Mux54~6_combout ),
	.cin(gnd),
	.combout(\register|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~9 .lut_mask = 16'hBBC0;
defparam \register|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N27
dffeas \register|reg_storage[905] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [905]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[905] .is_wysiwyg = "true";
defparam \register|reg_storage[905] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N9
dffeas \register|reg_storage[937] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [937]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[937] .is_wysiwyg = "true";
defparam \register|reg_storage[937] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \register|reg_storage[777] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [777]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[777] .is_wysiwyg = "true";
defparam \register|reg_storage[777] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N7
dffeas \register|reg_storage[809] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [809]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[809] .is_wysiwyg = "true";
defparam \register|reg_storage[809] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N6
cycloneive_lcell_comb \register|Mux54~10 (
// Equation(s):
// \register|Mux54~10_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [809]) # (\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [777] & ((!\rr2[2]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [777]),
	.datac(\register|reg_storage [809]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~10 .lut_mask = 16'hAAE4;
defparam \register|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
cycloneive_lcell_comb \register|Mux54~11 (
// Equation(s):
// \register|Mux54~11_combout  = (\rr2[2]~reg0_q  & ((\register|Mux54~10_combout  & ((\register|reg_storage [937]))) # (!\register|Mux54~10_combout  & (\register|reg_storage [905])))) # (!\rr2[2]~reg0_q  & (((\register|Mux54~10_combout ))))

	.dataa(\register|reg_storage [905]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [937]),
	.datad(\register|Mux54~10_combout ),
	.cin(gnd),
	.combout(\register|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~11 .lut_mask = 16'hF388;
defparam \register|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N13
dffeas \register|reg_storage[1001] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1001]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1001] .is_wysiwyg = "true";
defparam \register|reg_storage[1001] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N21
dffeas \register|reg_storage[873] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [873]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[873] .is_wysiwyg = "true";
defparam \register|reg_storage[873] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \register|reg_storage[841]~feeder (
// Equation(s):
// \register|reg_storage[841]~feeder_combout  = \wd[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[9]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[841]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[841]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[841]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N19
dffeas \register|reg_storage[841] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[841]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [841]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[841] .is_wysiwyg = "true";
defparam \register|reg_storage[841] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \register|reg_storage[975] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [975]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[975] .is_wysiwyg = "true";
defparam \register|reg_storage[975] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \register|Mux54~17 (
// Equation(s):
// \register|Mux54~17_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [975]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [841] & ((!\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [841]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [975]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~17 .lut_mask = 16'hCCE2;
defparam \register|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \register|Mux54~18 (
// Equation(s):
// \register|Mux54~18_combout  = (\rr2[0]~reg0_q  & ((\register|Mux54~17_combout  & (\register|reg_storage [1001])) # (!\register|Mux54~17_combout  & ((\register|reg_storage [873]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux54~17_combout ))))

	.dataa(\register|reg_storage [1001]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [873]),
	.datad(\register|Mux54~17_combout ),
	.cin(gnd),
	.combout(\register|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~18 .lut_mask = 16'hBBC0;
defparam \register|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N15
dffeas \register|reg_storage[745] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [745]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[745] .is_wysiwyg = "true";
defparam \register|reg_storage[745] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \register|reg_storage[617] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [617]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[617] .is_wysiwyg = "true";
defparam \register|reg_storage[617] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneive_lcell_comb \register|reg_storage[585]~feeder (
// Equation(s):
// \register|reg_storage[585]~feeder_combout  = \wd[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[9]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[585]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[585]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[585]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N17
dffeas \register|reg_storage[585] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[585]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [585]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[585] .is_wysiwyg = "true";
defparam \register|reg_storage[585] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N25
dffeas \register|reg_storage[713] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [713]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[713] .is_wysiwyg = "true";
defparam \register|reg_storage[713] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \register|Mux54~12 (
// Equation(s):
// \register|Mux54~12_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [713]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [585]))))

	.dataa(\register|reg_storage [585]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [713]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~12 .lut_mask = 16'hFC22;
defparam \register|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \register|Mux54~13 (
// Equation(s):
// \register|Mux54~13_combout  = (\rr2[0]~reg0_q  & ((\register|Mux54~12_combout  & (\register|reg_storage [745])) # (!\register|Mux54~12_combout  & ((\register|reg_storage [617]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux54~12_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [745]),
	.datac(\register|reg_storage [617]),
	.datad(\register|Mux54~12_combout ),
	.cin(gnd),
	.combout(\register|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~13 .lut_mask = 16'hDDA0;
defparam \register|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \register|reg_storage[681] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [681]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[681] .is_wysiwyg = "true";
defparam \register|reg_storage[681] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N27
dffeas \register|reg_storage[649] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [649]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[649] .is_wysiwyg = "true";
defparam \register|reg_storage[649] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \register|reg_storage[521] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [521]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[521] .is_wysiwyg = "true";
defparam \register|reg_storage[521] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \register|reg_storage[553] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[9]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [553]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[553] .is_wysiwyg = "true";
defparam \register|reg_storage[553] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \register|Mux54~14 (
// Equation(s):
// \register|Mux54~14_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [553]) # (\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [521] & ((!\rr2[2]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [521]),
	.datac(\register|reg_storage [553]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~14 .lut_mask = 16'hAAE4;
defparam \register|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \register|Mux54~15 (
// Equation(s):
// \register|Mux54~15_combout  = (\rr2[2]~reg0_q  & ((\register|Mux54~14_combout  & (\register|reg_storage [681])) # (!\register|Mux54~14_combout  & ((\register|reg_storage [649]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux54~14_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [681]),
	.datac(\register|reg_storage [649]),
	.datad(\register|Mux54~14_combout ),
	.cin(gnd),
	.combout(\register|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~15 .lut_mask = 16'hDDA0;
defparam \register|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneive_lcell_comb \register|Mux54~16 (
// Equation(s):
// \register|Mux54~16_combout  = (\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q ) # ((\register|Mux54~13_combout )))) # (!\rr2[1]~reg0_q  & (!\rr2[3]~reg0_q  & ((\register|Mux54~15_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux54~13_combout ),
	.datad(\register|Mux54~15_combout ),
	.cin(gnd),
	.combout(\register|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~16 .lut_mask = 16'hB9A8;
defparam \register|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneive_lcell_comb \register|Mux54~19 (
// Equation(s):
// \register|Mux54~19_combout  = (\rr2[3]~reg0_q  & ((\register|Mux54~16_combout  & ((\register|Mux54~18_combout ))) # (!\register|Mux54~16_combout  & (\register|Mux54~11_combout )))) # (!\rr2[3]~reg0_q  & (((\register|Mux54~16_combout ))))

	.dataa(\register|Mux54~11_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux54~18_combout ),
	.datad(\register|Mux54~16_combout ),
	.cin(gnd),
	.combout(\register|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux54~19 .lut_mask = 16'hF388;
defparam \register|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
cycloneive_lcell_comb \r2[9]~9 (
// Equation(s):
// \r2[9]~9_combout  = (\rr2[4]~reg0_q  & ((\register|Mux54~19_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux54~9_combout ))

	.dataa(gnd),
	.datab(\rr2[4]~reg0_q ),
	.datac(\register|Mux54~9_combout ),
	.datad(\register|Mux54~19_combout ),
	.cin(gnd),
	.combout(\r2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \r2[9]~9 .lut_mask = 16'hFC30;
defparam \r2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
cycloneive_lcell_comb \r2[9]~reg0feeder (
// Equation(s):
// \r2[9]~reg0feeder_combout  = \r2[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r2[9]~9_combout ),
	.cin(gnd),
	.combout(\r2[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r2[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \r2[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
cycloneive_lcell_comb \iparse|i12[9] (
// Equation(s):
// \iparse|i12 [9] = (GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & ((!instruction[29]))) # (!GLOBAL(\iparse|i12[11]~2clkctrl_outclk ) & (\iparse|i12 [9]))

	.dataa(gnd),
	.datab(\iparse|i12 [9]),
	.datac(instruction[29]),
	.datad(\iparse|i12[11]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\iparse|i12 [9]),
	.cout());
// synopsys translate_off
defparam \iparse|i12[9] .lut_mask = 16'h0FCC;
defparam \iparse|i12[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
cycloneive_lcell_comb \Selector150~0 (
// Equation(s):
// \Selector150~0_combout  = (\iparse|i12 [9] & ((instruction[12]) # (!instruction[13])))

	.dataa(instruction[13]),
	.datab(instruction[12]),
	.datac(gnd),
	.datad(\iparse|i12 [9]),
	.cin(gnd),
	.combout(\Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector150~0 .lut_mask = 16'hDD00;
defparam \Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \r2[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[9]~reg0feeder_combout ),
	.asdata(\Selector150~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[9]~reg0 .is_wysiwyg = "true";
defparam \r2[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneive_lcell_comb \my_alu|Add2~16 (
// Equation(s):
// \my_alu|Add2~16_combout  = ((\r2[8]~reg0_q  $ (\r1[20]~reg0_Duplicate_1_q  $ (!\my_alu|Add2~15 )))) # (GND)
// \my_alu|Add2~17  = CARRY((\r2[8]~reg0_q  & ((\r1[20]~reg0_Duplicate_1_q ) # (!\my_alu|Add2~15 ))) # (!\r2[8]~reg0_q  & (\r1[20]~reg0_Duplicate_1_q  & !\my_alu|Add2~15 )))

	.dataa(\r2[8]~reg0_q ),
	.datab(\r1[20]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~15 ),
	.combout(\my_alu|Add2~16_combout ),
	.cout(\my_alu|Add2~17 ));
// synopsys translate_off
defparam \my_alu|Add2~16 .lut_mask = 16'h698E;
defparam \my_alu|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
cycloneive_lcell_comb \my_alu|Add2~18 (
// Equation(s):
// \my_alu|Add2~18_combout  = (\r1[21]~reg0_Duplicate_1_q  & ((\r2[9]~reg0_q  & (\my_alu|Add2~17  & VCC)) # (!\r2[9]~reg0_q  & (!\my_alu|Add2~17 )))) # (!\r1[21]~reg0_Duplicate_1_q  & ((\r2[9]~reg0_q  & (!\my_alu|Add2~17 )) # (!\r2[9]~reg0_q  & 
// ((\my_alu|Add2~17 ) # (GND)))))
// \my_alu|Add2~19  = CARRY((\r1[21]~reg0_Duplicate_1_q  & (!\r2[9]~reg0_q  & !\my_alu|Add2~17 )) # (!\r1[21]~reg0_Duplicate_1_q  & ((!\my_alu|Add2~17 ) # (!\r2[9]~reg0_q ))))

	.dataa(\r1[21]~reg0_Duplicate_1_q ),
	.datab(\r2[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~17 ),
	.combout(\my_alu|Add2~18_combout ),
	.cout(\my_alu|Add2~19 ));
// synopsys translate_off
defparam \my_alu|Add2~18 .lut_mask = 16'h9617;
defparam \my_alu|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
cycloneive_lcell_comb \my_alu|Add2~20 (
// Equation(s):
// \my_alu|Add2~20_combout  = ((\r2[10]~reg0_q  $ (\r1[22]~reg0_Duplicate_1_q  $ (!\my_alu|Add2~19 )))) # (GND)
// \my_alu|Add2~21  = CARRY((\r2[10]~reg0_q  & ((\r1[22]~reg0_Duplicate_1_q ) # (!\my_alu|Add2~19 ))) # (!\r2[10]~reg0_q  & (\r1[22]~reg0_Duplicate_1_q  & !\my_alu|Add2~19 )))

	.dataa(\r2[10]~reg0_q ),
	.datab(\r1[22]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~19 ),
	.combout(\my_alu|Add2~20_combout ),
	.cout(\my_alu|Add2~21 ));
// synopsys translate_off
defparam \my_alu|Add2~20 .lut_mask = 16'h698E;
defparam \my_alu|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
cycloneive_lcell_comb \my_alu|Add2~22 (
// Equation(s):
// \my_alu|Add2~22_combout  = (\r2[11]~reg0_q  & ((\r1[23]~reg0_Duplicate_1_q  & (\my_alu|Add2~21  & VCC)) # (!\r1[23]~reg0_Duplicate_1_q  & (!\my_alu|Add2~21 )))) # (!\r2[11]~reg0_q  & ((\r1[23]~reg0_Duplicate_1_q  & (!\my_alu|Add2~21 )) # 
// (!\r1[23]~reg0_Duplicate_1_q  & ((\my_alu|Add2~21 ) # (GND)))))
// \my_alu|Add2~23  = CARRY((\r2[11]~reg0_q  & (!\r1[23]~reg0_Duplicate_1_q  & !\my_alu|Add2~21 )) # (!\r2[11]~reg0_q  & ((!\my_alu|Add2~21 ) # (!\r1[23]~reg0_Duplicate_1_q ))))

	.dataa(\r2[11]~reg0_q ),
	.datab(\r1[23]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~21 ),
	.combout(\my_alu|Add2~22_combout ),
	.cout(\my_alu|Add2~23 ));
// synopsys translate_off
defparam \my_alu|Add2~22 .lut_mask = 16'h9617;
defparam \my_alu|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
cycloneive_lcell_comb \my_alu|Add2~24 (
// Equation(s):
// \my_alu|Add2~24_combout  = ((\r2[12]~reg0_q  $ (\r1[24]~reg0_Duplicate_1_q  $ (!\my_alu|Add2~23 )))) # (GND)
// \my_alu|Add2~25  = CARRY((\r2[12]~reg0_q  & ((\r1[24]~reg0_Duplicate_1_q ) # (!\my_alu|Add2~23 ))) # (!\r2[12]~reg0_q  & (\r1[24]~reg0_Duplicate_1_q  & !\my_alu|Add2~23 )))

	.dataa(\r2[12]~reg0_q ),
	.datab(\r1[24]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~23 ),
	.combout(\my_alu|Add2~24_combout ),
	.cout(\my_alu|Add2~25 ));
// synopsys translate_off
defparam \my_alu|Add2~24 .lut_mask = 16'h698E;
defparam \my_alu|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
cycloneive_lcell_comb \my_alu|Add2~26 (
// Equation(s):
// \my_alu|Add2~26_combout  = (\r2[13]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q  & (\my_alu|Add2~25  & VCC)) # (!\r1[25]~reg0_Duplicate_1_q  & (!\my_alu|Add2~25 )))) # (!\r2[13]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q  & (!\my_alu|Add2~25 )) # 
// (!\r1[25]~reg0_Duplicate_1_q  & ((\my_alu|Add2~25 ) # (GND)))))
// \my_alu|Add2~27  = CARRY((\r2[13]~reg0_q  & (!\r1[25]~reg0_Duplicate_1_q  & !\my_alu|Add2~25 )) # (!\r2[13]~reg0_q  & ((!\my_alu|Add2~25 ) # (!\r1[25]~reg0_Duplicate_1_q ))))

	.dataa(\r2[13]~reg0_q ),
	.datab(\r1[25]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~25 ),
	.combout(\my_alu|Add2~26_combout ),
	.cout(\my_alu|Add2~27 ));
// synopsys translate_off
defparam \my_alu|Add2~26 .lut_mask = 16'h9617;
defparam \my_alu|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N12
cycloneive_lcell_comb \my_alu|SRL_8~42 (
// Equation(s):
// \my_alu|SRL_8~42_combout  = (!\r2[3]~reg0_q  & ((\my_alu|SRL_4~0_combout ) # ((\r2[2]~reg0_q  & \my_alu|SRL_2~30_combout ))))

	.dataa(\my_alu|SRL_4~0_combout ),
	.datab(\r2[3]~reg0_q ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SRL_2~30_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~42 .lut_mask = 16'h3222;
defparam \my_alu|SRL_8~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
cycloneive_lcell_comb \my_alu|SLL_2~21 (
// Equation(s):
// \my_alu|SLL_2~21_combout  = (\r2[1]~reg0_q  & (\r1[10]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[12]~reg0_Duplicate_2_q )))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[10]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(\r1[12]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~21 .lut_mask = 16'hDD88;
defparam \my_alu|SLL_2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
cycloneive_lcell_comb \my_alu|SLL_2~24 (
// Equation(s):
// \my_alu|SLL_2~24_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~21_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~23_combout )))

	.dataa(gnd),
	.datab(\my_alu|SLL_2~21_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SLL_2~23_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~24 .lut_mask = 16'hCFC0;
defparam \my_alu|SLL_2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N30
cycloneive_lcell_comb \my_alu|SLL_4~12 (
// Equation(s):
// \my_alu|SLL_4~12_combout  = (\r2[2]~reg0_q  & ((\my_alu|SLL_2~24_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~31_combout ))

	.dataa(\my_alu|SLL_2~31_combout ),
	.datab(\my_alu|SLL_2~24_combout ),
	.datac(gnd),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~12 .lut_mask = 16'hCCAA;
defparam \my_alu|SLL_4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N14
cycloneive_lcell_comb \my_alu|SLL_2~47 (
// Equation(s):
// \my_alu|SLL_2~47_combout  = (!\r2[0]~reg0_q  & ((\r2[1]~reg0_q  & (\r1[23]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q )))))

	.dataa(\r2[0]~reg0_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[23]~reg0_Duplicate_1_q ),
	.datad(\r1[25]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~47 .lut_mask = 16'h5140;
defparam \my_alu|SLL_2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N10
cycloneive_lcell_comb \my_alu|SLL_2~48 (
// Equation(s):
// \my_alu|SLL_2~48_combout  = (\my_alu|SLL_2~47_combout ) # ((\my_alu|SLL_2~45_combout  & \r2[0]~reg0_q ))

	.dataa(\my_alu|SLL_2~45_combout ),
	.datab(gnd),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SLL_2~47_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~48 .lut_mask = 16'hFFA0;
defparam \my_alu|SLL_2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \my_alu|Selector7~0 (
// Equation(s):
// \my_alu|Selector7~0_combout  = (\r2[4]~reg0_q ) # (\r2[3]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r2[4]~reg0_q ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~0 .lut_mask = 16'hFFF0;
defparam \my_alu|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N2
cycloneive_lcell_comb \my_alu|Selector7~3 (
// Equation(s):
// \my_alu|Selector7~3_combout  = (\my_alu|Selector7~0_combout  & ((\my_alu|SLL_4~12_combout ) # ((\my_alu|Selector7~1_combout )))) # (!\my_alu|Selector7~0_combout  & (((\my_alu|SLL_2~48_combout  & !\my_alu|Selector7~1_combout ))))

	.dataa(\my_alu|SLL_4~12_combout ),
	.datab(\my_alu|SLL_2~48_combout ),
	.datac(\my_alu|Selector7~0_combout ),
	.datad(\my_alu|Selector7~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~3 .lut_mask = 16'hF0AC;
defparam \my_alu|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N10
cycloneive_lcell_comb \my_alu|SLL_2~39 (
// Equation(s):
// \my_alu|SLL_2~39_combout  = (\r2[1]~reg0_q  & (\r1[19]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[21]~reg0_Duplicate_1_q )))

	.dataa(\r1[19]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(\r1[21]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~39 .lut_mask = 16'hAAF0;
defparam \my_alu|SLL_2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N4
cycloneive_lcell_comb \my_alu|SLL_2~40 (
// Equation(s):
// \my_alu|SLL_2~40_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~37_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~39_combout )))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~37_combout ),
	.datad(\my_alu|SLL_2~39_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~40 .lut_mask = 16'hF5A0;
defparam \my_alu|SLL_2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneive_lcell_comb \my_alu|SLL_8~8 (
// Equation(s):
// \my_alu|SLL_8~8_combout  = (\r2[3]~reg0_q  & (!\r2[1]~reg0_q  & !\r2[2]~reg0_q ))

	.dataa(\r2[3]~reg0_q ),
	.datab(gnd),
	.datac(\r2[1]~reg0_q ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~8 .lut_mask = 16'h000A;
defparam \my_alu|SLL_8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N24
cycloneive_lcell_comb \my_alu|SLL_2~12 (
// Equation(s):
// \my_alu|SLL_2~12_combout  = (\r2[1]~reg0_q  & (\r1[6]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[8]~reg0_Duplicate_2_q )))

	.dataa(\r1[6]~reg0_Duplicate_2_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(gnd),
	.datad(\r1[8]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~12 .lut_mask = 16'hBB88;
defparam \my_alu|SLL_2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N28
cycloneive_lcell_comb \my_alu|SLL_2~16 (
// Equation(s):
// \my_alu|SLL_2~16_combout  = (\r2[0]~reg0_q  & ((\my_alu|SLL_2~12_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~15_combout ))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\my_alu|SLL_2~15_combout ),
	.datad(\my_alu|SLL_2~12_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~16 .lut_mask = 16'hFC30;
defparam \my_alu|SLL_2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N24
cycloneive_lcell_comb \my_alu|SLL_4~3 (
// Equation(s):
// \my_alu|SLL_4~3_combout  = (\r2[2]~reg0_q  & ((\my_alu|SLL_2~6_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~16_combout ))

	.dataa(gnd),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SLL_2~16_combout ),
	.datad(\my_alu|SLL_2~6_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~3 .lut_mask = 16'hFC30;
defparam \my_alu|SLL_4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N18
cycloneive_lcell_comb \my_alu|SLL_8~11 (
// Equation(s):
// \my_alu|SLL_8~11_combout  = (\r2[3]~reg0_q  & (\my_alu|SLL_8~8_combout  & (\my_alu|SLL_1~0_combout ))) # (!\r2[3]~reg0_q  & ((\my_alu|SLL_4~3_combout ) # ((\my_alu|SLL_8~8_combout  & \my_alu|SLL_1~0_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SLL_8~8_combout ),
	.datac(\my_alu|SLL_1~0_combout ),
	.datad(\my_alu|SLL_4~3_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~11 .lut_mask = 16'hD5C0;
defparam \my_alu|SLL_8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N12
cycloneive_lcell_comb \my_alu|Selector7~4 (
// Equation(s):
// \my_alu|Selector7~4_combout  = (\my_alu|Selector7~1_combout  & ((\my_alu|Selector7~3_combout  & ((\my_alu|SLL_8~11_combout ))) # (!\my_alu|Selector7~3_combout  & (\my_alu|SLL_2~40_combout )))) # (!\my_alu|Selector7~1_combout  & 
// (\my_alu|Selector7~3_combout ))

	.dataa(\my_alu|Selector7~1_combout ),
	.datab(\my_alu|Selector7~3_combout ),
	.datac(\my_alu|SLL_2~40_combout ),
	.datad(\my_alu|SLL_8~11_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~4 .lut_mask = 16'hEC64;
defparam \my_alu|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
cycloneive_lcell_comb \my_alu|Selector7~5 (
// Equation(s):
// \my_alu|Selector7~5_combout  = (\my_alu|Selector7~2_combout  & ((\alu_control[0]~reg0_q  & (\my_alu|SRL_8~42_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|Selector7~4_combout ))))) # (!\my_alu|Selector7~2_combout  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|SRL_8~42_combout ),
	.datab(\my_alu|Selector7~2_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Selector7~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~5 .lut_mask = 16'h8F83;
defparam \my_alu|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y19_N0
cycloneive_mac_mult \my_alu|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(!\rst~inputclkctrl_outclk ),
	.ena(\wr[4]~0_combout ),
	.dataa({\Selector110~0_combout ,\Selector111~0_combout ,\Selector112~0_combout ,\Selector113~0_combout ,\Selector114~0_combout ,\Selector115~0_combout ,\Selector116~0_combout ,\Selector117~0_combout ,\Selector118~0_combout ,\Selector119~0_combout ,\Selector120~0_combout ,
\Selector121~0_combout ,\Selector122~0_combout ,\Selector123~0_combout ,\Selector124~0_combout ,\Selector125~0_combout ,\Selector126~0_combout ,\Selector127~0_combout }),
	.datab({\r2[17]~reg0_q ,\r2[16]~reg0_q ,\r2[15]~reg0_q ,\r2[14]~reg0_q ,\r2[13]~reg0_q ,\r2[12]~reg0_q ,\r2[11]~reg0_q ,\r2[10]~reg0_q ,\r2[9]~reg0_q ,\r2[8]~reg0_q ,\r2[7]~reg0_q ,\r2[6]~reg0_q ,\r2[5]~reg0_q ,\r2[4]~reg0_q ,\r2[3]~reg0_q ,\r2[2]~reg0_q ,\r2[1]~reg0_q ,
\r2[0]~reg0_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\my_alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \my_alu|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \my_alu|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \my_alu|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \my_alu|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \my_alu|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y19_N2
cycloneive_mac_out \my_alu|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\my_alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\my_alu|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\my_alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \my_alu|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneive_lcell_comb \register|reg_storage[763]~feeder (
// Equation(s):
// \register|reg_storage[763]~feeder_combout  = \wd[27]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[27]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[763]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[763]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[763]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \register|reg_storage[763] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[763]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [763]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[763] .is_wysiwyg = "true";
defparam \register|reg_storage[763] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N17
dffeas \register|reg_storage[699] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [699]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[699] .is_wysiwyg = "true";
defparam \register|reg_storage[699] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N3
dffeas \register|reg_storage[667] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [667]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[667] .is_wysiwyg = "true";
defparam \register|reg_storage[667] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \register|reg_storage[731] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [731]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[731] .is_wysiwyg = "true";
defparam \register|reg_storage[731] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneive_lcell_comb \register|Mux36~15 (
// Equation(s):
// \register|Mux36~15_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [731]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [667]))))

	.dataa(\register|reg_storage [667]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [731]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~15 .lut_mask = 16'hFC22;
defparam \register|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneive_lcell_comb \register|Mux36~16 (
// Equation(s):
// \register|Mux36~16_combout  = (\rr2[0]~reg0_q  & ((\register|Mux36~15_combout  & (\register|reg_storage [763])) # (!\register|Mux36~15_combout  & ((\register|reg_storage [699]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux36~15_combout ))))

	.dataa(\register|reg_storage [763]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [699]),
	.datad(\register|Mux36~15_combout ),
	.cin(gnd),
	.combout(\register|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~16 .lut_mask = 16'hBBC0;
defparam \register|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneive_lcell_comb \register|reg_storage[635]~feeder (
// Equation(s):
// \register|reg_storage[635]~feeder_combout  = \wd[27]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[27]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[635]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[635]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[635]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N17
dffeas \register|reg_storage[635] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[635]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [635]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[635] .is_wysiwyg = "true";
defparam \register|reg_storage[635] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \register|reg_storage[571] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [571]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[571] .is_wysiwyg = "true";
defparam \register|reg_storage[571] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneive_lcell_comb \register|reg_storage[539]~feeder (
// Equation(s):
// \register|reg_storage[539]~feeder_combout  = \wd[27]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[27]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[539]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[539]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[539]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N29
dffeas \register|reg_storage[539] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[539]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [539]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[539] .is_wysiwyg = "true";
defparam \register|reg_storage[539] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneive_lcell_comb \register|Mux36~17 (
// Equation(s):
// \register|Mux36~17_combout  = (\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [571])))) # (!\rr2[0]~reg0_q  & (!\rr2[1]~reg0_q  & ((\register|reg_storage [539]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [571]),
	.datad(\register|reg_storage [539]),
	.cin(gnd),
	.combout(\register|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~17 .lut_mask = 16'hB9A8;
defparam \register|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \register|reg_storage[603] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [603]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[603] .is_wysiwyg = "true";
defparam \register|reg_storage[603] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \register|Mux36~18 (
// Equation(s):
// \register|Mux36~18_combout  = (\register|Mux36~17_combout  & ((\register|reg_storage [635]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux36~17_combout  & (((\register|reg_storage [603] & \rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [635]),
	.datab(\register|Mux36~17_combout ),
	.datac(\register|reg_storage [603]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~18 .lut_mask = 16'hB8CC;
defparam \register|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneive_lcell_comb \register|Mux36~19 (
// Equation(s):
// \register|Mux36~19_combout  = (\register|Mux36~1_combout  & (\register|Mux36~0_combout )) # (!\register|Mux36~1_combout  & ((\register|Mux36~0_combout  & (\register|Mux36~16_combout )) # (!\register|Mux36~0_combout  & ((\register|Mux36~18_combout )))))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux36~0_combout ),
	.datac(\register|Mux36~16_combout ),
	.datad(\register|Mux36~18_combout ),
	.cin(gnd),
	.combout(\register|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~19 .lut_mask = 16'hD9C8;
defparam \register|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N31
dffeas \register|reg_storage[955] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [955]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[955] .is_wysiwyg = "true";
defparam \register|reg_storage[955] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N21
dffeas \register|reg_storage[1019] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1019]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1019] .is_wysiwyg = "true";
defparam \register|reg_storage[1019] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N21
dffeas \register|reg_storage[795] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [795]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[795] .is_wysiwyg = "true";
defparam \register|reg_storage[795] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N19
dffeas \register|reg_storage[859] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [859]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[859] .is_wysiwyg = "true";
defparam \register|reg_storage[859] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneive_lcell_comb \register|Mux36~20 (
// Equation(s):
// \register|Mux36~20_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [859]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [795]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [795]),
	.datac(\register|reg_storage [859]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~20 .lut_mask = 16'hFA44;
defparam \register|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N17
dffeas \register|reg_storage[827] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [827]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[827] .is_wysiwyg = "true";
defparam \register|reg_storage[827] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N7
dffeas \register|reg_storage[891] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [891]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[891] .is_wysiwyg = "true";
defparam \register|reg_storage[891] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneive_lcell_comb \register|Mux36~21 (
// Equation(s):
// \register|Mux36~21_combout  = (\rr2[0]~reg0_q  & ((\register|Mux36~20_combout  & ((\register|reg_storage [891]))) # (!\register|Mux36~20_combout  & (\register|reg_storage [827])))) # (!\rr2[0]~reg0_q  & (\register|Mux36~20_combout ))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux36~20_combout ),
	.datac(\register|reg_storage [827]),
	.datad(\register|reg_storage [891]),
	.cin(gnd),
	.combout(\register|Mux36~21_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~21 .lut_mask = 16'hEC64;
defparam \register|Mux36~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneive_lcell_comb \register|Mux36~22 (
// Equation(s):
// \register|Mux36~22_combout  = (\register|Mux36~4_combout  & (\register|Mux36~3_combout  & (\register|reg_storage [1019]))) # (!\register|Mux36~4_combout  & (((\register|Mux36~21_combout )) # (!\register|Mux36~3_combout )))

	.dataa(\register|Mux36~4_combout ),
	.datab(\register|Mux36~3_combout ),
	.datac(\register|reg_storage [1019]),
	.datad(\register|Mux36~21_combout ),
	.cin(gnd),
	.combout(\register|Mux36~22_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~22 .lut_mask = 16'hD591;
defparam \register|Mux36~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneive_lcell_comb \register|Mux36~23 (
// Equation(s):
// \register|Mux36~23_combout  = (\register|Mux36~22_combout  & (((\register|reg_storage [923]) # (\register|Mux36~2_combout )))) # (!\register|Mux36~22_combout  & (\register|reg_storage [955] & ((!\register|Mux36~2_combout ))))

	.dataa(\register|reg_storage [955]),
	.datab(\register|reg_storage [923]),
	.datac(\register|Mux36~22_combout ),
	.datad(\register|Mux36~2_combout ),
	.cin(gnd),
	.combout(\register|Mux36~23_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~23 .lut_mask = 16'hF0CA;
defparam \register|Mux36~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N11
dffeas \register|reg_storage[251] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [251]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[251] .is_wysiwyg = "true";
defparam \register|reg_storage[251] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N15
dffeas \register|reg_storage[123] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [123]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[123] .is_wysiwyg = "true";
defparam \register|reg_storage[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N10
cycloneive_lcell_comb \register|Mux36~12 (
// Equation(s):
// \register|Mux36~12_combout  = (\rr2[2]~reg0_q  & ((\rr2[3]~reg0_q ) # ((\register|reg_storage [251])))) # (!\rr2[2]~reg0_q  & (!\rr2[3]~reg0_q  & ((\register|reg_storage [123]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [251]),
	.datad(\register|reg_storage [123]),
	.cin(gnd),
	.combout(\register|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~12 .lut_mask = 16'hB9A8;
defparam \register|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N13
dffeas \register|reg_storage[507] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [507]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[507] .is_wysiwyg = "true";
defparam \register|reg_storage[507] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N13
dffeas \register|reg_storage[379] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [379]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[379] .is_wysiwyg = "true";
defparam \register|reg_storage[379] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
cycloneive_lcell_comb \register|Mux36~13 (
// Equation(s):
// \register|Mux36~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux36~12_combout  & (\register|reg_storage [507])) # (!\register|Mux36~12_combout  & ((\register|reg_storage [379]))))) # (!\rr2[3]~reg0_q  & (\register|Mux36~12_combout ))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux36~12_combout ),
	.datac(\register|reg_storage [507]),
	.datad(\register|reg_storage [379]),
	.cin(gnd),
	.combout(\register|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~13 .lut_mask = 16'hE6C4;
defparam \register|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N13
dffeas \register|reg_storage[315] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [315]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[315] .is_wysiwyg = "true";
defparam \register|reg_storage[315] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N1
dffeas \register|reg_storage[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [59]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[59] .is_wysiwyg = "true";
defparam \register|reg_storage[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N12
cycloneive_lcell_comb \register|Mux36~5 (
// Equation(s):
// \register|Mux36~5_combout  = (\rr2[2]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [315])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [59])))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [315]),
	.datad(\register|reg_storage [59]),
	.cin(gnd),
	.combout(\register|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~5 .lut_mask = 16'hD9C8;
defparam \register|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N23
dffeas \register|reg_storage[443] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [443]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[443] .is_wysiwyg = "true";
defparam \register|reg_storage[443] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N8
cycloneive_lcell_comb \register|reg_storage[187]~feeder (
// Equation(s):
// \register|reg_storage[187]~feeder_combout  = \wd[27]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[27]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[187]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[187]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[187]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N9
dffeas \register|reg_storage[187] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[187]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [187]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[187] .is_wysiwyg = "true";
defparam \register|reg_storage[187] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N22
cycloneive_lcell_comb \register|Mux36~6 (
// Equation(s):
// \register|Mux36~6_combout  = (\rr2[2]~reg0_q  & ((\register|Mux36~5_combout  & (\register|reg_storage [443])) # (!\register|Mux36~5_combout  & ((\register|reg_storage [187]))))) # (!\rr2[2]~reg0_q  & (\register|Mux36~5_combout ))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux36~5_combout ),
	.datac(\register|reg_storage [443]),
	.datad(\register|reg_storage [187]),
	.cin(gnd),
	.combout(\register|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~6 .lut_mask = 16'hE6C4;
defparam \register|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N23
dffeas \register|reg_storage[283] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [283]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[283] .is_wysiwyg = "true";
defparam \register|reg_storage[283] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N5
dffeas \register|reg_storage[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[27] .is_wysiwyg = "true";
defparam \register|reg_storage[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N4
cycloneive_lcell_comb \register|Mux36~9 (
// Equation(s):
// \register|Mux36~9_combout  = (\rr2[2]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [283])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [27])))))

	.dataa(\register|reg_storage [283]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [27]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~9 .lut_mask = 16'hEE30;
defparam \register|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N17
dffeas \register|reg_storage[155] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [155]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[155] .is_wysiwyg = "true";
defparam \register|reg_storage[155] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N27
dffeas \register|reg_storage[411] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [411]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[411] .is_wysiwyg = "true";
defparam \register|reg_storage[411] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneive_lcell_comb \register|Mux36~10 (
// Equation(s):
// \register|Mux36~10_combout  = (\register|Mux36~9_combout  & (((\register|reg_storage [411]) # (!\rr2[2]~reg0_q )))) # (!\register|Mux36~9_combout  & (\register|reg_storage [155] & (\rr2[2]~reg0_q )))

	.dataa(\register|Mux36~9_combout ),
	.datab(\register|reg_storage [155]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\register|reg_storage [411]),
	.cin(gnd),
	.combout(\register|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~10 .lut_mask = 16'hEA4A;
defparam \register|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N10
cycloneive_lcell_comb \register|reg_storage[347]~feeder (
// Equation(s):
// \register|reg_storage[347]~feeder_combout  = \wd[27]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[27]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[347]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[347]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[347]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N11
dffeas \register|reg_storage[347] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[347]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [347]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[347] .is_wysiwyg = "true";
defparam \register|reg_storage[347] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
cycloneive_lcell_comb \register|reg_storage[219]~feeder (
// Equation(s):
// \register|reg_storage[219]~feeder_combout  = \wd[27]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[27]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[219]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[219]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[219]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N5
dffeas \register|reg_storage[219] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[219]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [219]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[219] .is_wysiwyg = "true";
defparam \register|reg_storage[219] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneive_lcell_comb \register|reg_storage[91]~feeder (
// Equation(s):
// \register|reg_storage[91]~feeder_combout  = \wd[27]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[27]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[91]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[91]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[91]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N31
dffeas \register|reg_storage[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [91]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[91] .is_wysiwyg = "true";
defparam \register|reg_storage[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
cycloneive_lcell_comb \register|Mux36~7 (
// Equation(s):
// \register|Mux36~7_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [219])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [91])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [219]),
	.datac(\register|reg_storage [91]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~7 .lut_mask = 16'hEE50;
defparam \register|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N7
dffeas \register|reg_storage[475] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [475]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[475] .is_wysiwyg = "true";
defparam \register|reg_storage[475] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N20
cycloneive_lcell_comb \register|Mux36~8 (
// Equation(s):
// \register|Mux36~8_combout  = (\rr2[3]~reg0_q  & ((\register|Mux36~7_combout  & ((\register|reg_storage [475]))) # (!\register|Mux36~7_combout  & (\register|reg_storage [347])))) # (!\rr2[3]~reg0_q  & (((\register|Mux36~7_combout ))))

	.dataa(\register|reg_storage [347]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux36~7_combout ),
	.datad(\register|reg_storage [475]),
	.cin(gnd),
	.combout(\register|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~8 .lut_mask = 16'hF838;
defparam \register|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
cycloneive_lcell_comb \register|Mux36~11 (
// Equation(s):
// \register|Mux36~11_combout  = (\rr2[1]~reg0_q  & ((\rr2[0]~reg0_q ) # ((\register|Mux36~8_combout )))) # (!\rr2[1]~reg0_q  & (!\rr2[0]~reg0_q  & (\register|Mux36~10_combout )))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux36~10_combout ),
	.datad(\register|Mux36~8_combout ),
	.cin(gnd),
	.combout(\register|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~11 .lut_mask = 16'hBA98;
defparam \register|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
cycloneive_lcell_comb \register|Mux36~14 (
// Equation(s):
// \register|Mux36~14_combout  = (\rr2[0]~reg0_q  & ((\register|Mux36~11_combout  & (\register|Mux36~13_combout )) # (!\register|Mux36~11_combout  & ((\register|Mux36~6_combout ))))) # (!\rr2[0]~reg0_q  & (((\register|Mux36~11_combout ))))

	.dataa(\register|Mux36~13_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux36~6_combout ),
	.datad(\register|Mux36~11_combout ),
	.cin(gnd),
	.combout(\register|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~14 .lut_mask = 16'hBBC0;
defparam \register|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneive_lcell_comb \register|Mux36~24 (
// Equation(s):
// \register|Mux36~24_combout  = (\register|Mux36~1_combout  & ((\register|Mux36~19_combout  & (\register|Mux36~23_combout )) # (!\register|Mux36~19_combout  & ((\register|Mux36~14_combout ))))) # (!\register|Mux36~1_combout  & (\register|Mux36~19_combout ))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux36~19_combout ),
	.datac(\register|Mux36~23_combout ),
	.datad(\register|Mux36~14_combout ),
	.cin(gnd),
	.combout(\register|Mux36~24_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux36~24 .lut_mask = 16'hE6C4;
defparam \register|Mux36~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Equal2~0_combout  & (\WideNor0~0_combout  & (\r2[27]~reg0_q ))) # (!\Equal2~0_combout  & ((\register|Mux36~24_combout ) # ((\WideNor0~0_combout  & \r2[27]~reg0_q ))))

	.dataa(\Equal2~0_combout ),
	.datab(\WideNor0~0_combout ),
	.datac(\r2[27]~reg0_q ),
	.datad(\register|Mux36~24_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hD5C0;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N7
dffeas \r2[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[27]~reg0 .is_wysiwyg = "true";
defparam \r2[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N11
dffeas \register|reg_storage[956] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [956]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[956] .is_wysiwyg = "true";
defparam \register|reg_storage[956] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N5
dffeas \register|reg_storage[764] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [764]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[764] .is_wysiwyg = "true";
defparam \register|reg_storage[764] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \register|reg_storage[700] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [700]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[700] .is_wysiwyg = "true";
defparam \register|reg_storage[700] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N25
dffeas \register|reg_storage[668] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [668]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[668] .is_wysiwyg = "true";
defparam \register|reg_storage[668] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \register|Mux35~5 (
// Equation(s):
// \register|Mux35~5_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [700]) # ((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [668] & !\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [700]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [668]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~5 .lut_mask = 16'hCCB8;
defparam \register|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneive_lcell_comb \register|Mux35~6 (
// Equation(s):
// \register|Mux35~6_combout  = (\rr2[1]~reg0_q  & ((\register|Mux35~5_combout  & (\register|reg_storage [764])) # (!\register|Mux35~5_combout  & ((\register|reg_storage [732]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux35~5_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [764]),
	.datac(\register|reg_storage [732]),
	.datad(\register|Mux35~5_combout ),
	.cin(gnd),
	.combout(\register|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~6 .lut_mask = 16'hDDA0;
defparam \register|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \register|Mux35~7 (
// Equation(s):
// \register|Mux35~7_combout  = (\register|Mux36~1_combout  & (\register|reg_storage [956] & (!\register|Mux36~2_combout ))) # (!\register|Mux36~1_combout  & (((\register|Mux35~6_combout ))))

	.dataa(\register|reg_storage [956]),
	.datab(\register|Mux36~2_combout ),
	.datac(\register|Mux36~1_combout ),
	.datad(\register|Mux35~6_combout ),
	.cin(gnd),
	.combout(\register|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~7 .lut_mask = 16'h2F20;
defparam \register|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N1
dffeas \register|reg_storage[924] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [924]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[924] .is_wysiwyg = "true";
defparam \register|reg_storage[924] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
cycloneive_lcell_comb \register|Mux35~23 (
// Equation(s):
// \register|Mux35~23_combout  = (\rr2[1]~reg0_q ) # ((\register|reg_storage [924]) # (!\rr2[2]~reg0_q ))

	.dataa(gnd),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [924]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux35~23_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~23 .lut_mask = 16'hFCFF;
defparam \register|Mux35~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N17
dffeas \register|reg_storage[796] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [796]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[796] .is_wysiwyg = "true";
defparam \register|reg_storage[796] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N11
dffeas \register|reg_storage[828] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [828]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[828] .is_wysiwyg = "true";
defparam \register|reg_storage[828] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneive_lcell_comb \register|Mux35~2 (
// Equation(s):
// \register|Mux35~2_combout  = (\rr2[0]~reg0_q  & (((\register|reg_storage [828]) # (\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [796] & ((!\rr2[1]~reg0_q ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [796]),
	.datac(\register|reg_storage [828]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~2 .lut_mask = 16'hAAE4;
defparam \register|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N23
dffeas \register|reg_storage[892] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [892]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[892] .is_wysiwyg = "true";
defparam \register|reg_storage[892] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N13
dffeas \register|reg_storage[860] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [860]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[860] .is_wysiwyg = "true";
defparam \register|reg_storage[860] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneive_lcell_comb \register|Mux35~3 (
// Equation(s):
// \register|Mux35~3_combout  = (\register|Mux35~2_combout  & ((\register|reg_storage [892]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux35~2_combout  & (((\register|reg_storage [860] & \rr2[1]~reg0_q ))))

	.dataa(\register|Mux35~2_combout ),
	.datab(\register|reg_storage [892]),
	.datac(\register|reg_storage [860]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~3 .lut_mask = 16'hD8AA;
defparam \register|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N3
dffeas \register|reg_storage[1020] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1020]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1020] .is_wysiwyg = "true";
defparam \register|reg_storage[1020] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneive_lcell_comb \register|Mux35~4 (
// Equation(s):
// \register|Mux35~4_combout  = (\register|Mux36~4_combout  & (\register|Mux36~3_combout  & ((\register|reg_storage [1020])))) # (!\register|Mux36~4_combout  & (((\register|Mux35~3_combout )) # (!\register|Mux36~3_combout )))

	.dataa(\register|Mux36~4_combout ),
	.datab(\register|Mux36~3_combout ),
	.datac(\register|Mux35~3_combout ),
	.datad(\register|reg_storage [1020]),
	.cin(gnd),
	.combout(\register|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~4 .lut_mask = 16'hD951;
defparam \register|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneive_lcell_comb \register|Mux35~8 (
// Equation(s):
// \register|Mux35~8_combout  = (\register|Mux36~1_combout  & ((\register|Mux35~4_combout  & ((\register|Mux35~23_combout ))) # (!\register|Mux35~4_combout  & (\register|Mux35~7_combout )))) # (!\register|Mux36~1_combout  & (\register|Mux35~7_combout ))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux35~7_combout ),
	.datac(\register|Mux35~23_combout ),
	.datad(\register|Mux35~4_combout ),
	.cin(gnd),
	.combout(\register|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~8 .lut_mask = 16'hE4CC;
defparam \register|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \register|reg_storage[636] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [636]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[636] .is_wysiwyg = "true";
defparam \register|reg_storage[636] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N17
dffeas \register|reg_storage[572] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [572]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[572] .is_wysiwyg = "true";
defparam \register|reg_storage[572] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N1
dffeas \register|reg_storage[540] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [540]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[540] .is_wysiwyg = "true";
defparam \register|reg_storage[540] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \register|reg_storage[604] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [604]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[604] .is_wysiwyg = "true";
defparam \register|reg_storage[604] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \register|Mux35~9 (
// Equation(s):
// \register|Mux35~9_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [604]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [540]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [540]),
	.datac(\register|reg_storage [604]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~9 .lut_mask = 16'hFA44;
defparam \register|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneive_lcell_comb \register|Mux35~10 (
// Equation(s):
// \register|Mux35~10_combout  = (\rr2[0]~reg0_q  & ((\register|Mux35~9_combout  & (\register|reg_storage [636])) # (!\register|Mux35~9_combout  & ((\register|reg_storage [572]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux35~9_combout ))))

	.dataa(\register|reg_storage [636]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [572]),
	.datad(\register|Mux35~9_combout ),
	.cin(gnd),
	.combout(\register|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~10 .lut_mask = 16'hBBC0;
defparam \register|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N15
dffeas \register|reg_storage[156] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [156]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[156] .is_wysiwyg = "true";
defparam \register|reg_storage[156] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N7
dffeas \register|reg_storage[412] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [412]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[412] .is_wysiwyg = "true";
defparam \register|reg_storage[412] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N25
dffeas \register|reg_storage[284] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [284]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[284] .is_wysiwyg = "true";
defparam \register|reg_storage[284] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N25
dffeas \register|reg_storage[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[28] .is_wysiwyg = "true";
defparam \register|reg_storage[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N24
cycloneive_lcell_comb \register|Mux35~13 (
// Equation(s):
// \register|Mux35~13_combout  = (\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [284])))) # (!\rr2[3]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|reg_storage [28]))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [284]),
	.datad(\register|reg_storage [28]),
	.cin(gnd),
	.combout(\register|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~13 .lut_mask = 16'hB9A8;
defparam \register|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \register|Mux35~14 (
// Equation(s):
// \register|Mux35~14_combout  = (\register|Mux35~13_combout  & (((\register|reg_storage [412]) # (!\rr2[2]~reg0_q )))) # (!\register|Mux35~13_combout  & (\register|reg_storage [156] & ((\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [156]),
	.datab(\register|reg_storage [412]),
	.datac(\register|Mux35~13_combout ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~14 .lut_mask = 16'hCAF0;
defparam \register|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N10
cycloneive_lcell_comb \register|reg_storage[380]~feeder (
// Equation(s):
// \register|reg_storage[380]~feeder_combout  = \wd[28]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[28]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[380]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[380]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[380]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N11
dffeas \register|reg_storage[380] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[380]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [380]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[380] .is_wysiwyg = "true";
defparam \register|reg_storage[380] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N5
dffeas \register|reg_storage[508] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [508]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[508] .is_wysiwyg = "true";
defparam \register|reg_storage[508] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N7
dffeas \register|reg_storage[124] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [124]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[124] .is_wysiwyg = "true";
defparam \register|reg_storage[124] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N23
dffeas \register|reg_storage[252] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [252]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[252] .is_wysiwyg = "true";
defparam \register|reg_storage[252] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N22
cycloneive_lcell_comb \register|Mux35~11 (
// Equation(s):
// \register|Mux35~11_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [252]) # (\rr2[3]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [124] & ((!\rr2[3]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [124]),
	.datac(\register|reg_storage [252]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~11 .lut_mask = 16'hAAE4;
defparam \register|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N4
cycloneive_lcell_comb \register|Mux35~12 (
// Equation(s):
// \register|Mux35~12_combout  = (\rr2[3]~reg0_q  & ((\register|Mux35~11_combout  & ((\register|reg_storage [508]))) # (!\register|Mux35~11_combout  & (\register|reg_storage [380])))) # (!\rr2[3]~reg0_q  & (((\register|Mux35~11_combout ))))

	.dataa(\register|reg_storage [380]),
	.datab(\register|reg_storage [508]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux35~11_combout ),
	.cin(gnd),
	.combout(\register|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~12 .lut_mask = 16'hCFA0;
defparam \register|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
cycloneive_lcell_comb \register|Mux35~15 (
// Equation(s):
// \register|Mux35~15_combout  = (\rr2[1]~reg0_q  & (((\register|Mux35~12_combout )) # (!\rr2[0]~reg0_q ))) # (!\rr2[1]~reg0_q  & ((\rr2[0]~reg0_q ) # ((\register|Mux35~14_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux35~14_combout ),
	.datad(\register|Mux35~12_combout ),
	.cin(gnd),
	.combout(\register|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~15 .lut_mask = 16'hFE76;
defparam \register|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N31
dffeas \register|reg_storage[316] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [316]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[316] .is_wysiwyg = "true";
defparam \register|reg_storage[316] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N17
dffeas \register|reg_storage[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [60]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[60] .is_wysiwyg = "true";
defparam \register|reg_storage[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
cycloneive_lcell_comb \register|Mux35~18 (
// Equation(s):
// \register|Mux35~18_combout  = (\rr2[2]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [316])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [60])))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [316]),
	.datad(\register|reg_storage [60]),
	.cin(gnd),
	.combout(\register|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~18 .lut_mask = 16'hD9C8;
defparam \register|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N5
dffeas \register|reg_storage[188] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [188]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[188] .is_wysiwyg = "true";
defparam \register|reg_storage[188] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N15
dffeas \register|reg_storage[444] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [444]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[444] .is_wysiwyg = "true";
defparam \register|reg_storage[444] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N4
cycloneive_lcell_comb \register|Mux35~19 (
// Equation(s):
// \register|Mux35~19_combout  = (\rr2[2]~reg0_q  & ((\register|Mux35~18_combout  & ((\register|reg_storage [444]))) # (!\register|Mux35~18_combout  & (\register|reg_storage [188])))) # (!\rr2[2]~reg0_q  & (\register|Mux35~18_combout ))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|Mux35~18_combout ),
	.datac(\register|reg_storage [188]),
	.datad(\register|reg_storage [444]),
	.cin(gnd),
	.combout(\register|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~19 .lut_mask = 16'hEC64;
defparam \register|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N11
dffeas \register|reg_storage[476] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [476]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[476] .is_wysiwyg = "true";
defparam \register|reg_storage[476] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y23_N29
dffeas \register|reg_storage[348] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [348]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[348] .is_wysiwyg = "true";
defparam \register|reg_storage[348] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N25
dffeas \register|reg_storage[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [92]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[92] .is_wysiwyg = "true";
defparam \register|reg_storage[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N7
dffeas \register|reg_storage[220] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [220]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[220] .is_wysiwyg = "true";
defparam \register|reg_storage[220] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
cycloneive_lcell_comb \register|Mux35~16 (
// Equation(s):
// \register|Mux35~16_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [220]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [92]))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [92]),
	.datac(\register|reg_storage [220]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~16 .lut_mask = 16'hFA44;
defparam \register|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
cycloneive_lcell_comb \register|Mux35~17 (
// Equation(s):
// \register|Mux35~17_combout  = (\rr2[3]~reg0_q  & ((\register|Mux35~16_combout  & (\register|reg_storage [476])) # (!\register|Mux35~16_combout  & ((\register|reg_storage [348]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux35~16_combout ))))

	.dataa(\register|reg_storage [476]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [348]),
	.datad(\register|Mux35~16_combout ),
	.cin(gnd),
	.combout(\register|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~17 .lut_mask = 16'hBBC0;
defparam \register|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
cycloneive_lcell_comb \register|Mux35~20 (
// Equation(s):
// \register|Mux35~20_combout  = (\rr2[0]~reg0_q  & ((\register|Mux35~19_combout ) # ((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|Mux35~17_combout ) # (!\rr2[1]~reg0_q ))))

	.dataa(\register|Mux35~19_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux35~17_combout ),
	.cin(gnd),
	.combout(\register|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~20 .lut_mask = 16'hFBCB;
defparam \register|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneive_lcell_comb \register|Mux35~21 (
// Equation(s):
// \register|Mux35~21_combout  = (\register|Mux36~1_combout  & (((\register|Mux35~15_combout  & \register|Mux35~20_combout )))) # (!\register|Mux36~1_combout  & (\register|Mux35~10_combout ))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux35~10_combout ),
	.datac(\register|Mux35~15_combout ),
	.datad(\register|Mux35~20_combout ),
	.cin(gnd),
	.combout(\register|Mux35~21_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~21 .lut_mask = 16'hE444;
defparam \register|Mux35~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneive_lcell_comb \register|Mux35~22 (
// Equation(s):
// \register|Mux35~22_combout  = (\register|Mux36~0_combout  & (\register|Mux35~8_combout )) # (!\register|Mux36~0_combout  & ((\register|Mux35~21_combout )))

	.dataa(gnd),
	.datab(\register|Mux36~0_combout ),
	.datac(\register|Mux35~8_combout ),
	.datad(\register|Mux35~21_combout ),
	.cin(gnd),
	.combout(\register|Mux35~22_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux35~22 .lut_mask = 16'hF3C0;
defparam \register|Mux35~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Equal2~0_combout  & (\WideNor0~0_combout  & (\r2[28]~reg0_q ))) # (!\Equal2~0_combout  & ((\register|Mux35~22_combout ) # ((\WideNor0~0_combout  & \r2[28]~reg0_q ))))

	.dataa(\Equal2~0_combout ),
	.datab(\WideNor0~0_combout ),
	.datac(\r2[28]~reg0_q ),
	.datad(\register|Mux35~22_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hD5C0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N29
dffeas \r2[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[28]~reg0 .is_wysiwyg = "true";
defparam \r2[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
cycloneive_lcell_comb \register|reg_storage[925]~feeder (
// Equation(s):
// \register|reg_storage[925]~feeder_combout  = \wd[29]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[29]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[925]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[925]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[925]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N3
dffeas \register|reg_storage[925] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[925]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [925]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[925] .is_wysiwyg = "true";
defparam \register|reg_storage[925] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N17
dffeas \register|reg_storage[1021] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1021]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1021] .is_wysiwyg = "true";
defparam \register|reg_storage[1021] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N27
dffeas \register|reg_storage[893] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [893]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[893] .is_wysiwyg = "true";
defparam \register|reg_storage[893] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N21
dffeas \register|reg_storage[829] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [829]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[829] .is_wysiwyg = "true";
defparam \register|reg_storage[829] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N1
dffeas \register|reg_storage[797] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [797]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[797] .is_wysiwyg = "true";
defparam \register|reg_storage[797] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N7
dffeas \register|reg_storage[861] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [861]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[861] .is_wysiwyg = "true";
defparam \register|reg_storage[861] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneive_lcell_comb \register|Mux34~15 (
// Equation(s):
// \register|Mux34~15_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [861]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [797]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [797]),
	.datac(\register|reg_storage [861]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~15 .lut_mask = 16'hFA44;
defparam \register|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneive_lcell_comb \register|Mux34~16 (
// Equation(s):
// \register|Mux34~16_combout  = (\rr2[0]~reg0_q  & ((\register|Mux34~15_combout  & (\register|reg_storage [893])) # (!\register|Mux34~15_combout  & ((\register|reg_storage [829]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux34~15_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [893]),
	.datac(\register|reg_storage [829]),
	.datad(\register|Mux34~15_combout ),
	.cin(gnd),
	.combout(\register|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~16 .lut_mask = 16'hDDA0;
defparam \register|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneive_lcell_comb \register|Mux34~17 (
// Equation(s):
// \register|Mux34~17_combout  = (\register|Mux36~3_combout  & ((\register|Mux36~4_combout  & (\register|reg_storage [1021])) # (!\register|Mux36~4_combout  & ((\register|Mux34~16_combout ))))) # (!\register|Mux36~3_combout  & (((!\register|Mux36~4_combout 
// ))))

	.dataa(\register|reg_storage [1021]),
	.datab(\register|Mux34~16_combout ),
	.datac(\register|Mux36~3_combout ),
	.datad(\register|Mux36~4_combout ),
	.cin(gnd),
	.combout(\register|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~17 .lut_mask = 16'hA0CF;
defparam \register|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N15
dffeas \register|reg_storage[957] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [957]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[957] .is_wysiwyg = "true";
defparam \register|reg_storage[957] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneive_lcell_comb \register|Mux34~18 (
// Equation(s):
// \register|Mux34~18_combout  = (\register|Mux36~2_combout  & (((\register|Mux34~17_combout )))) # (!\register|Mux36~2_combout  & ((\register|Mux34~17_combout  & (\register|reg_storage [925])) # (!\register|Mux34~17_combout  & ((\register|reg_storage 
// [957])))))

	.dataa(\register|reg_storage [925]),
	.datab(\register|Mux36~2_combout ),
	.datac(\register|Mux34~17_combout ),
	.datad(\register|reg_storage [957]),
	.cin(gnd),
	.combout(\register|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~18 .lut_mask = 16'hE3E0;
defparam \register|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \register|reg_storage[765]~feeder (
// Equation(s):
// \register|reg_storage[765]~feeder_combout  = \wd[29]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[29]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[765]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[765]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[765]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N11
dffeas \register|reg_storage[765] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[765]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [765]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[765] .is_wysiwyg = "true";
defparam \register|reg_storage[765] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N19
dffeas \register|reg_storage[701] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [701]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[701] .is_wysiwyg = "true";
defparam \register|reg_storage[701] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N13
dffeas \register|reg_storage[669] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [669]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[669] .is_wysiwyg = "true";
defparam \register|reg_storage[669] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \register|reg_storage[733] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [733]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[733] .is_wysiwyg = "true";
defparam \register|reg_storage[733] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneive_lcell_comb \register|Mux34~10 (
// Equation(s):
// \register|Mux34~10_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [733]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [669]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [669]),
	.datac(\register|reg_storage [733]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~10 .lut_mask = 16'hFA44;
defparam \register|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneive_lcell_comb \register|Mux34~11 (
// Equation(s):
// \register|Mux34~11_combout  = (\rr2[0]~reg0_q  & ((\register|Mux34~10_combout  & (\register|reg_storage [765])) # (!\register|Mux34~10_combout  & ((\register|reg_storage [701]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux34~10_combout ))))

	.dataa(\register|reg_storage [765]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [701]),
	.datad(\register|Mux34~10_combout ),
	.cin(gnd),
	.combout(\register|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~11 .lut_mask = 16'hBBC0;
defparam \register|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N3
dffeas \register|reg_storage[637] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [637]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[637] .is_wysiwyg = "true";
defparam \register|reg_storage[637] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N21
dffeas \register|reg_storage[605] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [605]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[605] .is_wysiwyg = "true";
defparam \register|reg_storage[605] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \register|reg_storage[573] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [573]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[573] .is_wysiwyg = "true";
defparam \register|reg_storage[573] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \register|Mux34~12 (
// Equation(s):
// \register|Mux34~12_combout  = (\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [573])))) # (!\rr2[0]~reg0_q  & (!\rr2[1]~reg0_q  & ((\register|reg_storage [541]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [573]),
	.datad(\register|reg_storage [541]),
	.cin(gnd),
	.combout(\register|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~12 .lut_mask = 16'hB9A8;
defparam \register|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneive_lcell_comb \register|Mux34~13 (
// Equation(s):
// \register|Mux34~13_combout  = (\rr2[1]~reg0_q  & ((\register|Mux34~12_combout  & (\register|reg_storage [637])) # (!\register|Mux34~12_combout  & ((\register|reg_storage [605]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux34~12_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [637]),
	.datac(\register|reg_storage [605]),
	.datad(\register|Mux34~12_combout ),
	.cin(gnd),
	.combout(\register|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~13 .lut_mask = 16'hDDA0;
defparam \register|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
cycloneive_lcell_comb \register|Mux34~14 (
// Equation(s):
// \register|Mux34~14_combout  = (\register|Mux36~1_combout  & (\register|Mux36~0_combout )) # (!\register|Mux36~1_combout  & ((\register|Mux36~0_combout  & (\register|Mux34~11_combout )) # (!\register|Mux36~0_combout  & ((\register|Mux34~13_combout )))))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux36~0_combout ),
	.datac(\register|Mux34~11_combout ),
	.datad(\register|Mux34~13_combout ),
	.cin(gnd),
	.combout(\register|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~14 .lut_mask = 16'hD9C8;
defparam \register|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N17
dffeas \register|reg_storage[317] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [317]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[317] .is_wysiwyg = "true";
defparam \register|reg_storage[317] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N29
dffeas \register|reg_storage[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [61]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[61] .is_wysiwyg = "true";
defparam \register|reg_storage[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N28
cycloneive_lcell_comb \register|Mux34~0 (
// Equation(s):
// \register|Mux34~0_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [317]) # ((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((\register|reg_storage [61] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [317]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [61]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~0 .lut_mask = 16'hCCB8;
defparam \register|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N13
dffeas \register|reg_storage[445] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [445]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[445] .is_wysiwyg = "true";
defparam \register|reg_storage[445] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N25
dffeas \register|reg_storage[189] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [189]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[189] .is_wysiwyg = "true";
defparam \register|reg_storage[189] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N12
cycloneive_lcell_comb \register|Mux34~1 (
// Equation(s):
// \register|Mux34~1_combout  = (\register|Mux34~0_combout  & (((\register|reg_storage [445])) # (!\rr2[2]~reg0_q ))) # (!\register|Mux34~0_combout  & (\rr2[2]~reg0_q  & ((\register|reg_storage [189]))))

	.dataa(\register|Mux34~0_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [445]),
	.datad(\register|reg_storage [189]),
	.cin(gnd),
	.combout(\register|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~1 .lut_mask = 16'hE6A2;
defparam \register|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N9
dffeas \register|reg_storage[381] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [381]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[381] .is_wysiwyg = "true";
defparam \register|reg_storage[381] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N29
dffeas \register|reg_storage[509] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [509]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[509] .is_wysiwyg = "true";
defparam \register|reg_storage[509] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N23
dffeas \register|reg_storage[125] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [125]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[125] .is_wysiwyg = "true";
defparam \register|reg_storage[125] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N19
dffeas \register|reg_storage[253] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [253]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[253] .is_wysiwyg = "true";
defparam \register|reg_storage[253] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N18
cycloneive_lcell_comb \register|Mux34~7 (
// Equation(s):
// \register|Mux34~7_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [253]) # (\rr2[3]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [125] & ((!\rr2[3]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [125]),
	.datac(\register|reg_storage [253]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~7 .lut_mask = 16'hAAE4;
defparam \register|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N28
cycloneive_lcell_comb \register|Mux34~8 (
// Equation(s):
// \register|Mux34~8_combout  = (\rr2[3]~reg0_q  & ((\register|Mux34~7_combout  & ((\register|reg_storage [509]))) # (!\register|Mux34~7_combout  & (\register|reg_storage [381])))) # (!\rr2[3]~reg0_q  & (((\register|Mux34~7_combout ))))

	.dataa(\register|reg_storage [381]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [509]),
	.datad(\register|Mux34~7_combout ),
	.cin(gnd),
	.combout(\register|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~8 .lut_mask = 16'hF388;
defparam \register|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N19
dffeas \register|reg_storage[477] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [477]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[477] .is_wysiwyg = "true";
defparam \register|reg_storage[477] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N7
dffeas \register|reg_storage[349] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [349]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[349] .is_wysiwyg = "true";
defparam \register|reg_storage[349] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N13
dffeas \register|reg_storage[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [93]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[93] .is_wysiwyg = "true";
defparam \register|reg_storage[93] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N21
dffeas \register|reg_storage[221] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [221]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[221] .is_wysiwyg = "true";
defparam \register|reg_storage[221] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
cycloneive_lcell_comb \register|Mux34~2 (
// Equation(s):
// \register|Mux34~2_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [221]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [93]))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [93]),
	.datac(\register|reg_storage [221]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~2 .lut_mask = 16'hFA44;
defparam \register|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N6
cycloneive_lcell_comb \register|Mux34~3 (
// Equation(s):
// \register|Mux34~3_combout  = (\rr2[3]~reg0_q  & ((\register|Mux34~2_combout  & (\register|reg_storage [477])) # (!\register|Mux34~2_combout  & ((\register|reg_storage [349]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux34~2_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [477]),
	.datac(\register|reg_storage [349]),
	.datad(\register|Mux34~2_combout ),
	.cin(gnd),
	.combout(\register|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~3 .lut_mask = 16'hDDA0;
defparam \register|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneive_lcell_comb \register|reg_storage[413]~feeder (
// Equation(s):
// \register|reg_storage[413]~feeder_combout  = \wd[29]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[29]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[413]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[413]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[413]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N7
dffeas \register|reg_storage[413] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[413]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [413]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[413] .is_wysiwyg = "true";
defparam \register|reg_storage[413] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N1
dffeas \register|reg_storage[157] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [157]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[157] .is_wysiwyg = "true";
defparam \register|reg_storage[157] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N28
cycloneive_lcell_comb \register|reg_storage[29]~feeder (
// Equation(s):
// \register|reg_storage[29]~feeder_combout  = \wd[29]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[29]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[29]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N29
dffeas \register|reg_storage[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[29] .is_wysiwyg = "true";
defparam \register|reg_storage[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N6
cycloneive_lcell_comb \register|reg_storage[285]~feeder (
// Equation(s):
// \register|reg_storage[285]~feeder_combout  = \wd[29]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[29]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[285]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[285]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[285]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N7
dffeas \register|reg_storage[285] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[285]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [285]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[285] .is_wysiwyg = "true";
defparam \register|reg_storage[285] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N14
cycloneive_lcell_comb \register|Mux34~4 (
// Equation(s):
// \register|Mux34~4_combout  = (\rr2[2]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [285]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [29]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [29]),
	.datac(\register|reg_storage [285]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~4 .lut_mask = 16'hFA44;
defparam \register|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N0
cycloneive_lcell_comb \register|Mux34~5 (
// Equation(s):
// \register|Mux34~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux34~4_combout  & (\register|reg_storage [413])) # (!\register|Mux34~4_combout  & ((\register|reg_storage [157]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux34~4_combout ))))

	.dataa(\register|reg_storage [413]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [157]),
	.datad(\register|Mux34~4_combout ),
	.cin(gnd),
	.combout(\register|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~5 .lut_mask = 16'hBBC0;
defparam \register|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneive_lcell_comb \register|Mux34~6 (
// Equation(s):
// \register|Mux34~6_combout  = (\rr2[0]~reg0_q  & (\rr2[1]~reg0_q )) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|Mux34~3_combout )) # (!\rr2[1]~reg0_q  & ((\register|Mux34~5_combout )))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux34~3_combout ),
	.datad(\register|Mux34~5_combout ),
	.cin(gnd),
	.combout(\register|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~6 .lut_mask = 16'hD9C8;
defparam \register|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
cycloneive_lcell_comb \register|Mux34~9 (
// Equation(s):
// \register|Mux34~9_combout  = (\rr2[0]~reg0_q  & ((\register|Mux34~6_combout  & ((\register|Mux34~8_combout ))) # (!\register|Mux34~6_combout  & (\register|Mux34~1_combout )))) # (!\rr2[0]~reg0_q  & (((\register|Mux34~6_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux34~1_combout ),
	.datac(\register|Mux34~8_combout ),
	.datad(\register|Mux34~6_combout ),
	.cin(gnd),
	.combout(\register|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~9 .lut_mask = 16'hF588;
defparam \register|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
cycloneive_lcell_comb \register|Mux34~19 (
// Equation(s):
// \register|Mux34~19_combout  = (\register|Mux36~1_combout  & ((\register|Mux34~14_combout  & (\register|Mux34~18_combout )) # (!\register|Mux34~14_combout  & ((\register|Mux34~9_combout ))))) # (!\register|Mux36~1_combout  & (((\register|Mux34~14_combout 
// ))))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux34~18_combout ),
	.datac(\register|Mux34~14_combout ),
	.datad(\register|Mux34~9_combout ),
	.cin(gnd),
	.combout(\register|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux34~19 .lut_mask = 16'hDAD0;
defparam \register|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\WideNor0~0_combout  & ((\r2[29]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux34~19_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux34~19_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[29]~reg0_q ),
	.datad(\register|Mux34~19_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hB3A0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N9
dffeas \r2[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[29]~reg0 .is_wysiwyg = "true";
defparam \r2[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N15
dffeas \register|reg_storage[767] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [767]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[767] .is_wysiwyg = "true";
defparam \register|reg_storage[767] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N7
dffeas \register|reg_storage[671] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [671]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[671] .is_wysiwyg = "true";
defparam \register|reg_storage[671] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \register|reg_storage[735] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [735]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[735] .is_wysiwyg = "true";
defparam \register|reg_storage[735] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \register|Mux32~10 (
// Equation(s):
// \register|Mux32~10_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [735]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [671]))))

	.dataa(\register|reg_storage [671]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [735]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~10 .lut_mask = 16'hFC22;
defparam \register|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \register|Mux32~11 (
// Equation(s):
// \register|Mux32~11_combout  = (\rr2[0]~reg0_q  & ((\register|Mux32~10_combout  & (\register|reg_storage [767])) # (!\register|Mux32~10_combout  & ((\register|reg_storage [703]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux32~10_combout ))))

	.dataa(\register|reg_storage [767]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [703]),
	.datad(\register|Mux32~10_combout ),
	.cin(gnd),
	.combout(\register|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~11 .lut_mask = 16'hBBC0;
defparam \register|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N11
dffeas \register|reg_storage[639] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [639]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[639] .is_wysiwyg = "true";
defparam \register|reg_storage[639] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \register|reg_storage[575] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [575]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[575] .is_wysiwyg = "true";
defparam \register|reg_storage[575] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \register|reg_storage[543] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [543]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[543] .is_wysiwyg = "true";
defparam \register|reg_storage[543] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \register|Mux32~12 (
// Equation(s):
// \register|Mux32~12_combout  = (\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [575])))) # (!\rr2[0]~reg0_q  & (!\rr2[1]~reg0_q  & ((\register|reg_storage [543]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [575]),
	.datad(\register|reg_storage [543]),
	.cin(gnd),
	.combout(\register|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~12 .lut_mask = 16'hB9A8;
defparam \register|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N9
dffeas \register|reg_storage[607] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [607]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[607] .is_wysiwyg = "true";
defparam \register|reg_storage[607] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N8
cycloneive_lcell_comb \register|Mux32~13 (
// Equation(s):
// \register|Mux32~13_combout  = (\register|Mux32~12_combout  & ((\register|reg_storage [639]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux32~12_combout  & (((\register|reg_storage [607] & \rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [639]),
	.datab(\register|Mux32~12_combout ),
	.datac(\register|reg_storage [607]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~13 .lut_mask = 16'hB8CC;
defparam \register|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
cycloneive_lcell_comb \register|Mux32~14 (
// Equation(s):
// \register|Mux32~14_combout  = (\register|Mux36~1_combout  & (\register|Mux36~0_combout )) # (!\register|Mux36~1_combout  & ((\register|Mux36~0_combout  & (\register|Mux32~11_combout )) # (!\register|Mux36~0_combout  & ((\register|Mux32~13_combout )))))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux36~0_combout ),
	.datac(\register|Mux32~11_combout ),
	.datad(\register|Mux32~13_combout ),
	.cin(gnd),
	.combout(\register|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~14 .lut_mask = 16'hD9C8;
defparam \register|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N19
dffeas \register|reg_storage[959] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [959]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[959] .is_wysiwyg = "true";
defparam \register|reg_storage[959] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N31
dffeas \register|reg_storage[927] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [927]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[927] .is_wysiwyg = "true";
defparam \register|reg_storage[927] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N29
dffeas \register|reg_storage[1023] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [1023]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[1023] .is_wysiwyg = "true";
defparam \register|reg_storage[1023] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N25
dffeas \register|reg_storage[799] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [799]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[799] .is_wysiwyg = "true";
defparam \register|reg_storage[799] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N15
dffeas \register|reg_storage[863] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [863]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[863] .is_wysiwyg = "true";
defparam \register|reg_storage[863] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneive_lcell_comb \register|Mux32~15 (
// Equation(s):
// \register|Mux32~15_combout  = (\rr2[0]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [863]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [799]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [799]),
	.datac(\register|reg_storage [863]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~15 .lut_mask = 16'hFA44;
defparam \register|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N9
dffeas \register|reg_storage[831] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [831]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[831] .is_wysiwyg = "true";
defparam \register|reg_storage[831] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N19
dffeas \register|reg_storage[895] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [895]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[895] .is_wysiwyg = "true";
defparam \register|reg_storage[895] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneive_lcell_comb \register|Mux32~16 (
// Equation(s):
// \register|Mux32~16_combout  = (\rr2[0]~reg0_q  & ((\register|Mux32~15_combout  & ((\register|reg_storage [895]))) # (!\register|Mux32~15_combout  & (\register|reg_storage [831])))) # (!\rr2[0]~reg0_q  & (\register|Mux32~15_combout ))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux32~15_combout ),
	.datac(\register|reg_storage [831]),
	.datad(\register|reg_storage [895]),
	.cin(gnd),
	.combout(\register|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~16 .lut_mask = 16'hEC64;
defparam \register|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
cycloneive_lcell_comb \register|Mux32~17 (
// Equation(s):
// \register|Mux32~17_combout  = (\register|Mux36~4_combout  & (\register|Mux36~3_combout  & (\register|reg_storage [1023]))) # (!\register|Mux36~4_combout  & (((\register|Mux32~16_combout )) # (!\register|Mux36~3_combout )))

	.dataa(\register|Mux36~4_combout ),
	.datab(\register|Mux36~3_combout ),
	.datac(\register|reg_storage [1023]),
	.datad(\register|Mux32~16_combout ),
	.cin(gnd),
	.combout(\register|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~17 .lut_mask = 16'hD591;
defparam \register|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
cycloneive_lcell_comb \register|Mux32~18 (
// Equation(s):
// \register|Mux32~18_combout  = (\register|Mux36~2_combout  & (((\register|Mux32~17_combout )))) # (!\register|Mux36~2_combout  & ((\register|Mux32~17_combout  & ((\register|reg_storage [927]))) # (!\register|Mux32~17_combout  & (\register|reg_storage 
// [959]))))

	.dataa(\register|reg_storage [959]),
	.datab(\register|Mux36~2_combout ),
	.datac(\register|reg_storage [927]),
	.datad(\register|Mux32~17_combout ),
	.cin(gnd),
	.combout(\register|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~18 .lut_mask = 16'hFC22;
defparam \register|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N4
cycloneive_lcell_comb \register|reg_storage[383]~feeder (
// Equation(s):
// \register|reg_storage[383]~feeder_combout  = \wd[31]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[31]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[383]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[383]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[383]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N5
dffeas \register|reg_storage[383] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[383]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [383]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[383] .is_wysiwyg = "true";
defparam \register|reg_storage[383] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N9
dffeas \register|reg_storage[511] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [511]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[511] .is_wysiwyg = "true";
defparam \register|reg_storage[511] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N27
dffeas \register|reg_storage[127] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [127]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[127] .is_wysiwyg = "true";
defparam \register|reg_storage[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N28
cycloneive_lcell_comb \register|reg_storage[255]~feeder (
// Equation(s):
// \register|reg_storage[255]~feeder_combout  = \wd[31]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[31]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[255]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[255]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[255]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N29
dffeas \register|reg_storage[255] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[255]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [255]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[255] .is_wysiwyg = "true";
defparam \register|reg_storage[255] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N30
cycloneive_lcell_comb \register|Mux32~7 (
// Equation(s):
// \register|Mux32~7_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [255]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [127]))))

	.dataa(\register|reg_storage [127]),
	.datab(\register|reg_storage [255]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~7 .lut_mask = 16'hFC0A;
defparam \register|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N8
cycloneive_lcell_comb \register|Mux32~8 (
// Equation(s):
// \register|Mux32~8_combout  = (\rr2[3]~reg0_q  & ((\register|Mux32~7_combout  & ((\register|reg_storage [511]))) # (!\register|Mux32~7_combout  & (\register|reg_storage [383])))) # (!\rr2[3]~reg0_q  & (((\register|Mux32~7_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [383]),
	.datac(\register|reg_storage [511]),
	.datad(\register|Mux32~7_combout ),
	.cin(gnd),
	.combout(\register|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~8 .lut_mask = 16'hF588;
defparam \register|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N3
dffeas \register|reg_storage[319] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [319]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[319] .is_wysiwyg = "true";
defparam \register|reg_storage[319] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N2
cycloneive_lcell_comb \register|reg_storage[63]~feeder (
// Equation(s):
// \register|reg_storage[63]~feeder_combout  = \wd[31]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[31]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[63]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N3
dffeas \register|reg_storage[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [63]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[63] .is_wysiwyg = "true";
defparam \register|reg_storage[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
cycloneive_lcell_comb \register|Mux32~0 (
// Equation(s):
// \register|Mux32~0_combout  = (\rr2[2]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [319])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [63])))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [319]),
	.datad(\register|reg_storage [63]),
	.cin(gnd),
	.combout(\register|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~0 .lut_mask = 16'hD9C8;
defparam \register|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N19
dffeas \register|reg_storage[447] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [447]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[447] .is_wysiwyg = "true";
defparam \register|reg_storage[447] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N7
dffeas \register|reg_storage[191] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [191]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[191] .is_wysiwyg = "true";
defparam \register|reg_storage[191] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N18
cycloneive_lcell_comb \register|Mux32~1 (
// Equation(s):
// \register|Mux32~1_combout  = (\register|Mux32~0_combout  & (((\register|reg_storage [447])) # (!\rr2[2]~reg0_q ))) # (!\register|Mux32~0_combout  & (\rr2[2]~reg0_q  & ((\register|reg_storage [191]))))

	.dataa(\register|Mux32~0_combout ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [447]),
	.datad(\register|reg_storage [191]),
	.cin(gnd),
	.combout(\register|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~1 .lut_mask = 16'hE6A2;
defparam \register|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N27
dffeas \register|reg_storage[479] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [479]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[479] .is_wysiwyg = "true";
defparam \register|reg_storage[479] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N23
dffeas \register|reg_storage[351] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [351]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[351] .is_wysiwyg = "true";
defparam \register|reg_storage[351] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \register|reg_storage[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [95]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[95] .is_wysiwyg = "true";
defparam \register|reg_storage[95] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N13
dffeas \register|reg_storage[223] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [223]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[223] .is_wysiwyg = "true";
defparam \register|reg_storage[223] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
cycloneive_lcell_comb \register|Mux32~2 (
// Equation(s):
// \register|Mux32~2_combout  = (\rr2[3]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [223]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [95]))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [95]),
	.datac(\register|reg_storage [223]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~2 .lut_mask = 16'hFA44;
defparam \register|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N22
cycloneive_lcell_comb \register|Mux32~3 (
// Equation(s):
// \register|Mux32~3_combout  = (\rr2[3]~reg0_q  & ((\register|Mux32~2_combout  & (\register|reg_storage [479])) # (!\register|Mux32~2_combout  & ((\register|reg_storage [351]))))) # (!\rr2[3]~reg0_q  & (((\register|Mux32~2_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [479]),
	.datac(\register|reg_storage [351]),
	.datad(\register|Mux32~2_combout ),
	.cin(gnd),
	.combout(\register|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~3 .lut_mask = 16'hDDA0;
defparam \register|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
cycloneive_lcell_comb \register|reg_storage[415]~feeder (
// Equation(s):
// \register|reg_storage[415]~feeder_combout  = \wd[31]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[31]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[415]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[415]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[415]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y26_N27
dffeas \register|reg_storage[415] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[415]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [415]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[415] .is_wysiwyg = "true";
defparam \register|reg_storage[415] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N5
dffeas \register|reg_storage[159] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [159]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[159] .is_wysiwyg = "true";
defparam \register|reg_storage[159] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N13
dffeas \register|reg_storage[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[31] .is_wysiwyg = "true";
defparam \register|reg_storage[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N15
dffeas \register|reg_storage[287] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [287]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[287] .is_wysiwyg = "true";
defparam \register|reg_storage[287] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N14
cycloneive_lcell_comb \register|Mux32~4 (
// Equation(s):
// \register|Mux32~4_combout  = (\rr2[2]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [287]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [31]))))

	.dataa(\register|reg_storage [31]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [287]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~4 .lut_mask = 16'hFC22;
defparam \register|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
cycloneive_lcell_comb \register|Mux32~5 (
// Equation(s):
// \register|Mux32~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux32~4_combout  & (\register|reg_storage [415])) # (!\register|Mux32~4_combout  & ((\register|reg_storage [159]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux32~4_combout ))))

	.dataa(\register|reg_storage [415]),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [159]),
	.datad(\register|Mux32~4_combout ),
	.cin(gnd),
	.combout(\register|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~5 .lut_mask = 16'hBBC0;
defparam \register|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneive_lcell_comb \register|Mux32~6 (
// Equation(s):
// \register|Mux32~6_combout  = (\rr2[0]~reg0_q  & (\rr2[1]~reg0_q )) # (!\rr2[0]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|Mux32~3_combout )) # (!\rr2[1]~reg0_q  & ((\register|Mux32~5_combout )))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux32~3_combout ),
	.datad(\register|Mux32~5_combout ),
	.cin(gnd),
	.combout(\register|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~6 .lut_mask = 16'hD9C8;
defparam \register|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneive_lcell_comb \register|Mux32~9 (
// Equation(s):
// \register|Mux32~9_combout  = (\rr2[0]~reg0_q  & ((\register|Mux32~6_combout  & (\register|Mux32~8_combout )) # (!\register|Mux32~6_combout  & ((\register|Mux32~1_combout ))))) # (!\rr2[0]~reg0_q  & (((\register|Mux32~6_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux32~8_combout ),
	.datac(\register|Mux32~1_combout ),
	.datad(\register|Mux32~6_combout ),
	.cin(gnd),
	.combout(\register|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~9 .lut_mask = 16'hDDA0;
defparam \register|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
cycloneive_lcell_comb \register|Mux32~19 (
// Equation(s):
// \register|Mux32~19_combout  = (\register|Mux36~1_combout  & ((\register|Mux32~14_combout  & (\register|Mux32~18_combout )) # (!\register|Mux32~14_combout  & ((\register|Mux32~9_combout ))))) # (!\register|Mux36~1_combout  & (\register|Mux32~14_combout ))

	.dataa(\register|Mux36~1_combout ),
	.datab(\register|Mux32~14_combout ),
	.datac(\register|Mux32~18_combout ),
	.datad(\register|Mux32~9_combout ),
	.cin(gnd),
	.combout(\register|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux32~19 .lut_mask = 16'hE6C4;
defparam \register|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N14
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\WideNor0~0_combout  & ((\r2[31]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux32~19_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux32~19_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[31]~reg0_q ),
	.datad(\register|Mux32~19_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hB3A0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N15
dffeas \r2[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[31]~reg0 .is_wysiwyg = "true";
defparam \r2[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X44_Y20_N0
cycloneive_mac_mult \my_alu|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(!\rst~inputclkctrl_outclk ),
	.ena(\wr[4]~0_combout ),
	.dataa({\Selector110~0_combout ,\Selector111~0_combout ,\Selector112~0_combout ,\Selector113~0_combout ,\Selector114~0_combout ,\Selector115~0_combout ,\Selector116~0_combout ,\Selector117~0_combout ,\Selector118~0_combout ,\Selector119~0_combout ,\Selector120~0_combout ,
\Selector121~0_combout ,\Selector122~0_combout ,\Selector123~0_combout ,\Selector124~0_combout ,\Selector125~0_combout ,\Selector126~0_combout ,\Selector127~0_combout }),
	.datab({\r2[31]~reg0_q ,\r2[30]~reg0_q ,\r2[29]~reg0_q ,\r2[28]~reg0_q ,\r2[27]~reg0_q ,\r2[26]~reg0_q ,\r2[25]~reg0_q ,\r2[24]~reg0_q ,\r2[23]~reg0_q ,\r2[22]~reg0_q ,\r2[21]~reg0_q ,\r2[20]~reg0_q ,\r2[19]~reg0_q ,\r2[18]~reg0_q ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\my_alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \my_alu|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \my_alu|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \my_alu|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \my_alu|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \my_alu|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y20_N2
cycloneive_mac_out \my_alu|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT28 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT27 ,
\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT24 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT22 ,
\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT17 ,
\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT7 ,
\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\my_alu|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\my_alu|Mult0|auto_generated|mac_mult3~dataout ,\my_alu|Mult0|auto_generated|mac_mult3~3 ,\my_alu|Mult0|auto_generated|mac_mult3~2 ,\my_alu|Mult0|auto_generated|mac_mult3~1 ,
\my_alu|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\my_alu|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \my_alu|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y21_N0
cycloneive_mac_mult \my_alu|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(!\rst~inputclkctrl_outclk ),
	.ena(\wr[4]~0_combout ),
	.dataa({\r2[17]~reg0_q ,\r2[16]~reg0_q ,\r2[15]~reg0_q ,\r2[14]~reg0_q ,\r2[13]~reg0_q ,\r2[12]~reg0_q ,\r2[11]~reg0_q ,\r2[10]~reg0_q ,\r2[9]~reg0_q ,\r2[8]~reg0_q ,\r2[7]~reg0_q ,\r2[6]~reg0_q ,\r2[5]~reg0_q ,\r2[4]~reg0_q ,\r2[3]~reg0_q ,\r2[2]~reg0_q ,\r2[1]~reg0_q ,
\r2[0]~reg0_q }),
	.datab({\Selector96~0_combout ,\Selector97~0_combout ,\Selector98~0_combout ,\Selector99~0_combout ,\Selector100~0_combout ,\Selector101~0_combout ,\Selector102~0_combout ,\Selector103~0_combout ,\Selector104~0_combout ,\Selector105~0_combout ,\Selector106~0_combout ,
\Selector107~0_combout ,\Selector108~0_combout ,\Selector109~0_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\my_alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \my_alu|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \my_alu|Mult0|auto_generated|mac_mult5 .datab_clock = "0";
defparam \my_alu|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \my_alu|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \my_alu|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y21_N2
cycloneive_mac_out \my_alu|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT28 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT27 ,
\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT22 ,
\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT7 ,
\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT2 ,
\my_alu|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\my_alu|Mult0|auto_generated|mac_mult5~dataout ,\my_alu|Mult0|auto_generated|mac_mult5~3 ,\my_alu|Mult0|auto_generated|mac_mult5~2 ,\my_alu|Mult0|auto_generated|mac_mult5~1 ,
\my_alu|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\my_alu|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \my_alu|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~0_combout  = (\my_alu|Mult0|auto_generated|mac_out6~dataout  & (\my_alu|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\my_alu|Mult0|auto_generated|mac_out6~dataout  & (\my_alu|Mult0|auto_generated|mac_out4~dataout  
// & VCC))
// \my_alu|Mult0|auto_generated|op_2~1  = CARRY((\my_alu|Mult0|auto_generated|mac_out6~dataout  & \my_alu|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\my_alu|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\my_alu|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_alu|Mult0|auto_generated|op_2~0_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \my_alu|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~2_combout  = (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT1  & (\my_alu|Mult0|auto_generated|op_2~1  & VCC)) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\my_alu|Mult0|auto_generated|op_2~1 )))) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\my_alu|Mult0|auto_generated|op_2~1 )) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// ((\my_alu|Mult0|auto_generated|op_2~1 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_2~3  = CARRY((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT1  & !\my_alu|Mult0|auto_generated|op_2~1 )) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((!\my_alu|Mult0|auto_generated|op_2~1 ) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~1 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~2_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~2 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~4_combout  = ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\my_alu|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\my_alu|Mult0|auto_generated|op_2~3 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_2~5  = CARRY((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\my_alu|Mult0|auto_generated|op_2~3 ))) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT2  & 
// (\my_alu|Mult0|auto_generated|mac_out6~DATAOUT2  & !\my_alu|Mult0|auto_generated|op_2~3 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~3 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~4_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~6_combout  = (\my_alu|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT3  & (\my_alu|Mult0|auto_generated|op_2~5  & VCC)) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\my_alu|Mult0|auto_generated|op_2~5 )))) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\my_alu|Mult0|auto_generated|op_2~5 )) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((\my_alu|Mult0|auto_generated|op_2~5 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_2~7  = CARRY((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT3  & !\my_alu|Mult0|auto_generated|op_2~5 )) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// ((!\my_alu|Mult0|auto_generated|op_2~5 ) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~5 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~6_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~8_combout  = ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\my_alu|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\my_alu|Mult0|auto_generated|op_2~7 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_2~9  = CARRY((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\my_alu|Mult0|auto_generated|op_2~7 ))) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\my_alu|Mult0|auto_generated|mac_out6~DATAOUT4  & !\my_alu|Mult0|auto_generated|op_2~7 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~7 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~8_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~10_combout  = (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT5  & (\my_alu|Mult0|auto_generated|op_2~9  & VCC)) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// (!\my_alu|Mult0|auto_generated|op_2~9 )))) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\my_alu|Mult0|auto_generated|op_2~9 )) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// ((\my_alu|Mult0|auto_generated|op_2~9 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_2~11  = CARRY((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT5  & !\my_alu|Mult0|auto_generated|op_2~9 )) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((!\my_alu|Mult0|auto_generated|op_2~9 ) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~9 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~10_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~12 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~12_combout  = ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\my_alu|Mult0|auto_generated|mac_out6~DATAOUT6  $ (!\my_alu|Mult0|auto_generated|op_2~11 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_2~13  = CARRY((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT6 ) # (!\my_alu|Mult0|auto_generated|op_2~11 ))) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT6  & 
// (\my_alu|Mult0|auto_generated|mac_out6~DATAOUT6  & !\my_alu|Mult0|auto_generated|op_2~11 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~11 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~12_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~14 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~14_combout  = (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT7  & (\my_alu|Mult0|auto_generated|op_2~13  & VCC)) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\my_alu|Mult0|auto_generated|op_2~13 )))) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\my_alu|Mult0|auto_generated|op_2~13 )) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// ((\my_alu|Mult0|auto_generated|op_2~13 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_2~15  = CARRY((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT7  & !\my_alu|Mult0|auto_generated|op_2~13 )) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((!\my_alu|Mult0|auto_generated|op_2~13 ) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~13 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~14_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~14 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~0_combout  = (\my_alu|Mult0|auto_generated|op_2~0_combout  & (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\my_alu|Mult0|auto_generated|op_2~0_combout  & (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT18  
// & VCC))
// \my_alu|Mult0|auto_generated|op_1~1  = CARRY((\my_alu|Mult0|auto_generated|op_2~0_combout  & \my_alu|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\my_alu|Mult0|auto_generated|op_2~0_combout ),
	.datab(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_alu|Mult0|auto_generated|op_1~0_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \my_alu|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~2_combout  = (\my_alu|Mult0|auto_generated|op_2~2_combout  & ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT19  & (\my_alu|Mult0|auto_generated|op_1~1  & VCC)) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\my_alu|Mult0|auto_generated|op_1~1 )))) # (!\my_alu|Mult0|auto_generated|op_2~2_combout  & ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\my_alu|Mult0|auto_generated|op_1~1 )) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((\my_alu|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_1~3  = CARRY((\my_alu|Mult0|auto_generated|op_2~2_combout  & (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT19  & !\my_alu|Mult0|auto_generated|op_1~1 )) # (!\my_alu|Mult0|auto_generated|op_2~2_combout  & 
// ((!\my_alu|Mult0|auto_generated|op_1~1 ) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\my_alu|Mult0|auto_generated|op_2~2_combout ),
	.datab(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~1 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~2_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~4_combout  = ((\my_alu|Mult0|auto_generated|op_2~4_combout  $ (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\my_alu|Mult0|auto_generated|op_1~3 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_1~5  = CARRY((\my_alu|Mult0|auto_generated|op_2~4_combout  & ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\my_alu|Mult0|auto_generated|op_1~3 ))) # (!\my_alu|Mult0|auto_generated|op_2~4_combout  & 
// (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT20  & !\my_alu|Mult0|auto_generated|op_1~3 )))

	.dataa(\my_alu|Mult0|auto_generated|op_2~4_combout ),
	.datab(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~3 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~4_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~6_combout  = (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\my_alu|Mult0|auto_generated|op_2~6_combout  & (\my_alu|Mult0|auto_generated|op_1~5  & VCC)) # (!\my_alu|Mult0|auto_generated|op_2~6_combout  & 
// (!\my_alu|Mult0|auto_generated|op_1~5 )))) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\my_alu|Mult0|auto_generated|op_2~6_combout  & (!\my_alu|Mult0|auto_generated|op_1~5 )) # (!\my_alu|Mult0|auto_generated|op_2~6_combout  & 
// ((\my_alu|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_1~7  = CARRY((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\my_alu|Mult0|auto_generated|op_2~6_combout  & !\my_alu|Mult0|auto_generated|op_1~5 )) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((!\my_alu|Mult0|auto_generated|op_1~5 ) # (!\my_alu|Mult0|auto_generated|op_2~6_combout ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\my_alu|Mult0|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~5 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~6_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~8_combout  = ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\my_alu|Mult0|auto_generated|op_2~8_combout  $ (!\my_alu|Mult0|auto_generated|op_1~7 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_1~9  = CARRY((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\my_alu|Mult0|auto_generated|op_2~8_combout ) # (!\my_alu|Mult0|auto_generated|op_1~7 ))) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// (\my_alu|Mult0|auto_generated|op_2~8_combout  & !\my_alu|Mult0|auto_generated|op_1~7 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\my_alu|Mult0|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~7 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~8_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~10_combout  = (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\my_alu|Mult0|auto_generated|op_2~10_combout  & (\my_alu|Mult0|auto_generated|op_1~9  & VCC)) # (!\my_alu|Mult0|auto_generated|op_2~10_combout  & 
// (!\my_alu|Mult0|auto_generated|op_1~9 )))) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\my_alu|Mult0|auto_generated|op_2~10_combout  & (!\my_alu|Mult0|auto_generated|op_1~9 )) # (!\my_alu|Mult0|auto_generated|op_2~10_combout  & 
// ((\my_alu|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_1~11  = CARRY((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\my_alu|Mult0|auto_generated|op_2~10_combout  & !\my_alu|Mult0|auto_generated|op_1~9 )) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((!\my_alu|Mult0|auto_generated|op_1~9 ) # (!\my_alu|Mult0|auto_generated|op_2~10_combout ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\my_alu|Mult0|auto_generated|op_2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~9 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~10_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~12_combout  = ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\my_alu|Mult0|auto_generated|op_2~12_combout  $ (!\my_alu|Mult0|auto_generated|op_1~11 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_1~13  = CARRY((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\my_alu|Mult0|auto_generated|op_2~12_combout ) # (!\my_alu|Mult0|auto_generated|op_1~11 ))) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// (\my_alu|Mult0|auto_generated|op_2~12_combout  & !\my_alu|Mult0|auto_generated|op_1~11 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\my_alu|Mult0|auto_generated|op_2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~11 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~12_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~14_combout  = (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\my_alu|Mult0|auto_generated|op_2~14_combout  & (\my_alu|Mult0|auto_generated|op_1~13  & VCC)) # (!\my_alu|Mult0|auto_generated|op_2~14_combout  & 
// (!\my_alu|Mult0|auto_generated|op_1~13 )))) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\my_alu|Mult0|auto_generated|op_2~14_combout  & (!\my_alu|Mult0|auto_generated|op_1~13 )) # (!\my_alu|Mult0|auto_generated|op_2~14_combout  & 
// ((\my_alu|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_1~15  = CARRY((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\my_alu|Mult0|auto_generated|op_2~14_combout  & !\my_alu|Mult0|auto_generated|op_1~13 )) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\my_alu|Mult0|auto_generated|op_1~13 ) # (!\my_alu|Mult0|auto_generated|op_2~14_combout ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\my_alu|Mult0|auto_generated|op_2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~13 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~14_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
cycloneive_lcell_comb \my_alu|Selector7~6 (
// Equation(s):
// \my_alu|Selector7~6_combout  = (\alu_control[1]~reg0_q  & (((\my_alu|Selector7~5_combout )))) # (!\alu_control[1]~reg0_q  & ((\my_alu|Selector7~5_combout  & (\r2[13]~reg0_q )) # (!\my_alu|Selector7~5_combout  & 
// ((\my_alu|Mult0|auto_generated|op_1~14_combout )))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\r2[13]~reg0_q ),
	.datac(\my_alu|Selector7~5_combout ),
	.datad(\my_alu|Mult0|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~6 .lut_mask = 16'hE5E0;
defparam \my_alu|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
cycloneive_lcell_comb \my_alu|Selector7~7 (
// Equation(s):
// \my_alu|Selector7~7_combout  = (!\alu_control[3]~reg0_q  & ((\alu_control[2]~reg0_q  & ((\my_alu|Selector7~6_combout ))) # (!\alu_control[2]~reg0_q  & (\my_alu|Add2~26_combout ))))

	.dataa(\my_alu|Add2~26_combout ),
	.datab(\alu_control[3]~reg0_q ),
	.datac(\alu_control[2]~reg0_q ),
	.datad(\my_alu|Selector7~6_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~7 .lut_mask = 16'h3202;
defparam \my_alu|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
cycloneive_lcell_comb \my_alu|Selector7~12 (
// Equation(s):
// \my_alu|Selector7~12_combout  = (\my_alu|Selector7~7_combout ) # ((\my_alu|Selector7~11_combout  & \my_alu|Selector5~0_combout ))

	.dataa(\my_alu|Selector7~11_combout ),
	.datab(gnd),
	.datac(\my_alu|Selector7~7_combout ),
	.datad(\my_alu|Selector5~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector7~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector7~12 .lut_mask = 16'hFAF0;
defparam \my_alu|Selector7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
cycloneive_lcell_comb \my_alu|result[25] (
// Equation(s):
// \my_alu|result [25] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [25]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector7~12_combout ))

	.dataa(\my_alu|Selector7~12_combout ),
	.datab(\my_alu|result [25]),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [25]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[25] .lut_mask = 16'hCCAA;
defparam \my_alu|result[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
cycloneive_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\my_alu|result [25]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [25]),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'hFF0F;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneive_lcell_comb \wd[28]~0 (
// Equation(s):
// \wd[28]~0_combout  = (!\S[1]~reg0_q  & (\S[2]~reg0_q  $ (!\S[0]~reg0_q )))

	.dataa(\S[2]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(gnd),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\wd[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd[28]~0 .lut_mask = 16'h2211;
defparam \wd[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N5
dffeas \wd[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[25]~reg0 .is_wysiwyg = "true";
defparam \wd[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N23
dffeas \register|reg_storage[377] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[25]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [377]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[377] .is_wysiwyg = "true";
defparam \register|reg_storage[377] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N24
cycloneive_lcell_comb \register|Mux38~10 (
// Equation(s):
// \register|Mux38~10_combout  = (\rr2[3]~reg0_q  & ((\register|reg_storage [313]) # ((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (((\register|reg_storage [57] & !\rr2[1]~reg0_q ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [313]),
	.datac(\register|reg_storage [57]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~10 .lut_mask = 16'hAAD8;
defparam \register|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N30
cycloneive_lcell_comb \register|Mux38~11 (
// Equation(s):
// \register|Mux38~11_combout  = (\rr2[1]~reg0_q  & ((\register|Mux38~10_combout  & (\register|reg_storage [377])) # (!\register|Mux38~10_combout  & ((\register|reg_storage [121]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux38~10_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [377]),
	.datac(\register|reg_storage [121]),
	.datad(\register|Mux38~10_combout ),
	.cin(gnd),
	.combout(\register|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~11 .lut_mask = 16'hDDA0;
defparam \register|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
cycloneive_lcell_comb \register|Mux38~17 (
// Equation(s):
// \register|Mux38~17_combout  = (\rr2[3]~reg0_q  & (((\register|reg_storage [441]) # (\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [185] & ((!\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [185]),
	.datab(\register|reg_storage [441]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~17 .lut_mask = 16'hF0CA;
defparam \register|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N8
cycloneive_lcell_comb \register|Mux38~18 (
// Equation(s):
// \register|Mux38~18_combout  = (\rr2[1]~reg0_q  & ((\register|Mux38~17_combout  & (\register|reg_storage [505])) # (!\register|Mux38~17_combout  & ((\register|reg_storage [249]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux38~17_combout ))))

	.dataa(\register|reg_storage [505]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux38~17_combout ),
	.datad(\register|reg_storage [249]),
	.cin(gnd),
	.combout(\register|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~18 .lut_mask = 16'hBCB0;
defparam \register|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneive_lcell_comb \register|Mux38~12 (
// Equation(s):
// \register|Mux38~12_combout  = (\rr2[1]~reg0_q  & (((\register|reg_storage [217]) # (\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [153] & ((!\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [153]),
	.datac(\register|reg_storage [217]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~12 .lut_mask = 16'hAAE4;
defparam \register|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneive_lcell_comb \register|Mux38~13 (
// Equation(s):
// \register|Mux38~13_combout  = (\register|Mux38~12_combout  & (((\register|reg_storage [473]) # (!\rr2[3]~reg0_q )))) # (!\register|Mux38~12_combout  & (\register|reg_storage [409] & ((\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [409]),
	.datab(\register|reg_storage [473]),
	.datac(\register|Mux38~12_combout ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~13 .lut_mask = 16'hCAF0;
defparam \register|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneive_lcell_comb \register|Mux38~14 (
// Equation(s):
// \register|Mux38~14_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [89]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [25]))))

	.dataa(\register|reg_storage [25]),
	.datab(\register|reg_storage [89]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~14 .lut_mask = 16'hFC0A;
defparam \register|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneive_lcell_comb \register|Mux38~15 (
// Equation(s):
// \register|Mux38~15_combout  = (\rr2[3]~reg0_q  & ((\register|Mux38~14_combout  & ((\register|reg_storage [345]))) # (!\register|Mux38~14_combout  & (\register|reg_storage [281])))) # (!\rr2[3]~reg0_q  & (((\register|Mux38~14_combout ))))

	.dataa(\register|reg_storage [281]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [345]),
	.datad(\register|Mux38~14_combout ),
	.cin(gnd),
	.combout(\register|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~15 .lut_mask = 16'hF388;
defparam \register|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneive_lcell_comb \register|Mux38~16 (
// Equation(s):
// \register|Mux38~16_combout  = (\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q ) # ((\register|Mux38~13_combout )))) # (!\rr2[2]~reg0_q  & (!\rr2[0]~reg0_q  & ((\register|Mux38~15_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux38~13_combout ),
	.datad(\register|Mux38~15_combout ),
	.cin(gnd),
	.combout(\register|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~16 .lut_mask = 16'hB9A8;
defparam \register|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneive_lcell_comb \register|Mux38~19 (
// Equation(s):
// \register|Mux38~19_combout  = (\rr2[0]~reg0_q  & ((\register|Mux38~16_combout  & ((\register|Mux38~18_combout ))) # (!\register|Mux38~16_combout  & (\register|Mux38~11_combout )))) # (!\rr2[0]~reg0_q  & (((\register|Mux38~16_combout ))))

	.dataa(\register|Mux38~11_combout ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux38~18_combout ),
	.datad(\register|Mux38~16_combout ),
	.cin(gnd),
	.combout(\register|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~19 .lut_mask = 16'hF388;
defparam \register|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \register|Mux38~7 (
// Equation(s):
// \register|Mux38~7_combout  = (\rr2[2]~reg0_q  & ((\register|reg_storage [991]) # ((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (((\register|reg_storage [857] & !\rr2[0]~reg0_q ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [991]),
	.datac(\register|reg_storage [857]),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~7 .lut_mask = 16'hAAD8;
defparam \register|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \register|Mux38~8 (
// Equation(s):
// \register|Mux38~8_combout  = (\rr2[0]~reg0_q  & ((\register|Mux38~7_combout  & (\register|reg_storage [1017])) # (!\register|Mux38~7_combout  & ((\register|reg_storage [889]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux38~7_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [1017]),
	.datac(\register|reg_storage [889]),
	.datad(\register|Mux38~7_combout ),
	.cin(gnd),
	.combout(\register|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~8 .lut_mask = 16'hDDA0;
defparam \register|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \register|Mux38~0 (
// Equation(s):
// \register|Mux38~0_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [825]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [793] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [825]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [793]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~0 .lut_mask = 16'hCCB8;
defparam \register|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneive_lcell_comb \register|Mux38~1 (
// Equation(s):
// \register|Mux38~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux38~0_combout  & (\register|reg_storage [953])) # (!\register|Mux38~0_combout  & ((\register|reg_storage [921]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux38~0_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [953]),
	.datac(\register|reg_storage [921]),
	.datad(\register|Mux38~0_combout ),
	.cin(gnd),
	.combout(\register|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~1 .lut_mask = 16'hDDA0;
defparam \register|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \register|Mux38~4 (
// Equation(s):
// \register|Mux38~4_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [569]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [537] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [569]),
	.datab(\register|reg_storage [537]),
	.datac(\rr2[0]~reg0_q ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~4 .lut_mask = 16'hF0AC;
defparam \register|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \register|Mux38~5 (
// Equation(s):
// \register|Mux38~5_combout  = (\register|Mux38~4_combout  & (((\register|reg_storage [697]) # (!\rr2[2]~reg0_q )))) # (!\register|Mux38~4_combout  & (\register|reg_storage [665] & ((\rr2[2]~reg0_q ))))

	.dataa(\register|Mux38~4_combout ),
	.datab(\register|reg_storage [665]),
	.datac(\register|reg_storage [697]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~5 .lut_mask = 16'hE4AA;
defparam \register|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneive_lcell_comb \register|Mux38~2 (
// Equation(s):
// \register|Mux38~2_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [729])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [601])))))

	.dataa(\register|reg_storage [729]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [601]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~2 .lut_mask = 16'hEE30;
defparam \register|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \register|Mux38~3 (
// Equation(s):
// \register|Mux38~3_combout  = (\register|Mux38~2_combout  & (((\register|reg_storage [761]) # (!\rr2[0]~reg0_q )))) # (!\register|Mux38~2_combout  & (\register|reg_storage [633] & ((\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [633]),
	.datab(\register|reg_storage [761]),
	.datac(\register|Mux38~2_combout ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~3 .lut_mask = 16'hCAF0;
defparam \register|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \register|Mux38~6 (
// Equation(s):
// \register|Mux38~6_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|Mux38~3_combout ))) # (!\rr2[1]~reg0_q  & (\register|Mux38~5_combout ))))

	.dataa(\register|Mux38~5_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux38~3_combout ),
	.cin(gnd),
	.combout(\register|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~6 .lut_mask = 16'hF2C2;
defparam \register|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \register|Mux38~9 (
// Equation(s):
// \register|Mux38~9_combout  = (\rr2[3]~reg0_q  & ((\register|Mux38~6_combout  & (\register|Mux38~8_combout )) # (!\register|Mux38~6_combout  & ((\register|Mux38~1_combout ))))) # (!\rr2[3]~reg0_q  & (((\register|Mux38~6_combout ))))

	.dataa(\register|Mux38~8_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux38~1_combout ),
	.datad(\register|Mux38~6_combout ),
	.cin(gnd),
	.combout(\register|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~9 .lut_mask = 16'hBBC0;
defparam \register|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneive_lcell_comb \register|Mux38~20 (
// Equation(s):
// \register|Mux38~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux38~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux38~19_combout ))

	.dataa(gnd),
	.datab(\rr2[4]~reg0_q ),
	.datac(\register|Mux38~19_combout ),
	.datad(\register|Mux38~9_combout ),
	.cin(gnd),
	.combout(\register|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux38~20 .lut_mask = 16'hFC30;
defparam \register|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\WideNor0~0_combout  & ((\r2[25]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux38~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux38~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[25]~reg0_q ),
	.datad(\register|Mux38~20_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hB3A0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N11
dffeas \r2[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[25]~reg0 .is_wysiwyg = "true";
defparam \r2[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N20
cycloneive_lcell_comb \my_alu|Add0~52 (
// Equation(s):
// \my_alu|Add0~52_combout  = ((\r2[26]~reg0_q  $ (\r1[26]~reg0_Duplicate_1_q  $ (!\my_alu|Add0~51 )))) # (GND)
// \my_alu|Add0~53  = CARRY((\r2[26]~reg0_q  & ((\r1[26]~reg0_Duplicate_1_q ) # (!\my_alu|Add0~51 ))) # (!\r2[26]~reg0_q  & (\r1[26]~reg0_Duplicate_1_q  & !\my_alu|Add0~51 )))

	.dataa(\r2[26]~reg0_q ),
	.datab(\r1[26]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~51 ),
	.combout(\my_alu|Add0~52_combout ),
	.cout(\my_alu|Add0~53 ));
// synopsys translate_off
defparam \my_alu|Add0~52 .lut_mask = 16'h698E;
defparam \my_alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N20
cycloneive_lcell_comb \my_alu|Add1~52 (
// Equation(s):
// \my_alu|Add1~52_combout  = ((\r2[26]~reg0_q  $ (\r1[26]~reg0_Duplicate_1_q  $ (\my_alu|Add1~51 )))) # (GND)
// \my_alu|Add1~53  = CARRY((\r2[26]~reg0_q  & (\r1[26]~reg0_Duplicate_1_q  & !\my_alu|Add1~51 )) # (!\r2[26]~reg0_q  & ((\r1[26]~reg0_Duplicate_1_q ) # (!\my_alu|Add1~51 ))))

	.dataa(\r2[26]~reg0_q ),
	.datab(\r1[26]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~51 ),
	.combout(\my_alu|Add1~52_combout ),
	.cout(\my_alu|Add1~53 ));
// synopsys translate_off
defparam \my_alu|Add1~52 .lut_mask = 16'h964D;
defparam \my_alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
cycloneive_lcell_comb \my_alu|Selector6~6 (
// Equation(s):
// \my_alu|Selector6~6_combout  = (\my_alu|Selector6~5_combout  & (((\my_alu|Add1~52_combout ) # (!\alu_control[1]~reg0_q )))) # (!\my_alu|Selector6~5_combout  & (\my_alu|Add0~52_combout  & (\alu_control[1]~reg0_q )))

	.dataa(\my_alu|Selector6~5_combout ),
	.datab(\my_alu|Add0~52_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~6 .lut_mask = 16'hEA4A;
defparam \my_alu|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
cycloneive_lcell_comb \my_alu|Selector6~7 (
// Equation(s):
// \my_alu|Selector6~7_combout  = (\my_alu|Selector12~2_combout  & (\my_alu|result~26_combout  & ((\my_alu|Selector12~1_combout )))) # (!\my_alu|Selector12~2_combout  & (((\my_alu|Selector6~6_combout ) # (!\my_alu|Selector12~1_combout ))))

	.dataa(\my_alu|Selector12~2_combout ),
	.datab(\my_alu|result~26_combout ),
	.datac(\my_alu|Selector6~6_combout ),
	.datad(\my_alu|Selector12~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~7 .lut_mask = 16'hD855;
defparam \my_alu|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N12
cycloneive_lcell_comb \my_alu|SRL_4~2 (
// Equation(s):
// \my_alu|SRL_4~2_combout  = (\r2[1]~reg0_q  & (((\r1[31]~reg0_Duplicate_1_q )))) # (!\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & ((\r1[31]~reg0_Duplicate_1_q ))) # (!\r2[0]~reg0_q  & (\r1[30]~reg0_Duplicate_1_q ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[30]~reg0_Duplicate_1_q ),
	.datac(\r2[0]~reg0_q ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~2 .lut_mask = 16'hFE04;
defparam \my_alu|SRL_4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N30
cycloneive_lcell_comb \my_alu|SRL_2~29 (
// Equation(s):
// \my_alu|SRL_2~29_combout  = (\r2[1]~reg0_q  & ((\r1[28]~reg0_Duplicate_1_q ))) # (!\r2[1]~reg0_q  & (\r1[26]~reg0_Duplicate_1_q ))

	.dataa(\r1[26]~reg0_Duplicate_1_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(gnd),
	.datad(\r1[28]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~29 .lut_mask = 16'hEE22;
defparam \my_alu|SRL_2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N22
cycloneive_lcell_comb \my_alu|SRL_2~32 (
// Equation(s):
// \my_alu|SRL_2~32_combout  = (\r2[0]~reg0_q  & ((\r2[1]~reg0_q  & ((\r1[29]~reg0_Duplicate_1_q ))) # (!\r2[1]~reg0_q  & (\r1[27]~reg0_Duplicate_1_q ))))

	.dataa(\r1[27]~reg0_Duplicate_1_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[29]~reg0_Duplicate_1_q ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~32 .lut_mask = 16'hE200;
defparam \my_alu|SRL_2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
cycloneive_lcell_comb \my_alu|SRL_2~33 (
// Equation(s):
// \my_alu|SRL_2~33_combout  = (\my_alu|SRL_2~32_combout ) # ((\my_alu|SRL_2~29_combout  & !\r2[0]~reg0_q ))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~29_combout ),
	.datac(\my_alu|SRL_2~32_combout ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~33 .lut_mask = 16'hF0FC;
defparam \my_alu|SRL_2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
cycloneive_lcell_comb \my_alu|SRL_4~3 (
// Equation(s):
// \my_alu|SRL_4~3_combout  = (\r2[2]~reg0_q  & (\my_alu|SRL_4~2_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SRL_2~33_combout )))

	.dataa(\my_alu|SRL_4~2_combout ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SRL_4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~3 .lut_mask = 16'hB8B8;
defparam \my_alu|SRL_4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneive_lcell_comb \my_alu|SRL_8~55 (
// Equation(s):
// \my_alu|SRL_8~55_combout  = (\r2[3]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q )) # (!\r2[3]~reg0_q  & ((\my_alu|SRL_4~3_combout )))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\my_alu|SRL_4~3_combout ),
	.datac(gnd),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~55 .lut_mask = 16'hAACC;
defparam \my_alu|SRL_8~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneive_lcell_comb \my_alu|Selector6~8 (
// Equation(s):
// \my_alu|Selector6~8_combout  = (\my_alu|Selector6~7_combout  & (((\my_alu|SRL_8~55_combout )) # (!\my_alu|Selector12~0_combout ))) # (!\my_alu|Selector6~7_combout  & (\my_alu|Selector12~0_combout  & ((\r1[31]~reg0_Duplicate_1_q ))))

	.dataa(\my_alu|Selector6~7_combout ),
	.datab(\my_alu|Selector12~0_combout ),
	.datac(\my_alu|SRL_8~55_combout ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~8 .lut_mask = 16'hE6A2;
defparam \my_alu|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
cycloneive_lcell_comb \my_alu|Add2~28 (
// Equation(s):
// \my_alu|Add2~28_combout  = ((\r1[26]~reg0_Duplicate_1_q  $ (\r2[14]~reg0_q  $ (!\my_alu|Add2~27 )))) # (GND)
// \my_alu|Add2~29  = CARRY((\r1[26]~reg0_Duplicate_1_q  & ((\r2[14]~reg0_q ) # (!\my_alu|Add2~27 ))) # (!\r1[26]~reg0_Duplicate_1_q  & (\r2[14]~reg0_q  & !\my_alu|Add2~27 )))

	.dataa(\r1[26]~reg0_Duplicate_1_q ),
	.datab(\r2[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~27 ),
	.combout(\my_alu|Add2~28_combout ),
	.cout(\my_alu|Add2~29 ));
// synopsys translate_off
defparam \my_alu|Add2~28 .lut_mask = 16'h698E;
defparam \my_alu|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N6
cycloneive_lcell_comb \my_alu|SLL_2~33 (
// Equation(s):
// \my_alu|SLL_2~33_combout  = (\r2[1]~reg0_q  & (\r1[16]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[18]~reg0_Duplicate_1_q )))

	.dataa(\r1[16]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(\r1[18]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~33 .lut_mask = 16'hAAF0;
defparam \my_alu|SLL_2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N0
cycloneive_lcell_comb \my_alu|SLL_2~34 (
// Equation(s):
// \my_alu|SLL_2~34_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~30_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~33_combout )))

	.dataa(\my_alu|SLL_2~30_combout ),
	.datab(gnd),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SLL_2~33_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~34 .lut_mask = 16'hAFA0;
defparam \my_alu|SLL_2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \my_alu|SLL_4~13 (
// Equation(s):
// \my_alu|SLL_4~13_combout  = (\r2[2]~reg0_q  & ((\my_alu|SLL_2~32_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~34_combout ))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_2~34_combout ),
	.datac(gnd),
	.datad(\my_alu|SLL_2~32_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~13 .lut_mask = 16'hEE44;
defparam \my_alu|SLL_4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N6
cycloneive_lcell_comb \my_alu|SLL_2~0 (
// Equation(s):
// \my_alu|SLL_2~0_combout  = (!\r2[0]~reg0_q  & ((\r2[1]~reg0_q  & (\r1[0]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[2]~reg0_Duplicate_2_q )))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[0]~reg0_Duplicate_2_q ),
	.datac(\r1[2]~reg0_Duplicate_2_q ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~0 .lut_mask = 16'h00D8;
defparam \my_alu|SLL_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N24
cycloneive_lcell_comb \my_alu|SLL_2~1 (
// Equation(s):
// \my_alu|SLL_2~1_combout  = (\my_alu|SLL_2~0_combout ) # ((\r2[0]~reg0_q  & (\r1[1]~reg0_Duplicate_2_q  & !\r2[1]~reg0_q )))

	.dataa(\r2[0]~reg0_q ),
	.datab(\r1[1]~reg0_Duplicate_2_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\my_alu|SLL_2~0_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~1 .lut_mask = 16'hFF08;
defparam \my_alu|SLL_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \my_alu|SLL_8~12 (
// Equation(s):
// \my_alu|SLL_8~12_combout  = (\r2[3]~reg0_q  & (!\r2[2]~reg0_q  & (\my_alu|SLL_2~1_combout ))) # (!\r2[3]~reg0_q  & (((\my_alu|SLL_4~4_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SLL_2~1_combout ),
	.datad(\my_alu|SLL_4~4_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~12 .lut_mask = 16'h7340;
defparam \my_alu|SLL_8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N20
cycloneive_lcell_comb \my_alu|SLL_2~49 (
// Equation(s):
// \my_alu|SLL_2~49_combout  = (\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & (\r1[23]~reg0_Duplicate_1_q )) # (!\r2[0]~reg0_q  & ((\r1[24]~reg0_Duplicate_1_q )))))

	.dataa(\r2[0]~reg0_q ),
	.datab(\r1[23]~reg0_Duplicate_1_q ),
	.datac(\r1[24]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~49 .lut_mask = 16'hD800;
defparam \my_alu|SLL_2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N0
cycloneive_lcell_comb \my_alu|SLL_2~50 (
// Equation(s):
// \my_alu|SLL_2~50_combout  = (\my_alu|SLL_2~49_combout ) # ((!\r2[1]~reg0_q  & \my_alu|SLL_1~1_combout ))

	.dataa(gnd),
	.datab(\r2[1]~reg0_q ),
	.datac(\my_alu|SLL_1~1_combout ),
	.datad(\my_alu|SLL_2~49_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~50 .lut_mask = 16'hFF30;
defparam \my_alu|SLL_2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N20
cycloneive_lcell_comb \my_alu|SLL_2~42 (
// Equation(s):
// \my_alu|SLL_2~42_combout  = (\r2[0]~reg0_q  & ((\my_alu|SLL_2~39_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~41_combout ))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~41_combout ),
	.datad(\my_alu|SLL_2~39_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~42 .lut_mask = 16'hFA50;
defparam \my_alu|SLL_2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \my_alu|Selector6~0 (
// Equation(s):
// \my_alu|Selector6~0_combout  = (\my_alu|Selector7~0_combout  & (!\my_alu|Selector7~1_combout )) # (!\my_alu|Selector7~0_combout  & ((\my_alu|Selector7~1_combout  & ((\my_alu|SLL_2~42_combout ))) # (!\my_alu|Selector7~1_combout  & (\my_alu|SLL_2~50_combout 
// ))))

	.dataa(\my_alu|Selector7~0_combout ),
	.datab(\my_alu|Selector7~1_combout ),
	.datac(\my_alu|SLL_2~50_combout ),
	.datad(\my_alu|SLL_2~42_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~0 .lut_mask = 16'h7632;
defparam \my_alu|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \my_alu|Selector6~1 (
// Equation(s):
// \my_alu|Selector6~1_combout  = (\my_alu|Selector6~0_combout  & ((\my_alu|SLL_4~13_combout ) # ((!\my_alu|Selector7~0_combout )))) # (!\my_alu|Selector6~0_combout  & (((\my_alu|SLL_8~12_combout  & \my_alu|Selector7~0_combout ))))

	.dataa(\my_alu|SLL_4~13_combout ),
	.datab(\my_alu|SLL_8~12_combout ),
	.datac(\my_alu|Selector6~0_combout ),
	.datad(\my_alu|Selector7~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~1 .lut_mask = 16'hACF0;
defparam \my_alu|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneive_lcell_comb \my_alu|SRL_8~43 (
// Equation(s):
// \my_alu|SRL_8~43_combout  = (\r2[2]~reg0_q  & (((!\r2[1]~reg0_q  & \my_alu|SRL_1~0_combout )))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~33_combout ))

	.dataa(\my_alu|SRL_2~33_combout ),
	.datab(\r2[1]~reg0_q ),
	.datac(\my_alu|SRL_1~0_combout ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~43 .lut_mask = 16'h30AA;
defparam \my_alu|SRL_8~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneive_lcell_comb \my_alu|SRL_8~44 (
// Equation(s):
// \my_alu|SRL_8~44_combout  = (!\r2[3]~reg0_q  & \my_alu|SRL_8~43_combout )

	.dataa(\r2[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_alu|SRL_8~43_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~44 .lut_mask = 16'h5500;
defparam \my_alu|SRL_8~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneive_lcell_comb \my_alu|Selector6~2 (
// Equation(s):
// \my_alu|Selector6~2_combout  = (\alu_control[0]~reg0_q  & (((!\my_alu|SRL_8~44_combout ) # (!\my_alu|Selector7~2_combout )))) # (!\alu_control[0]~reg0_q  & (!\my_alu|Selector6~1_combout  & (\my_alu|Selector7~2_combout )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\my_alu|Selector6~1_combout ),
	.datac(\my_alu|Selector7~2_combout ),
	.datad(\my_alu|SRL_8~44_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~2 .lut_mask = 16'h1ABA;
defparam \my_alu|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~16 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~16_combout  = ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\my_alu|Mult0|auto_generated|op_2~15 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_2~17  = CARRY((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\my_alu|Mult0|auto_generated|op_2~15 ))) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT8  & 
// (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT8  & !\my_alu|Mult0|auto_generated|op_2~15 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~15 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~16_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~16_combout  = ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\my_alu|Mult0|auto_generated|op_2~16_combout  $ (!\my_alu|Mult0|auto_generated|op_1~15 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_1~17  = CARRY((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\my_alu|Mult0|auto_generated|op_2~16_combout ) # (!\my_alu|Mult0|auto_generated|op_1~15 ))) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// (\my_alu|Mult0|auto_generated|op_2~16_combout  & !\my_alu|Mult0|auto_generated|op_1~15 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\my_alu|Mult0|auto_generated|op_2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~15 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~16_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneive_lcell_comb \my_alu|Selector6~3 (
// Equation(s):
// \my_alu|Selector6~3_combout  = (\my_alu|Selector6~2_combout  & (!\alu_control[1]~reg0_q  & (\my_alu|Mult0|auto_generated|op_1~16_combout ))) # (!\my_alu|Selector6~2_combout  & ((\alu_control[1]~reg0_q ) # ((\r2[14]~reg0_q ))))

	.dataa(\my_alu|Selector6~2_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Mult0|auto_generated|op_1~16_combout ),
	.datad(\r2[14]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~3 .lut_mask = 16'h7564;
defparam \my_alu|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneive_lcell_comb \my_alu|Selector6~4 (
// Equation(s):
// \my_alu|Selector6~4_combout  = (!\alu_control[3]~reg0_q  & ((\alu_control[2]~reg0_q  & ((\my_alu|Selector6~3_combout ))) # (!\alu_control[2]~reg0_q  & (\my_alu|Add2~28_combout ))))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\alu_control[2]~reg0_q ),
	.datac(\my_alu|Add2~28_combout ),
	.datad(\my_alu|Selector6~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~4 .lut_mask = 16'h5410;
defparam \my_alu|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneive_lcell_comb \my_alu|Selector6~9 (
// Equation(s):
// \my_alu|Selector6~9_combout  = (\my_alu|Selector6~4_combout ) # ((\my_alu|Selector5~0_combout  & \my_alu|Selector6~8_combout ))

	.dataa(\my_alu|Selector5~0_combout ),
	.datab(\my_alu|Selector6~8_combout ),
	.datac(\my_alu|Selector6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector6~9 .lut_mask = 16'hF8F8;
defparam \my_alu|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneive_lcell_comb \my_alu|result[26] (
// Equation(s):
// \my_alu|result [26] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [26]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector6~9_combout ))

	.dataa(\my_alu|Selector6~9_combout ),
	.datab(\my_alu|result [26]),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [26]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[26] .lut_mask = 16'hCCAA;
defparam \my_alu|result[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\my_alu|result [26]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [26]),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hFF0F;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N31
dffeas \wd[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[26]~reg0 .is_wysiwyg = "true";
defparam \wd[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \register|reg_storage[666]~feeder (
// Equation(s):
// \register|reg_storage[666]~feeder_combout  = \wd[26]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[26]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[666]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[666]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[666]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N23
dffeas \register|reg_storage[666] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[666]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [666]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[666] .is_wysiwyg = "true";
defparam \register|reg_storage[666] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \register|Mux5~0 (
// Equation(s):
// \register|Mux5~0_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [698]) # (\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [666] & ((!\rr1[1]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [666]),
	.datac(\register|reg_storage [698]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~0 .lut_mask = 16'hAAE4;
defparam \register|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneive_lcell_comb \register|Mux5~1 (
// Equation(s):
// \register|Mux5~1_combout  = (\register|Mux5~0_combout  & ((\register|reg_storage [762]) # ((!\rr1[1]~reg0_q )))) # (!\register|Mux5~0_combout  & (((\register|reg_storage [730] & \rr1[1]~reg0_q ))))

	.dataa(\register|Mux5~0_combout ),
	.datab(\register|reg_storage [762]),
	.datac(\register|reg_storage [730]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~1 .lut_mask = 16'hD8AA;
defparam \register|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N12
cycloneive_lcell_comb \register|Mux2~2 (
// Equation(s):
// \register|Mux2~2_combout  = (\rr1[1]~reg0_q ) # (!\rr1[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr1[1]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~2 .lut_mask = 16'hF0FF;
defparam \register|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneive_lcell_comb \register|Mux2~3 (
// Equation(s):
// \register|Mux2~3_combout  = ((\rr1[0]~reg0_q  & \rr1[1]~reg0_q )) # (!\rr1[2]~reg0_q )

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(gnd),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~3 .lut_mask = 16'hDD55;
defparam \register|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneive_lcell_comb \register|Mux2~4 (
// Equation(s):
// \register|Mux2~4_combout  = (\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q ) # (\rr1[1]~reg0_q )))

	.dataa(gnd),
	.datab(\rr1[0]~reg0_q ),
	.datac(\rr1[2]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~4 .lut_mask = 16'hF0C0;
defparam \register|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneive_lcell_comb \register|Mux5~15 (
// Equation(s):
// \register|Mux5~15_combout  = (\rr1[1]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [826])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [794])))))

	.dataa(\register|reg_storage [826]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [794]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~15 .lut_mask = 16'hEE30;
defparam \register|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneive_lcell_comb \register|Mux5~16 (
// Equation(s):
// \register|Mux5~16_combout  = (\rr1[1]~reg0_q  & ((\register|Mux5~15_combout  & ((\register|reg_storage [890]))) # (!\register|Mux5~15_combout  & (\register|reg_storage [858])))) # (!\rr1[1]~reg0_q  & (((\register|Mux5~15_combout ))))

	.dataa(\register|reg_storage [858]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [890]),
	.datad(\register|Mux5~15_combout ),
	.cin(gnd),
	.combout(\register|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~16 .lut_mask = 16'hF388;
defparam \register|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneive_lcell_comb \register|Mux5~17 (
// Equation(s):
// \register|Mux5~17_combout  = (\register|Mux2~3_combout  & ((\register|Mux2~4_combout  & (\register|reg_storage [1018])) # (!\register|Mux2~4_combout  & ((\register|Mux5~16_combout ))))) # (!\register|Mux2~3_combout  & (!\register|Mux2~4_combout ))

	.dataa(\register|Mux2~3_combout ),
	.datab(\register|Mux2~4_combout ),
	.datac(\register|reg_storage [1018]),
	.datad(\register|Mux5~16_combout ),
	.cin(gnd),
	.combout(\register|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~17 .lut_mask = 16'hB391;
defparam \register|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneive_lcell_comb \register|Mux5~18 (
// Equation(s):
// \register|Mux5~18_combout  = (\register|Mux2~2_combout  & (((\register|Mux5~17_combout )))) # (!\register|Mux2~2_combout  & ((\register|Mux5~17_combout  & (\register|reg_storage [922])) # (!\register|Mux5~17_combout  & ((\register|reg_storage [954])))))

	.dataa(\register|reg_storage [922]),
	.datab(\register|Mux2~2_combout ),
	.datac(\register|reg_storage [954]),
	.datad(\register|Mux5~17_combout ),
	.cin(gnd),
	.combout(\register|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~18 .lut_mask = 16'hEE30;
defparam \register|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N10
cycloneive_lcell_comb \register|Mux5~9 (
// Equation(s):
// \register|Mux5~9_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [250])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [122])))))

	.dataa(\register|reg_storage [250]),
	.datab(\register|reg_storage [122]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~9 .lut_mask = 16'hFA0C;
defparam \register|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
cycloneive_lcell_comb \register|Mux5~10 (
// Equation(s):
// \register|Mux5~10_combout  = (\rr1[3]~reg0_q  & ((\register|Mux5~9_combout  & ((\register|reg_storage [506]))) # (!\register|Mux5~9_combout  & (\register|reg_storage [378])))) # (!\rr1[3]~reg0_q  & (((\register|Mux5~9_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [378]),
	.datac(\register|reg_storage [506]),
	.datad(\register|Mux5~9_combout ),
	.cin(gnd),
	.combout(\register|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~10 .lut_mask = 16'hF588;
defparam \register|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N4
cycloneive_lcell_comb \register|Mux5~4 (
// Equation(s):
// \register|Mux5~4_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [314]) # ((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [58] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [314]),
	.datac(\register|reg_storage [58]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~4 .lut_mask = 16'hAAD8;
defparam \register|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N30
cycloneive_lcell_comb \register|Mux5~5 (
// Equation(s):
// \register|Mux5~5_combout  = (\register|Mux5~4_combout  & (((\register|reg_storage [442]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux5~4_combout  & (\register|reg_storage [186] & ((\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [186]),
	.datab(\register|Mux5~4_combout ),
	.datac(\register|reg_storage [442]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~5 .lut_mask = 16'hE2CC;
defparam \register|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneive_lcell_comb \register|Mux5~6 (
// Equation(s):
// \register|Mux5~6_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [154]) # ((\rr1[3]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|reg_storage [26] & !\rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [154]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [26]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~6 .lut_mask = 16'hCCB8;
defparam \register|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N28
cycloneive_lcell_comb \register|Mux5~7 (
// Equation(s):
// \register|Mux5~7_combout  = (\rr1[3]~reg0_q  & ((\register|Mux5~6_combout  & ((\register|reg_storage [410]))) # (!\register|Mux5~6_combout  & (\register|reg_storage [282])))) # (!\rr1[3]~reg0_q  & (((\register|Mux5~6_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [282]),
	.datac(\register|reg_storage [410]),
	.datad(\register|Mux5~6_combout ),
	.cin(gnd),
	.combout(\register|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~7 .lut_mask = 16'hF588;
defparam \register|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N22
cycloneive_lcell_comb \register|Mux5~8 (
// Equation(s):
// \register|Mux5~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux5~5_combout ) # ((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((!\rr1[1]~reg0_q  & \register|Mux5~7_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux5~5_combout ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux5~7_combout ),
	.cin(gnd),
	.combout(\register|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~8 .lut_mask = 16'hADA8;
defparam \register|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
cycloneive_lcell_comb \register|Mux5~2 (
// Equation(s):
// \register|Mux5~2_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [218])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [90])))))

	.dataa(\register|reg_storage [218]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [90]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~2 .lut_mask = 16'hEE30;
defparam \register|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneive_lcell_comb \register|Mux5~3 (
// Equation(s):
// \register|Mux5~3_combout  = (\rr1[3]~reg0_q  & ((\register|Mux5~2_combout  & ((\register|reg_storage [474]))) # (!\register|Mux5~2_combout  & (\register|reg_storage [346])))) # (!\rr1[3]~reg0_q  & (((\register|Mux5~2_combout ))))

	.dataa(\register|reg_storage [346]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [474]),
	.datad(\register|Mux5~2_combout ),
	.cin(gnd),
	.combout(\register|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~3 .lut_mask = 16'hF388;
defparam \register|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N8
cycloneive_lcell_comb \register|Mux5~11 (
// Equation(s):
// \register|Mux5~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux5~8_combout  & (\register|Mux5~10_combout )) # (!\register|Mux5~8_combout  & ((\register|Mux5~3_combout ))))) # (!\rr1[1]~reg0_q  & (((\register|Mux5~8_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux5~10_combout ),
	.datac(\register|Mux5~8_combout ),
	.datad(\register|Mux5~3_combout ),
	.cin(gnd),
	.combout(\register|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~11 .lut_mask = 16'hDAD0;
defparam \register|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \register|Mux5~12 (
// Equation(s):
// \register|Mux5~12_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [602]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [538]))))

	.dataa(\register|reg_storage [538]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [602]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~12 .lut_mask = 16'hFC22;
defparam \register|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cycloneive_lcell_comb \register|Mux5~13 (
// Equation(s):
// \register|Mux5~13_combout  = (\rr1[0]~reg0_q  & ((\register|Mux5~12_combout  & ((\register|reg_storage [634]))) # (!\register|Mux5~12_combout  & (\register|reg_storage [570])))) # (!\rr1[0]~reg0_q  & (((\register|Mux5~12_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [570]),
	.datac(\register|reg_storage [634]),
	.datad(\register|Mux5~12_combout ),
	.cin(gnd),
	.combout(\register|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~13 .lut_mask = 16'hF588;
defparam \register|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N6
cycloneive_lcell_comb \register|Mux5~14 (
// Equation(s):
// \register|Mux5~14_combout  = (\register|Mux2~0_combout  & (\register|Mux2~1_combout )) # (!\register|Mux2~0_combout  & ((\register|Mux2~1_combout  & (\register|Mux5~11_combout )) # (!\register|Mux2~1_combout  & ((\register|Mux5~13_combout )))))

	.dataa(\register|Mux2~0_combout ),
	.datab(\register|Mux2~1_combout ),
	.datac(\register|Mux5~11_combout ),
	.datad(\register|Mux5~13_combout ),
	.cin(gnd),
	.combout(\register|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~14 .lut_mask = 16'hD9C8;
defparam \register|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N18
cycloneive_lcell_comb \register|Mux5~19 (
// Equation(s):
// \register|Mux5~19_combout  = (\register|Mux2~0_combout  & ((\register|Mux5~14_combout  & ((\register|Mux5~18_combout ))) # (!\register|Mux5~14_combout  & (\register|Mux5~1_combout )))) # (!\register|Mux2~0_combout  & (((\register|Mux5~14_combout ))))

	.dataa(\register|Mux2~0_combout ),
	.datab(\register|Mux5~1_combout ),
	.datac(\register|Mux5~18_combout ),
	.datad(\register|Mux5~14_combout ),
	.cin(gnd),
	.combout(\register|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux5~19 .lut_mask = 16'hF588;
defparam \register|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N26
cycloneive_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = (\S[1]~reg0_q  & \register|Mux5~19_combout )

	.dataa(\S[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\register|Mux5~19_combout ),
	.cin(gnd),
	.combout(\Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = 16'hAA00;
defparam \Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N27
dffeas \r1[26]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector101~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[26]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[26]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[26]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N22
cycloneive_lcell_comb \my_alu|SLL_1~1 (
// Equation(s):
// \my_alu|SLL_1~1_combout  = (\r2[0]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q ))) # (!\r2[0]~reg0_q  & (\r1[26]~reg0_Duplicate_1_q ))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\r1[26]~reg0_Duplicate_1_q ),
	.datad(\r1[25]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_1~1 .lut_mask = 16'hFA50;
defparam \my_alu|SLL_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \my_alu|Selector4~5 (
// Equation(s):
// \my_alu|Selector4~5_combout  = (\my_alu|Selector30~6_combout  & ((\my_alu|Selector4~4_combout  & ((\my_alu|SLL_1~1_combout ))) # (!\my_alu|Selector4~4_combout  & (\my_alu|SLL_4~15_combout )))) # (!\my_alu|Selector30~6_combout  & 
// (((\my_alu|Selector4~4_combout ))))

	.dataa(\my_alu|SLL_4~15_combout ),
	.datab(\my_alu|Selector30~6_combout ),
	.datac(\my_alu|Selector4~4_combout ),
	.datad(\my_alu|SLL_1~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~5 .lut_mask = 16'hF838;
defparam \my_alu|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N28
cycloneive_lcell_comb \my_alu|SRL_2~0 (
// Equation(s):
// \my_alu|SRL_2~0_combout  = (!\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & ((\r1[29]~reg0_Duplicate_1_q ))) # (!\r2[0]~reg0_q  & (\r1[28]~reg0_Duplicate_1_q ))))

	.dataa(\r1[28]~reg0_Duplicate_1_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[29]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~0 .lut_mask = 16'h00E2;
defparam \my_alu|SRL_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N6
cycloneive_lcell_comb \my_alu|SRL_8~47 (
// Equation(s):
// \my_alu|SRL_8~47_combout  = (!\my_alu|SLL_8~2_combout  & ((\my_alu|SRL_2~0_combout ) # ((\r2[1]~reg0_q  & \my_alu|SRL_1~0_combout ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\my_alu|SLL_8~2_combout ),
	.datac(\my_alu|SRL_1~0_combout ),
	.datad(\my_alu|SRL_2~0_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~47 .lut_mask = 16'h3320;
defparam \my_alu|SRL_8~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneive_lcell_comb \my_alu|Selector4~1 (
// Equation(s):
// \my_alu|Selector4~1_combout  = ((!\r2[4]~reg0_q  & \alu_control[0]~reg0_q )) # (!\alu_control[1]~reg0_q )

	.dataa(\r2[4]~reg0_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(gnd),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~1 .lut_mask = 16'h44FF;
defparam \my_alu|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneive_lcell_comb \my_alu|Selector4~2 (
// Equation(s):
// \my_alu|Selector4~2_combout  = ((\r2[4]~reg0_q  & !\alu_control[0]~reg0_q )) # (!\alu_control[1]~reg0_q )

	.dataa(\r2[4]~reg0_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(gnd),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~2 .lut_mask = 16'h22FF;
defparam \my_alu|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~18 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~18_combout  = (\my_alu|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT9  & (\my_alu|Mult0|auto_generated|op_2~17  & VCC)) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\my_alu|Mult0|auto_generated|op_2~17 )))) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\my_alu|Mult0|auto_generated|op_2~17 )) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\my_alu|Mult0|auto_generated|op_2~17 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_2~19  = CARRY((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT9  & !\my_alu|Mult0|auto_generated|op_2~17 )) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// ((!\my_alu|Mult0|auto_generated|op_2~17 ) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~17 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~18_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~18 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~20 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~20_combout  = ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\my_alu|Mult0|auto_generated|op_2~19 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_2~21  = CARRY((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\my_alu|Mult0|auto_generated|op_2~19 ))) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT10  & 
// (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT10  & !\my_alu|Mult0|auto_generated|op_2~19 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~19 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~20_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~20 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~18_combout  = (\my_alu|Mult0|auto_generated|op_2~18_combout  & ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT27  & (\my_alu|Mult0|auto_generated|op_1~17  & VCC)) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// (!\my_alu|Mult0|auto_generated|op_1~17 )))) # (!\my_alu|Mult0|auto_generated|op_2~18_combout  & ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\my_alu|Mult0|auto_generated|op_1~17 )) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((\my_alu|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_1~19  = CARRY((\my_alu|Mult0|auto_generated|op_2~18_combout  & (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT27  & !\my_alu|Mult0|auto_generated|op_1~17 )) # (!\my_alu|Mult0|auto_generated|op_2~18_combout  & 
// ((!\my_alu|Mult0|auto_generated|op_1~17 ) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\my_alu|Mult0|auto_generated|op_2~18_combout ),
	.datab(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~17 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~18_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~20_combout  = ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\my_alu|Mult0|auto_generated|op_2~20_combout  $ (!\my_alu|Mult0|auto_generated|op_1~19 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_1~21  = CARRY((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\my_alu|Mult0|auto_generated|op_2~20_combout ) # (!\my_alu|Mult0|auto_generated|op_1~19 ))) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (\my_alu|Mult0|auto_generated|op_2~20_combout  & !\my_alu|Mult0|auto_generated|op_1~19 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\my_alu|Mult0|auto_generated|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~19 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~20_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneive_lcell_comb \my_alu|Selector4~3 (
// Equation(s):
// \my_alu|Selector4~3_combout  = (\my_alu|Selector4~1_combout  & ((\my_alu|Selector4~2_combout  & ((\my_alu|Mult0|auto_generated|op_1~20_combout ))) # (!\my_alu|Selector4~2_combout  & (\my_alu|SRL_8~47_combout )))) # (!\my_alu|Selector4~1_combout  & 
// (((\my_alu|Selector4~2_combout ))))

	.dataa(\my_alu|SRL_8~47_combout ),
	.datab(\my_alu|Selector4~1_combout ),
	.datac(\my_alu|Selector4~2_combout ),
	.datad(\my_alu|Mult0|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~3 .lut_mask = 16'hF838;
defparam \my_alu|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N14
cycloneive_lcell_comb \my_alu|SLL_2~22 (
// Equation(s):
// \my_alu|SLL_2~22_combout  = (\r2[0]~reg0_q  & ((\my_alu|SLL_2~19_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~21_combout ))

	.dataa(gnd),
	.datab(\my_alu|SLL_2~21_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SLL_2~19_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~22 .lut_mask = 16'hFC0C;
defparam \my_alu|SLL_2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N16
cycloneive_lcell_comb \my_alu|SLL_2~10 (
// Equation(s):
// \my_alu|SLL_2~10_combout  = (\r2[1]~reg0_q  & ((\r1[5]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[7]~reg0_Duplicate_2_q ))

	.dataa(\r1[7]~reg0_Duplicate_2_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[5]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SLL_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~10 .lut_mask = 16'hE2E2;
defparam \my_alu|SLL_2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N22
cycloneive_lcell_comb \my_alu|SLL_2~13 (
// Equation(s):
// \my_alu|SLL_2~13_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~10_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~12_combout )))

	.dataa(gnd),
	.datab(\my_alu|SLL_2~10_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SLL_2~12_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~13 .lut_mask = 16'hCFC0;
defparam \my_alu|SLL_2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
cycloneive_lcell_comb \my_alu|SLL_4~6 (
// Equation(s):
// \my_alu|SLL_4~6_combout  = (\r2[2]~reg0_q  & ((\my_alu|SLL_2~13_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~22_combout ))

	.dataa(gnd),
	.datab(\my_alu|SLL_2~22_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SLL_2~13_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~6 .lut_mask = 16'hFC0C;
defparam \my_alu|SLL_4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N18
cycloneive_lcell_comb \my_alu|SLL_2~3 (
// Equation(s):
// \my_alu|SLL_2~3_combout  = (\r2[0]~reg0_q  & ((\r2[1]~reg0_q  & (\r1[1]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q )))))

	.dataa(\r2[0]~reg0_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[1]~reg0_Duplicate_2_q ),
	.datad(\r1[3]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~3 .lut_mask = 16'hA280;
defparam \my_alu|SLL_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N30
cycloneive_lcell_comb \my_alu|SLL_4~1 (
// Equation(s):
// \my_alu|SLL_4~1_combout  = (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~3_combout ) # ((!\r2[0]~reg0_q  & \my_alu|SLL_2~4_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\my_alu|SLL_2~4_combout ),
	.datad(\my_alu|SLL_2~3_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~1 .lut_mask = 16'h5510;
defparam \my_alu|SLL_4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N2
cycloneive_lcell_comb \my_alu|SLL_4~2 (
// Equation(s):
// \my_alu|SLL_4~2_combout  = (\r2[2]~reg0_q  & (\r1[0]~reg0_Duplicate_2_q  & (!\r2[0]~reg0_q  & !\r2[1]~reg0_q )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r1[0]~reg0_Duplicate_2_q ),
	.datac(\r2[0]~reg0_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~2 .lut_mask = 16'h0008;
defparam \my_alu|SLL_4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N14
cycloneive_lcell_comb \my_alu|SLL_8~14 (
// Equation(s):
// \my_alu|SLL_8~14_combout  = (\r2[3]~reg0_q  & (((\my_alu|SLL_4~1_combout ) # (\my_alu|SLL_4~2_combout )))) # (!\r2[3]~reg0_q  & (\my_alu|SLL_4~6_combout ))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SLL_4~6_combout ),
	.datac(\my_alu|SLL_4~1_combout ),
	.datad(\my_alu|SLL_4~2_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~14 .lut_mask = 16'hEEE4;
defparam \my_alu|SLL_8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneive_lcell_comb \my_alu|Selector4~0 (
// Equation(s):
// \my_alu|Selector4~0_combout  = (!\alu_control[0]~reg0_q  & \alu_control[1]~reg0_q )

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(gnd),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~0 .lut_mask = 16'h3300;
defparam \my_alu|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneive_lcell_comb \my_alu|Selector4~6 (
// Equation(s):
// \my_alu|Selector4~6_combout  = (\my_alu|Selector4~3_combout  & (((\my_alu|SLL_8~14_combout ) # (!\my_alu|Selector4~0_combout )))) # (!\my_alu|Selector4~3_combout  & (\my_alu|Selector4~5_combout  & ((\my_alu|Selector4~0_combout ))))

	.dataa(\my_alu|Selector4~5_combout ),
	.datab(\my_alu|Selector4~3_combout ),
	.datac(\my_alu|SLL_8~14_combout ),
	.datad(\my_alu|Selector4~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~6 .lut_mask = 16'hE2CC;
defparam \my_alu|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N10
cycloneive_lcell_comb \my_alu|Add2~30 (
// Equation(s):
// \my_alu|Add2~30_combout  = (\r1[27]~reg0_Duplicate_1_q  & ((\r2[15]~reg0_q  & (\my_alu|Add2~29  & VCC)) # (!\r2[15]~reg0_q  & (!\my_alu|Add2~29 )))) # (!\r1[27]~reg0_Duplicate_1_q  & ((\r2[15]~reg0_q  & (!\my_alu|Add2~29 )) # (!\r2[15]~reg0_q  & 
// ((\my_alu|Add2~29 ) # (GND)))))
// \my_alu|Add2~31  = CARRY((\r1[27]~reg0_Duplicate_1_q  & (!\r2[15]~reg0_q  & !\my_alu|Add2~29 )) # (!\r1[27]~reg0_Duplicate_1_q  & ((!\my_alu|Add2~29 ) # (!\r2[15]~reg0_q ))))

	.dataa(\r1[27]~reg0_Duplicate_1_q ),
	.datab(\r2[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~29 ),
	.combout(\my_alu|Add2~30_combout ),
	.cout(\my_alu|Add2~31 ));
// synopsys translate_off
defparam \my_alu|Add2~30 .lut_mask = 16'h9617;
defparam \my_alu|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
cycloneive_lcell_comb \my_alu|Add2~32 (
// Equation(s):
// \my_alu|Add2~32_combout  = ((\r1[28]~reg0_Duplicate_1_q  $ (\r2[16]~reg0_q  $ (!\my_alu|Add2~31 )))) # (GND)
// \my_alu|Add2~33  = CARRY((\r1[28]~reg0_Duplicate_1_q  & ((\r2[16]~reg0_q ) # (!\my_alu|Add2~31 ))) # (!\r1[28]~reg0_Duplicate_1_q  & (\r2[16]~reg0_q  & !\my_alu|Add2~31 )))

	.dataa(\r1[28]~reg0_Duplicate_1_q ),
	.datab(\r2[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~31 ),
	.combout(\my_alu|Add2~32_combout ),
	.cout(\my_alu|Add2~33 ));
// synopsys translate_off
defparam \my_alu|Add2~32 .lut_mask = 16'h698E;
defparam \my_alu|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \my_alu|Selector4~12 (
// Equation(s):
// \my_alu|Selector4~12_combout  = (\alu_control[3]~reg0_q  & ((\alu_control[1]~reg0_q ) # ((\alu_control[2]~reg0_q ) # (!\alu_control[0]~reg0_q )))) # (!\alu_control[3]~reg0_q  & (((!\alu_control[2]~reg0_q ))))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector4~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~12 .lut_mask = 16'hAADF;
defparam \my_alu|Selector4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \my_alu|Selector4~8 (
// Equation(s):
// \my_alu|Selector4~8_combout  = (\alu_control[0]~reg0_q  & (!\alu_control[1]~reg0_q  & (\r2[28]~reg0_q  & \r1[28]~reg0_Duplicate_1_q ))) # (!\alu_control[0]~reg0_q  & ((\alu_control[1]~reg0_q ) # ((\r2[28]~reg0_q ) # (\r1[28]~reg0_Duplicate_1_q ))))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\r2[28]~reg0_q ),
	.datad(\r1[28]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~8 .lut_mask = 16'h7554;
defparam \my_alu|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N22
cycloneive_lcell_comb \my_alu|Add1~54 (
// Equation(s):
// \my_alu|Add1~54_combout  = (\r2[27]~reg0_q  & ((\r1[27]~reg0_Duplicate_1_q  & (!\my_alu|Add1~53 )) # (!\r1[27]~reg0_Duplicate_1_q  & ((\my_alu|Add1~53 ) # (GND))))) # (!\r2[27]~reg0_q  & ((\r1[27]~reg0_Duplicate_1_q  & (\my_alu|Add1~53  & VCC)) # 
// (!\r1[27]~reg0_Duplicate_1_q  & (!\my_alu|Add1~53 ))))
// \my_alu|Add1~55  = CARRY((\r2[27]~reg0_q  & ((!\my_alu|Add1~53 ) # (!\r1[27]~reg0_Duplicate_1_q ))) # (!\r2[27]~reg0_q  & (!\r1[27]~reg0_Duplicate_1_q  & !\my_alu|Add1~53 )))

	.dataa(\r2[27]~reg0_q ),
	.datab(\r1[27]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~53 ),
	.combout(\my_alu|Add1~54_combout ),
	.cout(\my_alu|Add1~55 ));
// synopsys translate_off
defparam \my_alu|Add1~54 .lut_mask = 16'h692B;
defparam \my_alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N24
cycloneive_lcell_comb \my_alu|Add1~56 (
// Equation(s):
// \my_alu|Add1~56_combout  = ((\r1[28]~reg0_Duplicate_1_q  $ (\r2[28]~reg0_q  $ (\my_alu|Add1~55 )))) # (GND)
// \my_alu|Add1~57  = CARRY((\r1[28]~reg0_Duplicate_1_q  & ((!\my_alu|Add1~55 ) # (!\r2[28]~reg0_q ))) # (!\r1[28]~reg0_Duplicate_1_q  & (!\r2[28]~reg0_q  & !\my_alu|Add1~55 )))

	.dataa(\r1[28]~reg0_Duplicate_1_q ),
	.datab(\r2[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~55 ),
	.combout(\my_alu|Add1~56_combout ),
	.cout(\my_alu|Add1~57 ));
// synopsys translate_off
defparam \my_alu|Add1~56 .lut_mask = 16'h962B;
defparam \my_alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N22
cycloneive_lcell_comb \my_alu|Add0~54 (
// Equation(s):
// \my_alu|Add0~54_combout  = (\r1[27]~reg0_Duplicate_1_q  & ((\r2[27]~reg0_q  & (\my_alu|Add0~53  & VCC)) # (!\r2[27]~reg0_q  & (!\my_alu|Add0~53 )))) # (!\r1[27]~reg0_Duplicate_1_q  & ((\r2[27]~reg0_q  & (!\my_alu|Add0~53 )) # (!\r2[27]~reg0_q  & 
// ((\my_alu|Add0~53 ) # (GND)))))
// \my_alu|Add0~55  = CARRY((\r1[27]~reg0_Duplicate_1_q  & (!\r2[27]~reg0_q  & !\my_alu|Add0~53 )) # (!\r1[27]~reg0_Duplicate_1_q  & ((!\my_alu|Add0~53 ) # (!\r2[27]~reg0_q ))))

	.dataa(\r1[27]~reg0_Duplicate_1_q ),
	.datab(\r2[27]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~53 ),
	.combout(\my_alu|Add0~54_combout ),
	.cout(\my_alu|Add0~55 ));
// synopsys translate_off
defparam \my_alu|Add0~54 .lut_mask = 16'h9617;
defparam \my_alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N24
cycloneive_lcell_comb \my_alu|Add0~56 (
// Equation(s):
// \my_alu|Add0~56_combout  = ((\r2[28]~reg0_q  $ (\r1[28]~reg0_Duplicate_1_q  $ (!\my_alu|Add0~55 )))) # (GND)
// \my_alu|Add0~57  = CARRY((\r2[28]~reg0_q  & ((\r1[28]~reg0_Duplicate_1_q ) # (!\my_alu|Add0~55 ))) # (!\r2[28]~reg0_q  & (\r1[28]~reg0_Duplicate_1_q  & !\my_alu|Add0~55 )))

	.dataa(\r2[28]~reg0_q ),
	.datab(\r1[28]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~55 ),
	.combout(\my_alu|Add0~56_combout ),
	.cout(\my_alu|Add0~57 ));
// synopsys translate_off
defparam \my_alu|Add0~56 .lut_mask = 16'h698E;
defparam \my_alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \my_alu|Selector4~9 (
// Equation(s):
// \my_alu|Selector4~9_combout  = (\my_alu|Selector4~8_combout  & (((\my_alu|Add1~56_combout )) # (!\alu_control[1]~reg0_q ))) # (!\my_alu|Selector4~8_combout  & (\alu_control[1]~reg0_q  & ((\my_alu|Add0~56_combout ))))

	.dataa(\my_alu|Selector4~8_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Add1~56_combout ),
	.datad(\my_alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~9 .lut_mask = 16'hE6A2;
defparam \my_alu|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \my_alu|result~28 (
// Equation(s):
// \my_alu|result~28_combout  = \r2[28]~reg0_q  $ (\r1[28]~reg0_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r2[28]~reg0_q ),
	.datad(\r1[28]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|result~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~28 .lut_mask = 16'h0FF0;
defparam \my_alu|result~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \my_alu|Selector4~10 (
// Equation(s):
// \my_alu|Selector4~10_combout  = (\my_alu|Selector12~2_combout  & (((\my_alu|result~28_combout  & \my_alu|Selector12~1_combout )))) # (!\my_alu|Selector12~2_combout  & ((\my_alu|Selector4~9_combout ) # ((!\my_alu|Selector12~1_combout ))))

	.dataa(\my_alu|Selector12~2_combout ),
	.datab(\my_alu|Selector4~9_combout ),
	.datac(\my_alu|result~28_combout ),
	.datad(\my_alu|Selector12~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~10 .lut_mask = 16'hE455;
defparam \my_alu|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \my_alu|SRL_8~57 (
// Equation(s):
// \my_alu|SRL_8~57_combout  = (\my_alu|SRL_8~47_combout ) # ((\r1[31]~reg0_Duplicate_1_q  & ((\r2[3]~reg0_q ) # (\r2[2]~reg0_q ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SRL_8~47_combout ),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~57 .lut_mask = 16'hFCEC;
defparam \my_alu|SRL_8~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \my_alu|Selector4~11 (
// Equation(s):
// \my_alu|Selector4~11_combout  = (\my_alu|Selector4~10_combout  & (((\my_alu|SRL_8~57_combout )) # (!\my_alu|Selector12~0_combout ))) # (!\my_alu|Selector4~10_combout  & (\my_alu|Selector12~0_combout  & (\r1[31]~reg0_Duplicate_1_q )))

	.dataa(\my_alu|Selector4~10_combout ),
	.datab(\my_alu|Selector12~0_combout ),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\my_alu|SRL_8~57_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~11 .lut_mask = 16'hEA62;
defparam \my_alu|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneive_lcell_comb \my_alu|Selector4~13 (
// Equation(s):
// \my_alu|Selector4~13_combout  = (!\alu_control[3]~reg0_q  & (((!\alu_control[1]~reg0_q  & !\alu_control[0]~reg0_q )) # (!\alu_control[2]~reg0_q )))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector4~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~13 .lut_mask = 16'h0155;
defparam \my_alu|Selector4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneive_lcell_comb \my_alu|Selector4~14 (
// Equation(s):
// \my_alu|Selector4~14_combout  = (\my_alu|Selector4~12_combout  & ((\my_alu|Selector4~13_combout  & (\my_alu|Add2~32_combout )) # (!\my_alu|Selector4~13_combout  & ((\my_alu|Selector4~11_combout ))))) # (!\my_alu|Selector4~12_combout  & 
// (((\my_alu|Selector4~13_combout ))))

	.dataa(\my_alu|Add2~32_combout ),
	.datab(\my_alu|Selector4~12_combout ),
	.datac(\my_alu|Selector4~11_combout ),
	.datad(\my_alu|Selector4~13_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector4~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~14 .lut_mask = 16'hBBC0;
defparam \my_alu|Selector4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneive_lcell_comb \my_alu|Selector4~15 (
// Equation(s):
// \my_alu|Selector4~15_combout  = (\my_alu|Selector4~7_combout  & (((\my_alu|Selector4~14_combout )))) # (!\my_alu|Selector4~7_combout  & ((\my_alu|Selector4~14_combout  & (\r2[16]~reg0_q )) # (!\my_alu|Selector4~14_combout  & ((\my_alu|Selector4~6_combout 
// )))))

	.dataa(\r2[16]~reg0_q ),
	.datab(\my_alu|Selector4~7_combout ),
	.datac(\my_alu|Selector4~6_combout ),
	.datad(\my_alu|Selector4~14_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector4~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector4~15 .lut_mask = 16'hEE30;
defparam \my_alu|Selector4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneive_lcell_comb \my_alu|result[28] (
// Equation(s):
// \my_alu|result [28] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [28])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector4~15_combout )))

	.dataa(gnd),
	.datab(\my_alu|result [28]),
	.datac(\my_alu|Selector4~15_combout ),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [28]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[28] .lut_mask = 16'hCCF0;
defparam \my_alu|result[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\my_alu|result [28]) # (!\S[2]~reg0_q )

	.dataa(\S[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_alu|result [28]),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'hFF55;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N1
dffeas \wd[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[28]~reg0 .is_wysiwyg = "true";
defparam \wd[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N19
dffeas \register|reg_storage[732] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[28]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [732]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[732] .is_wysiwyg = "true";
defparam \register|reg_storage[732] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneive_lcell_comb \register|Mux3~0 (
// Equation(s):
// \register|Mux3~0_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [700]) # (\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [668] & ((!\rr1[1]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [668]),
	.datac(\register|reg_storage [700]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~0 .lut_mask = 16'hAAE4;
defparam \register|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneive_lcell_comb \register|Mux3~1 (
// Equation(s):
// \register|Mux3~1_combout  = (\rr1[1]~reg0_q  & ((\register|Mux3~0_combout  & ((\register|reg_storage [764]))) # (!\register|Mux3~0_combout  & (\register|reg_storage [732])))) # (!\rr1[1]~reg0_q  & (((\register|Mux3~0_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [732]),
	.datac(\register|reg_storage [764]),
	.datad(\register|Mux3~0_combout ),
	.cin(gnd),
	.combout(\register|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~1 .lut_mask = 16'hF588;
defparam \register|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneive_lcell_comb \register|Mux3~15 (
// Equation(s):
// \register|Mux3~15_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [828]) # ((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [796] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [828]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [796]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~15 .lut_mask = 16'hCCB8;
defparam \register|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneive_lcell_comb \register|Mux3~16 (
// Equation(s):
// \register|Mux3~16_combout  = (\rr1[1]~reg0_q  & ((\register|Mux3~15_combout  & ((\register|reg_storage [892]))) # (!\register|Mux3~15_combout  & (\register|reg_storage [860])))) # (!\rr1[1]~reg0_q  & (((\register|Mux3~15_combout ))))

	.dataa(\register|reg_storage [860]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [892]),
	.datad(\register|Mux3~15_combout ),
	.cin(gnd),
	.combout(\register|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~16 .lut_mask = 16'hF388;
defparam \register|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
cycloneive_lcell_comb \register|Mux3~17 (
// Equation(s):
// \register|Mux3~17_combout  = (\register|Mux2~3_combout  & ((\register|Mux2~4_combout  & (\register|reg_storage [1020])) # (!\register|Mux2~4_combout  & ((\register|Mux3~16_combout ))))) # (!\register|Mux2~3_combout  & (!\register|Mux2~4_combout ))

	.dataa(\register|Mux2~3_combout ),
	.datab(\register|Mux2~4_combout ),
	.datac(\register|reg_storage [1020]),
	.datad(\register|Mux3~16_combout ),
	.cin(gnd),
	.combout(\register|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~17 .lut_mask = 16'hB391;
defparam \register|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneive_lcell_comb \register|Mux3~18 (
// Equation(s):
// \register|Mux3~18_combout  = (\register|Mux2~2_combout  & (((\register|Mux3~17_combout )))) # (!\register|Mux2~2_combout  & ((\register|Mux3~17_combout  & ((\register|reg_storage [924]))) # (!\register|Mux3~17_combout  & (\register|reg_storage [956]))))

	.dataa(\register|reg_storage [956]),
	.datab(\register|reg_storage [924]),
	.datac(\register|Mux2~2_combout ),
	.datad(\register|Mux3~17_combout ),
	.cin(gnd),
	.combout(\register|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~18 .lut_mask = 16'hFC0A;
defparam \register|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
cycloneive_lcell_comb \register|Mux3~2 (
// Equation(s):
// \register|Mux3~2_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [220])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [92])))))

	.dataa(\register|reg_storage [220]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [92]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~2 .lut_mask = 16'hEE30;
defparam \register|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
cycloneive_lcell_comb \register|Mux3~3 (
// Equation(s):
// \register|Mux3~3_combout  = (\rr1[3]~reg0_q  & ((\register|Mux3~2_combout  & ((\register|reg_storage [476]))) # (!\register|Mux3~2_combout  & (\register|reg_storage [348])))) # (!\rr1[3]~reg0_q  & (((\register|Mux3~2_combout ))))

	.dataa(\register|reg_storage [348]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [476]),
	.datad(\register|Mux3~2_combout ),
	.cin(gnd),
	.combout(\register|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~3 .lut_mask = 16'hF388;
defparam \register|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N16
cycloneive_lcell_comb \register|Mux3~4 (
// Equation(s):
// \register|Mux3~4_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [316]) # ((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [60] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [316]),
	.datac(\register|reg_storage [60]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~4 .lut_mask = 16'hAAD8;
defparam \register|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N14
cycloneive_lcell_comb \register|Mux3~5 (
// Equation(s):
// \register|Mux3~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux3~4_combout  & ((\register|reg_storage [444]))) # (!\register|Mux3~4_combout  & (\register|reg_storage [188])))) # (!\rr1[2]~reg0_q  & (((\register|Mux3~4_combout ))))

	.dataa(\register|reg_storage [188]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [444]),
	.datad(\register|Mux3~4_combout ),
	.cin(gnd),
	.combout(\register|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~5 .lut_mask = 16'hF388;
defparam \register|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneive_lcell_comb \register|Mux3~6 (
// Equation(s):
// \register|Mux3~6_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [284]) # ((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [28] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [284]),
	.datac(\register|reg_storage [28]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~6 .lut_mask = 16'hAAD8;
defparam \register|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneive_lcell_comb \register|Mux3~7 (
// Equation(s):
// \register|Mux3~7_combout  = (\rr1[2]~reg0_q  & ((\register|Mux3~6_combout  & ((\register|reg_storage [412]))) # (!\register|Mux3~6_combout  & (\register|reg_storage [156])))) # (!\rr1[2]~reg0_q  & (((\register|Mux3~6_combout ))))

	.dataa(\register|reg_storage [156]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [412]),
	.datad(\register|Mux3~6_combout ),
	.cin(gnd),
	.combout(\register|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~7 .lut_mask = 16'hF388;
defparam \register|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneive_lcell_comb \register|Mux3~8 (
// Equation(s):
// \register|Mux3~8_combout  = (\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|Mux3~5_combout )))) # (!\rr1[0]~reg0_q  & (!\rr1[1]~reg0_q  & ((\register|Mux3~7_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux3~5_combout ),
	.datad(\register|Mux3~7_combout ),
	.cin(gnd),
	.combout(\register|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~8 .lut_mask = 16'hB9A8;
defparam \register|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N6
cycloneive_lcell_comb \register|Mux3~9 (
// Equation(s):
// \register|Mux3~9_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [252])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [124])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [252]),
	.datac(\register|reg_storage [124]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~9 .lut_mask = 16'hEE50;
defparam \register|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N4
cycloneive_lcell_comb \register|Mux3~10 (
// Equation(s):
// \register|Mux3~10_combout  = (\rr1[3]~reg0_q  & ((\register|Mux3~9_combout  & ((\register|reg_storage [508]))) # (!\register|Mux3~9_combout  & (\register|reg_storage [380])))) # (!\rr1[3]~reg0_q  & (((\register|Mux3~9_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [380]),
	.datac(\register|reg_storage [508]),
	.datad(\register|Mux3~9_combout ),
	.cin(gnd),
	.combout(\register|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~10 .lut_mask = 16'hF588;
defparam \register|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneive_lcell_comb \register|Mux3~11 (
// Equation(s):
// \register|Mux3~11_combout  = (\register|Mux3~8_combout  & (((\register|Mux3~10_combout ) # (!\rr1[1]~reg0_q )))) # (!\register|Mux3~8_combout  & (\register|Mux3~3_combout  & (\rr1[1]~reg0_q )))

	.dataa(\register|Mux3~3_combout ),
	.datab(\register|Mux3~8_combout ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux3~10_combout ),
	.cin(gnd),
	.combout(\register|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~11 .lut_mask = 16'hEC2C;
defparam \register|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \register|Mux3~12 (
// Equation(s):
// \register|Mux3~12_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [604])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [540])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [604]),
	.datac(\register|reg_storage [540]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~12 .lut_mask = 16'hEE50;
defparam \register|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneive_lcell_comb \register|Mux3~13 (
// Equation(s):
// \register|Mux3~13_combout  = (\rr1[0]~reg0_q  & ((\register|Mux3~12_combout  & ((\register|reg_storage [636]))) # (!\register|Mux3~12_combout  & (\register|reg_storage [572])))) # (!\rr1[0]~reg0_q  & (((\register|Mux3~12_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [572]),
	.datac(\register|reg_storage [636]),
	.datad(\register|Mux3~12_combout ),
	.cin(gnd),
	.combout(\register|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~13 .lut_mask = 16'hF588;
defparam \register|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneive_lcell_comb \register|Mux3~14 (
// Equation(s):
// \register|Mux3~14_combout  = (\register|Mux2~0_combout  & (\register|Mux2~1_combout )) # (!\register|Mux2~0_combout  & ((\register|Mux2~1_combout  & (\register|Mux3~11_combout )) # (!\register|Mux2~1_combout  & ((\register|Mux3~13_combout )))))

	.dataa(\register|Mux2~0_combout ),
	.datab(\register|Mux2~1_combout ),
	.datac(\register|Mux3~11_combout ),
	.datad(\register|Mux3~13_combout ),
	.cin(gnd),
	.combout(\register|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~14 .lut_mask = 16'hD9C8;
defparam \register|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneive_lcell_comb \register|Mux3~19 (
// Equation(s):
// \register|Mux3~19_combout  = (\register|Mux2~0_combout  & ((\register|Mux3~14_combout  & ((\register|Mux3~18_combout ))) # (!\register|Mux3~14_combout  & (\register|Mux3~1_combout )))) # (!\register|Mux2~0_combout  & (((\register|Mux3~14_combout ))))

	.dataa(\register|Mux2~0_combout ),
	.datab(\register|Mux3~1_combout ),
	.datac(\register|Mux3~18_combout ),
	.datad(\register|Mux3~14_combout ),
	.cin(gnd),
	.combout(\register|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux3~19 .lut_mask = 16'hF588;
defparam \register|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneive_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = (\S[1]~reg0_q  & \register|Mux3~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~reg0_q ),
	.datad(\register|Mux3~19_combout ),
	.cin(gnd),
	.combout(\Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector99~0 .lut_mask = 16'hF000;
defparam \Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N13
dffeas \r1[28]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector99~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[28]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[28]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[28]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N30
cycloneive_lcell_comb \my_alu|SRL_2~45 (
// Equation(s):
// \my_alu|SRL_2~45_combout  = (!\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & (\r1[28]~reg0_Duplicate_1_q )) # (!\r2[0]~reg0_q  & ((\r1[27]~reg0_Duplicate_1_q )))))

	.dataa(\r1[28]~reg0_Duplicate_1_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[27]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~45 .lut_mask = 16'h00B8;
defparam \my_alu|SRL_2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N0
cycloneive_lcell_comb \my_alu|SRL_2~46 (
// Equation(s):
// \my_alu|SRL_2~46_combout  = (\my_alu|SRL_2~45_combout ) # ((\r2[1]~reg0_q  & \my_alu|SRL_1~5_combout ))

	.dataa(\r2[1]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~45_combout ),
	.datad(\my_alu|SRL_1~5_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~46 .lut_mask = 16'hFAF0;
defparam \my_alu|SRL_2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N4
cycloneive_lcell_comb \my_alu|SRL_2~36 (
// Equation(s):
// \my_alu|SRL_2~36_combout  = (\r2[1]~reg0_q  & (\r1[21]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[19]~reg0_Duplicate_1_q )))

	.dataa(\r1[21]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[19]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~36 .lut_mask = 16'hAFA0;
defparam \my_alu|SRL_2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N26
cycloneive_lcell_comb \my_alu|SRL_2~3 (
// Equation(s):
// \my_alu|SRL_2~3_combout  = (\r2[1]~reg0_q  & (\r1[22]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[20]~reg0_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\r1[22]~reg0_Duplicate_1_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[20]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~3 .lut_mask = 16'hCFC0;
defparam \my_alu|SRL_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N10
cycloneive_lcell_comb \my_alu|SRL_2~47 (
// Equation(s):
// \my_alu|SRL_2~47_combout  = (\r2[0]~reg0_q  & ((\my_alu|SRL_2~3_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~36_combout ))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~36_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SRL_2~3_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~47 .lut_mask = 16'hFC0C;
defparam \my_alu|SRL_2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneive_lcell_comb \my_alu|SRL_8~25 (
// Equation(s):
// \my_alu|SRL_8~25_combout  = (!\r2[2]~reg0_q  & ((\r2[3]~reg0_q  & (\my_alu|SRL_2~46_combout )) # (!\r2[3]~reg0_q  & ((\my_alu|SRL_2~47_combout )))))

	.dataa(\my_alu|SRL_2~46_combout ),
	.datab(\r2[3]~reg0_q ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SRL_2~47_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~25 .lut_mask = 16'h0B08;
defparam \my_alu|SRL_8~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N24
cycloneive_lcell_comb \my_alu|SRL_8~29 (
// Equation(s):
// \my_alu|SRL_8~29_combout  = (\r2[3]~reg0_q  & (!\r2[0]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q  & !\r2[1]~reg0_q )))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~29 .lut_mask = 16'h0020;
defparam \my_alu|SRL_8~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N6
cycloneive_lcell_comb \my_alu|SRL_8~26 (
// Equation(s):
// \my_alu|SRL_8~26_combout  = (!\r2[3]~reg0_q  & ((\r2[0]~reg0_q  & ((\my_alu|SRL_2~6_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~34_combout ))))

	.dataa(\r2[0]~reg0_q ),
	.datab(\my_alu|SRL_2~34_combout ),
	.datac(\my_alu|SRL_2~6_combout ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~26 .lut_mask = 16'h00E4;
defparam \my_alu|SRL_8~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneive_lcell_comb \my_alu|SRL_8~30 (
// Equation(s):
// \my_alu|SRL_8~30_combout  = (\my_alu|SRL_8~25_combout ) # ((\r2[2]~reg0_q  & ((\my_alu|SRL_8~29_combout ) # (\my_alu|SRL_8~26_combout ))))

	.dataa(\my_alu|SRL_8~25_combout ),
	.datab(\my_alu|SRL_8~29_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SRL_8~26_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~30 .lut_mask = 16'hFAEA;
defparam \my_alu|SRL_8~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N30
cycloneive_lcell_comb \my_alu|SLL_2~2 (
// Equation(s):
// \my_alu|SLL_2~2_combout  = (!\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & (\r1[2]~reg0_Duplicate_2_q )) # (!\r2[0]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q )))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[2]~reg0_Duplicate_2_q ),
	.datad(\r1[3]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~2 .lut_mask = 16'h5140;
defparam \my_alu|SLL_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N12
cycloneive_lcell_comb \my_alu|SLL_8~3 (
// Equation(s):
// \my_alu|SLL_8~3_combout  = (!\my_alu|SLL_8~2_combout  & ((\my_alu|SLL_2~2_combout ) # ((\my_alu|SLL_1~0_combout  & \r2[1]~reg0_q ))))

	.dataa(\my_alu|SLL_2~2_combout ),
	.datab(\my_alu|SLL_1~0_combout ),
	.datac(\r2[1]~reg0_q ),
	.datad(\my_alu|SLL_8~2_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~3 .lut_mask = 16'h00EA;
defparam \my_alu|SLL_8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \my_alu|Selector13~4 (
// Equation(s):
// \my_alu|Selector13~4_combout  = (\my_alu|Selector12~5_combout  & (((\my_alu|Selector12~6_combout )))) # (!\my_alu|Selector12~5_combout  & ((\my_alu|Selector12~6_combout  & ((\my_alu|SLL_8~3_combout ))) # (!\my_alu|Selector12~6_combout  & 
// (\my_alu|SRL_8~30_combout ))))

	.dataa(\my_alu|Selector12~5_combout ),
	.datab(\my_alu|SRL_8~30_combout ),
	.datac(\my_alu|Selector12~6_combout ),
	.datad(\my_alu|SLL_8~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector13~4 .lut_mask = 16'hF4A4;
defparam \my_alu|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \my_alu|Selector30~20 (
// Equation(s):
// \my_alu|Selector30~20_combout  = (\r2[4]~reg0_q ) # (\alu_control[0]~reg0_q )

	.dataa(\r2[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~20 .lut_mask = 16'hFFAA;
defparam \my_alu|Selector30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N8
cycloneive_lcell_comb \my_alu|SLL_2~36 (
// Equation(s):
// \my_alu|SLL_2~36_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~33_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~35_combout )))

	.dataa(\my_alu|SLL_2~33_combout ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~35_combout ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~36 .lut_mask = 16'hAAF0;
defparam \my_alu|SLL_2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
cycloneive_lcell_comb \my_alu|SLL_2~27 (
// Equation(s):
// \my_alu|SLL_2~27_combout  = (\r2[0]~reg0_q  & ((\my_alu|SLL_2~25_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~26_combout ))

	.dataa(\my_alu|SLL_2~26_combout ),
	.datab(\my_alu|SLL_2~25_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SLL_2~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~27 .lut_mask = 16'hCACA;
defparam \my_alu|SLL_2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \my_alu|SLL_4~14 (
// Equation(s):
// \my_alu|SLL_4~14_combout  = (\r2[2]~reg0_q  & ((\my_alu|SLL_2~27_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~36_combout ))

	.dataa(\r2[2]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~36_combout ),
	.datad(\my_alu|SLL_2~27_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~14 .lut_mask = 16'hFA50;
defparam \my_alu|SLL_4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \my_alu|Selector13~5 (
// Equation(s):
// \my_alu|Selector13~5_combout  = (\my_alu|Selector13~4_combout  & ((\my_alu|SLL_4~5_combout ) # ((\my_alu|Selector30~20_combout )))) # (!\my_alu|Selector13~4_combout  & (((!\my_alu|Selector30~20_combout  & \my_alu|SLL_4~14_combout ))))

	.dataa(\my_alu|SLL_4~5_combout ),
	.datab(\my_alu|Selector13~4_combout ),
	.datac(\my_alu|Selector30~20_combout ),
	.datad(\my_alu|SLL_4~14_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector13~5 .lut_mask = 16'hCBC8;
defparam \my_alu|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \my_alu|Selector13~6 (
// Equation(s):
// \my_alu|Selector13~6_combout  = (\my_alu|Selector12~4_combout  & (((\my_alu|Mult0|auto_generated|op_1~2_combout ) # (\my_alu|Selector12~3_combout )))) # (!\my_alu|Selector12~4_combout  & (\my_alu|Selector13~5_combout  & ((!\my_alu|Selector12~3_combout 
// ))))

	.dataa(\my_alu|Selector13~5_combout ),
	.datab(\my_alu|Selector12~4_combout ),
	.datac(\my_alu|Mult0|auto_generated|op_1~2_combout ),
	.datad(\my_alu|Selector12~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector13~6 .lut_mask = 16'hCCE2;
defparam \my_alu|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
cycloneive_lcell_comb \my_alu|Add2~14 (
// Equation(s):
// \my_alu|Add2~14_combout  = (\r2[7]~reg0_q  & ((\r1[19]~reg0_Duplicate_1_q  & (\my_alu|Add2~13  & VCC)) # (!\r1[19]~reg0_Duplicate_1_q  & (!\my_alu|Add2~13 )))) # (!\r2[7]~reg0_q  & ((\r1[19]~reg0_Duplicate_1_q  & (!\my_alu|Add2~13 )) # 
// (!\r1[19]~reg0_Duplicate_1_q  & ((\my_alu|Add2~13 ) # (GND)))))
// \my_alu|Add2~15  = CARRY((\r2[7]~reg0_q  & (!\r1[19]~reg0_Duplicate_1_q  & !\my_alu|Add2~13 )) # (!\r2[7]~reg0_q  & ((!\my_alu|Add2~13 ) # (!\r1[19]~reg0_Duplicate_1_q ))))

	.dataa(\r2[7]~reg0_q ),
	.datab(\r1[19]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~13 ),
	.combout(\my_alu|Add2~14_combout ),
	.cout(\my_alu|Add2~15 ));
// synopsys translate_off
defparam \my_alu|Add2~14 .lut_mask = 16'h9617;
defparam \my_alu|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \my_alu|Selector13~7 (
// Equation(s):
// \my_alu|Selector13~7_combout  = (\my_alu|Selector13~6_combout  & (((\r2[7]~reg0_q ) # (!\my_alu|Selector12~3_combout )))) # (!\my_alu|Selector13~6_combout  & (\my_alu|Add2~14_combout  & (\my_alu|Selector12~3_combout )))

	.dataa(\my_alu|Selector13~6_combout ),
	.datab(\my_alu|Add2~14_combout ),
	.datac(\my_alu|Selector12~3_combout ),
	.datad(\r2[7]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector13~7 .lut_mask = 16'hEA4A;
defparam \my_alu|Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneive_lcell_comb \my_alu|result~19 (
// Equation(s):
// \my_alu|result~19_combout  = \r1[19]~reg0_Duplicate_1_q  $ (\r2[19]~reg0_q )

	.dataa(gnd),
	.datab(\r1[19]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(\r2[19]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~19 .lut_mask = 16'h33CC;
defparam \my_alu|result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N2
cycloneive_lcell_comb \my_alu|Add0~34 (
// Equation(s):
// \my_alu|Add0~34_combout  = (\r2[17]~reg0_q  & ((\r1[17]~reg0_Duplicate_2_q  & (\my_alu|Add0~33  & VCC)) # (!\r1[17]~reg0_Duplicate_2_q  & (!\my_alu|Add0~33 )))) # (!\r2[17]~reg0_q  & ((\r1[17]~reg0_Duplicate_2_q  & (!\my_alu|Add0~33 )) # 
// (!\r1[17]~reg0_Duplicate_2_q  & ((\my_alu|Add0~33 ) # (GND)))))
// \my_alu|Add0~35  = CARRY((\r2[17]~reg0_q  & (!\r1[17]~reg0_Duplicate_2_q  & !\my_alu|Add0~33 )) # (!\r2[17]~reg0_q  & ((!\my_alu|Add0~33 ) # (!\r1[17]~reg0_Duplicate_2_q ))))

	.dataa(\r2[17]~reg0_q ),
	.datab(\r1[17]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~33 ),
	.combout(\my_alu|Add0~34_combout ),
	.cout(\my_alu|Add0~35 ));
// synopsys translate_off
defparam \my_alu|Add0~34 .lut_mask = 16'h9617;
defparam \my_alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N4
cycloneive_lcell_comb \my_alu|Add0~36 (
// Equation(s):
// \my_alu|Add0~36_combout  = ((\r2[18]~reg0_q  $ (\r1[18]~reg0_Duplicate_1_q  $ (!\my_alu|Add0~35 )))) # (GND)
// \my_alu|Add0~37  = CARRY((\r2[18]~reg0_q  & ((\r1[18]~reg0_Duplicate_1_q ) # (!\my_alu|Add0~35 ))) # (!\r2[18]~reg0_q  & (\r1[18]~reg0_Duplicate_1_q  & !\my_alu|Add0~35 )))

	.dataa(\r2[18]~reg0_q ),
	.datab(\r1[18]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~35 ),
	.combout(\my_alu|Add0~36_combout ),
	.cout(\my_alu|Add0~37 ));
// synopsys translate_off
defparam \my_alu|Add0~36 .lut_mask = 16'h698E;
defparam \my_alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N6
cycloneive_lcell_comb \my_alu|Add0~38 (
// Equation(s):
// \my_alu|Add0~38_combout  = (\r2[19]~reg0_q  & ((\r1[19]~reg0_Duplicate_1_q  & (\my_alu|Add0~37  & VCC)) # (!\r1[19]~reg0_Duplicate_1_q  & (!\my_alu|Add0~37 )))) # (!\r2[19]~reg0_q  & ((\r1[19]~reg0_Duplicate_1_q  & (!\my_alu|Add0~37 )) # 
// (!\r1[19]~reg0_Duplicate_1_q  & ((\my_alu|Add0~37 ) # (GND)))))
// \my_alu|Add0~39  = CARRY((\r2[19]~reg0_q  & (!\r1[19]~reg0_Duplicate_1_q  & !\my_alu|Add0~37 )) # (!\r2[19]~reg0_q  & ((!\my_alu|Add0~37 ) # (!\r1[19]~reg0_Duplicate_1_q ))))

	.dataa(\r2[19]~reg0_q ),
	.datab(\r1[19]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~37 ),
	.combout(\my_alu|Add0~38_combout ),
	.cout(\my_alu|Add0~39 ));
// synopsys translate_off
defparam \my_alu|Add0~38 .lut_mask = 16'h9617;
defparam \my_alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneive_lcell_comb \my_alu|Selector13~0 (
// Equation(s):
// \my_alu|Selector13~0_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\my_alu|Add0~38_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|Add1~38_combout ))))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Add0~38_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Add1~38_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector13~0 .lut_mask = 16'h8F83;
defparam \my_alu|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneive_lcell_comb \my_alu|Selector13~1 (
// Equation(s):
// \my_alu|Selector13~1_combout  = (\my_alu|Selector13~0_combout  & ((\alu_control[1]~reg0_q ) # ((\r2[19]~reg0_q ) # (\r1[19]~reg0_Duplicate_1_q )))) # (!\my_alu|Selector13~0_combout  & (!\alu_control[1]~reg0_q  & (\r2[19]~reg0_q  & 
// \r1[19]~reg0_Duplicate_1_q )))

	.dataa(\my_alu|Selector13~0_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\r2[19]~reg0_q ),
	.datad(\r1[19]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector13~1 .lut_mask = 16'hBAA8;
defparam \my_alu|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneive_lcell_comb \my_alu|Selector13~2 (
// Equation(s):
// \my_alu|Selector13~2_combout  = (\my_alu|Selector12~1_combout  & ((\my_alu|Selector12~2_combout  & (\my_alu|result~19_combout )) # (!\my_alu|Selector12~2_combout  & ((\my_alu|Selector13~1_combout ))))) # (!\my_alu|Selector12~1_combout  & 
// (((!\my_alu|Selector12~2_combout ))))

	.dataa(\my_alu|result~19_combout ),
	.datab(\my_alu|Selector13~1_combout ),
	.datac(\my_alu|Selector12~1_combout ),
	.datad(\my_alu|Selector12~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector13~2 .lut_mask = 16'hA0CF;
defparam \my_alu|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneive_lcell_comb \my_alu|SRL_8~27 (
// Equation(s):
// \my_alu|SRL_8~27_combout  = (\r2[3]~reg0_q  & \r1[31]~reg0_Duplicate_1_q )

	.dataa(gnd),
	.datab(\r2[3]~reg0_q ),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SRL_8~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~27 .lut_mask = 16'hC0C0;
defparam \my_alu|SRL_8~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneive_lcell_comb \my_alu|SRL_8~28 (
// Equation(s):
// \my_alu|SRL_8~28_combout  = (\my_alu|SRL_8~25_combout ) # ((\r2[2]~reg0_q  & ((\my_alu|SRL_8~26_combout ) # (\my_alu|SRL_8~27_combout ))))

	.dataa(\my_alu|SRL_8~26_combout ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_8~27_combout ),
	.datad(\my_alu|SRL_8~25_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~28 .lut_mask = 16'hFFC8;
defparam \my_alu|SRL_8~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
cycloneive_lcell_comb \my_alu|Selector13~3 (
// Equation(s):
// \my_alu|Selector13~3_combout  = (\my_alu|Selector13~2_combout  & (((\my_alu|SRL_8~28_combout )) # (!\my_alu|Selector12~0_combout ))) # (!\my_alu|Selector13~2_combout  & (\my_alu|Selector12~0_combout  & ((\r1[31]~reg0_Duplicate_1_q ))))

	.dataa(\my_alu|Selector13~2_combout ),
	.datab(\my_alu|Selector12~0_combout ),
	.datac(\my_alu|SRL_8~28_combout ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector13~3 .lut_mask = 16'hE6A2;
defparam \my_alu|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \my_alu|Selector13~8 (
// Equation(s):
// \my_alu|Selector13~8_combout  = (\alu_control[3]~reg0_q  & (((\my_alu|Selector13~3_combout  & \my_alu|Selector5~0_combout )))) # (!\alu_control[3]~reg0_q  & ((\my_alu|Selector13~7_combout ) # ((\my_alu|Selector13~3_combout  & \my_alu|Selector5~0_combout 
// ))))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\my_alu|Selector13~7_combout ),
	.datac(\my_alu|Selector13~3_combout ),
	.datad(\my_alu|Selector5~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector13~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector13~8 .lut_mask = 16'hF444;
defparam \my_alu|Selector13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N16
cycloneive_lcell_comb \my_alu|result[19] (
// Equation(s):
// \my_alu|result [19] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [19]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector13~8_combout ))

	.dataa(\my_alu|Selector13~8_combout ),
	.datab(\my_alu|result [19]),
	.datac(\my_alu|WideOr0~1clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|result [19]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[19] .lut_mask = 16'hCACA;
defparam \my_alu|result[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
cycloneive_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\my_alu|result [19]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [19]),
	.cin(gnd),
	.combout(\Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = 16'hFF33;
defparam \Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N31
dffeas \wd[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector50~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[19]~reg0 .is_wysiwyg = "true";
defparam \wd[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
cycloneive_lcell_comb \register|reg_storage[499]~feeder (
// Equation(s):
// \register|reg_storage[499]~feeder_combout  = \wd[19]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[19]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[499]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[499]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[499]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N25
dffeas \register|reg_storage[499] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[499]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [499]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[499] .is_wysiwyg = "true";
defparam \register|reg_storage[499] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
cycloneive_lcell_comb \register|Mux12~17 (
// Equation(s):
// \register|Mux12~17_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [435]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [179] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [435]),
	.datab(\register|reg_storage [179]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~17 .lut_mask = 16'hF0AC;
defparam \register|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneive_lcell_comb \register|Mux12~18 (
// Equation(s):
// \register|Mux12~18_combout  = (\rr1[1]~reg0_q  & ((\register|Mux12~17_combout  & (\register|reg_storage [499])) # (!\register|Mux12~17_combout  & ((\register|reg_storage [243]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux12~17_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [499]),
	.datac(\register|reg_storage [243]),
	.datad(\register|Mux12~17_combout ),
	.cin(gnd),
	.combout(\register|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~18 .lut_mask = 16'hDDA0;
defparam \register|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N4
cycloneive_lcell_comb \register|Mux12~10 (
// Equation(s):
// \register|Mux12~10_combout  = (\rr1[3]~reg0_q  & (((\register|reg_storage [307]) # (\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [51] & ((!\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [51]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [307]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~10 .lut_mask = 16'hCCE2;
defparam \register|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N18
cycloneive_lcell_comb \register|Mux12~11 (
// Equation(s):
// \register|Mux12~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux12~10_combout  & (\register|reg_storage [371])) # (!\register|Mux12~10_combout  & ((\register|reg_storage [115]))))) # (!\rr1[1]~reg0_q  & (\register|Mux12~10_combout ))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux12~10_combout ),
	.datac(\register|reg_storage [371]),
	.datad(\register|reg_storage [115]),
	.cin(gnd),
	.combout(\register|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~11 .lut_mask = 16'hE6C4;
defparam \register|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
cycloneive_lcell_comb \register|Mux12~12 (
// Equation(s):
// \register|Mux12~12_combout  = (\rr1[1]~reg0_q  & (((\register|reg_storage [211]) # (\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [147] & ((!\rr1[3]~reg0_q ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [147]),
	.datac(\register|reg_storage [211]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~12 .lut_mask = 16'hAAE4;
defparam \register|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N22
cycloneive_lcell_comb \register|Mux12~13 (
// Equation(s):
// \register|Mux12~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux12~12_combout  & (\register|reg_storage [467])) # (!\register|Mux12~12_combout  & ((\register|reg_storage [403]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux12~12_combout ))))

	.dataa(\register|reg_storage [467]),
	.datab(\register|reg_storage [403]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|Mux12~12_combout ),
	.cin(gnd),
	.combout(\register|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~13 .lut_mask = 16'hAFC0;
defparam \register|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
cycloneive_lcell_comb \register|Mux12~14 (
// Equation(s):
// \register|Mux12~14_combout  = (\rr1[1]~reg0_q  & (((\register|reg_storage [83]) # (\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [19] & ((!\rr1[3]~reg0_q ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [19]),
	.datac(\register|reg_storage [83]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~14 .lut_mask = 16'hAAE4;
defparam \register|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
cycloneive_lcell_comb \register|Mux12~15 (
// Equation(s):
// \register|Mux12~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux12~14_combout  & (\register|reg_storage [339])) # (!\register|Mux12~14_combout  & ((\register|reg_storage [275]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux12~14_combout ))))

	.dataa(\register|reg_storage [339]),
	.datab(\register|reg_storage [275]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|Mux12~14_combout ),
	.cin(gnd),
	.combout(\register|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~15 .lut_mask = 16'hAFC0;
defparam \register|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
cycloneive_lcell_comb \register|Mux12~16 (
// Equation(s):
// \register|Mux12~16_combout  = (\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q ) # ((\register|Mux12~13_combout )))) # (!\rr1[2]~reg0_q  & (!\rr1[0]~reg0_q  & ((\register|Mux12~15_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux12~13_combout ),
	.datad(\register|Mux12~15_combout ),
	.cin(gnd),
	.combout(\register|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~16 .lut_mask = 16'hB9A8;
defparam \register|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N26
cycloneive_lcell_comb \register|Mux12~19 (
// Equation(s):
// \register|Mux12~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux12~16_combout  & (\register|Mux12~18_combout )) # (!\register|Mux12~16_combout  & ((\register|Mux12~11_combout ))))) # (!\rr1[0]~reg0_q  & (((\register|Mux12~16_combout ))))

	.dataa(\register|Mux12~18_combout ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux12~11_combout ),
	.datad(\register|Mux12~16_combout ),
	.cin(gnd),
	.combout(\register|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~19 .lut_mask = 16'hBBC0;
defparam \register|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneive_lcell_comb \register|Mux12~7 (
// Equation(s):
// \register|Mux12~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [985]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [851]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [851]),
	.datac(\register|reg_storage [985]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~7 .lut_mask = 16'hFA44;
defparam \register|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneive_lcell_comb \register|Mux12~8 (
// Equation(s):
// \register|Mux12~8_combout  = (\register|Mux12~7_combout  & (((\register|reg_storage [1011])) # (!\rr1[0]~reg0_q ))) # (!\register|Mux12~7_combout  & (\rr1[0]~reg0_q  & (\register|reg_storage [883])))

	.dataa(\register|Mux12~7_combout ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [883]),
	.datad(\register|reg_storage [1011]),
	.cin(gnd),
	.combout(\register|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~8 .lut_mask = 16'hEA62;
defparam \register|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneive_lcell_comb \register|Mux12~0 (
// Equation(s):
// \register|Mux12~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [819]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [787]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [787]),
	.datac(\register|reg_storage [819]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~0 .lut_mask = 16'hFA44;
defparam \register|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cycloneive_lcell_comb \register|Mux12~1 (
// Equation(s):
// \register|Mux12~1_combout  = (\register|Mux12~0_combout  & (((\register|reg_storage [947]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux12~0_combout  & (\register|reg_storage [915] & ((\rr1[2]~reg0_q ))))

	.dataa(\register|Mux12~0_combout ),
	.datab(\register|reg_storage [915]),
	.datac(\register|reg_storage [947]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~1 .lut_mask = 16'hE4AA;
defparam \register|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \register|Mux12~4 (
// Equation(s):
// \register|Mux12~4_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [563]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [531] & ((!\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [531]),
	.datac(\register|reg_storage [563]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~4 .lut_mask = 16'hAAE4;
defparam \register|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneive_lcell_comb \register|Mux12~5 (
// Equation(s):
// \register|Mux12~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux12~4_combout  & (\register|reg_storage [691])) # (!\register|Mux12~4_combout  & ((\register|reg_storage [659]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux12~4_combout ))))

	.dataa(\register|reg_storage [691]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [659]),
	.datad(\register|Mux12~4_combout ),
	.cin(gnd),
	.combout(\register|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~5 .lut_mask = 16'hBBC0;
defparam \register|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneive_lcell_comb \register|Mux12~2 (
// Equation(s):
// \register|Mux12~2_combout  = (\rr1[0]~reg0_q  & (\rr1[2]~reg0_q )) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [723])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [595])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [723]),
	.datad(\register|reg_storage [595]),
	.cin(gnd),
	.combout(\register|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~2 .lut_mask = 16'hD9C8;
defparam \register|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneive_lcell_comb \register|Mux12~3 (
// Equation(s):
// \register|Mux12~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux12~2_combout  & ((\register|reg_storage [755]))) # (!\register|Mux12~2_combout  & (\register|reg_storage [627])))) # (!\rr1[0]~reg0_q  & (((\register|Mux12~2_combout ))))

	.dataa(\register|reg_storage [627]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [755]),
	.datad(\register|Mux12~2_combout ),
	.cin(gnd),
	.combout(\register|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~3 .lut_mask = 16'hF388;
defparam \register|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N28
cycloneive_lcell_comb \register|Mux12~6 (
// Equation(s):
// \register|Mux12~6_combout  = (\rr1[3]~reg0_q  & (\rr1[1]~reg0_q )) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|Mux12~3_combout ))) # (!\rr1[1]~reg0_q  & (\register|Mux12~5_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux12~5_combout ),
	.datad(\register|Mux12~3_combout ),
	.cin(gnd),
	.combout(\register|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~6 .lut_mask = 16'hDC98;
defparam \register|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N10
cycloneive_lcell_comb \register|Mux12~9 (
// Equation(s):
// \register|Mux12~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux12~6_combout  & (\register|Mux12~8_combout )) # (!\register|Mux12~6_combout  & ((\register|Mux12~1_combout ))))) # (!\rr1[3]~reg0_q  & (((\register|Mux12~6_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|Mux12~8_combout ),
	.datac(\register|Mux12~1_combout ),
	.datad(\register|Mux12~6_combout ),
	.cin(gnd),
	.combout(\register|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~9 .lut_mask = 16'hDDA0;
defparam \register|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N6
cycloneive_lcell_comb \Selector108~0 (
// Equation(s):
// \Selector108~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux12~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux12~19_combout ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux12~19_combout ),
	.datad(\register|Mux12~9_combout ),
	.cin(gnd),
	.combout(\Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector108~0 .lut_mask = 16'hA820;
defparam \Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N27
dffeas \r1[19]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector108~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[19]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[19]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[19]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N18
cycloneive_lcell_comb \my_alu|SRL_2~2 (
// Equation(s):
// \my_alu|SRL_2~2_combout  = (\r2[1]~reg0_q  & ((\r1[23]~reg0_Duplicate_1_q ))) # (!\r2[1]~reg0_q  & (\r1[21]~reg0_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\r1[21]~reg0_Duplicate_1_q ),
	.datac(\r1[23]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~2 .lut_mask = 16'hF0CC;
defparam \my_alu|SRL_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N16
cycloneive_lcell_comb \my_alu|SRL_2~4 (
// Equation(s):
// \my_alu|SRL_2~4_combout  = (\r2[0]~reg0_q  & ((\my_alu|SRL_2~2_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~3_combout ))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\my_alu|SRL_2~3_combout ),
	.datad(\my_alu|SRL_2~2_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~4 .lut_mask = 16'hFC30;
defparam \my_alu|SRL_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N16
cycloneive_lcell_comb \my_alu|SRL_4~6 (
// Equation(s):
// \my_alu|SRL_4~6_combout  = (\r2[2]~reg0_q  & ((\my_alu|SRL_2~7_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~4_combout ))

	.dataa(gnd),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~4_combout ),
	.datad(\my_alu|SRL_2~7_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~6 .lut_mask = 16'hFC30;
defparam \my_alu|SRL_4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N2
cycloneive_lcell_comb \my_alu|SRL_8~33 (
// Equation(s):
// \my_alu|SRL_8~33_combout  = (\r2[3]~reg0_q  & (!\r2[2]~reg0_q  & (\my_alu|SRL_2~1_combout ))) # (!\r2[3]~reg0_q  & (((\my_alu|SRL_4~6_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~1_combout ),
	.datad(\my_alu|SRL_4~6_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~33 .lut_mask = 16'h7520;
defparam \my_alu|SRL_8~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N8
cycloneive_lcell_comb \my_alu|SLL_8~4 (
// Equation(s):
// \my_alu|SLL_8~4_combout  = (!\r2[3]~reg0_q  & ((\my_alu|SLL_4~1_combout ) # (\my_alu|SLL_4~2_combout )))

	.dataa(\r2[3]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_4~1_combout ),
	.datad(\my_alu|SLL_4~2_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~4 .lut_mask = 16'h5550;
defparam \my_alu|SLL_8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
cycloneive_lcell_comb \my_alu|Selector12~11 (
// Equation(s):
// \my_alu|Selector12~11_combout  = (\my_alu|Selector12~5_combout  & (\my_alu|Selector12~6_combout )) # (!\my_alu|Selector12~5_combout  & ((\my_alu|Selector12~6_combout  & ((\my_alu|SLL_8~4_combout ))) # (!\my_alu|Selector12~6_combout  & 
// (\my_alu|SRL_8~33_combout ))))

	.dataa(\my_alu|Selector12~5_combout ),
	.datab(\my_alu|Selector12~6_combout ),
	.datac(\my_alu|SRL_8~33_combout ),
	.datad(\my_alu|SLL_8~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector12~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~11 .lut_mask = 16'hDC98;
defparam \my_alu|Selector12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
cycloneive_lcell_comb \my_alu|Selector12~12 (
// Equation(s):
// \my_alu|Selector12~12_combout  = (\my_alu|Selector12~11_combout  & ((\my_alu|SLL_4~6_combout ) # ((\my_alu|Selector30~20_combout )))) # (!\my_alu|Selector12~11_combout  & (((\my_alu|SLL_4~15_combout  & !\my_alu|Selector30~20_combout ))))

	.dataa(\my_alu|Selector12~11_combout ),
	.datab(\my_alu|SLL_4~6_combout ),
	.datac(\my_alu|SLL_4~15_combout ),
	.datad(\my_alu|Selector30~20_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector12~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~12 .lut_mask = 16'hAAD8;
defparam \my_alu|Selector12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N0
cycloneive_lcell_comb \my_alu|Selector12~13 (
// Equation(s):
// \my_alu|Selector12~13_combout  = (\my_alu|Selector12~4_combout  & (((\my_alu|Selector12~3_combout )))) # (!\my_alu|Selector12~4_combout  & ((\my_alu|Selector12~3_combout  & (\my_alu|Add2~16_combout )) # (!\my_alu|Selector12~3_combout  & 
// ((\my_alu|Selector12~12_combout )))))

	.dataa(\my_alu|Selector12~4_combout ),
	.datab(\my_alu|Add2~16_combout ),
	.datac(\my_alu|Selector12~12_combout ),
	.datad(\my_alu|Selector12~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector12~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~13 .lut_mask = 16'hEE50;
defparam \my_alu|Selector12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N14
cycloneive_lcell_comb \my_alu|Selector12~14 (
// Equation(s):
// \my_alu|Selector12~14_combout  = (\my_alu|Selector12~4_combout  & ((\my_alu|Selector12~13_combout  & (\r2[8]~reg0_q )) # (!\my_alu|Selector12~13_combout  & ((\my_alu|Mult0|auto_generated|op_1~4_combout ))))) # (!\my_alu|Selector12~4_combout  & 
// (\my_alu|Selector12~13_combout ))

	.dataa(\my_alu|Selector12~4_combout ),
	.datab(\my_alu|Selector12~13_combout ),
	.datac(\r2[8]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector12~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~14 .lut_mask = 16'hE6C4;
defparam \my_alu|Selector12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N6
cycloneive_lcell_comb \my_alu|result~20 (
// Equation(s):
// \my_alu|result~20_combout  = \r2[20]~reg0_q  $ (\r1[20]~reg0_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r2[20]~reg0_q ),
	.datad(\r1[20]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|result~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~20 .lut_mask = 16'h0FF0;
defparam \my_alu|result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N8
cycloneive_lcell_comb \my_alu|Add0~40 (
// Equation(s):
// \my_alu|Add0~40_combout  = ((\r2[20]~reg0_q  $ (\r1[20]~reg0_Duplicate_1_q  $ (!\my_alu|Add0~39 )))) # (GND)
// \my_alu|Add0~41  = CARRY((\r2[20]~reg0_q  & ((\r1[20]~reg0_Duplicate_1_q ) # (!\my_alu|Add0~39 ))) # (!\r2[20]~reg0_q  & (\r1[20]~reg0_Duplicate_1_q  & !\my_alu|Add0~39 )))

	.dataa(\r2[20]~reg0_q ),
	.datab(\r1[20]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~39 ),
	.combout(\my_alu|Add0~40_combout ),
	.cout(\my_alu|Add0~41 ));
// synopsys translate_off
defparam \my_alu|Add0~40 .lut_mask = 16'h698E;
defparam \my_alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N24
cycloneive_lcell_comb \my_alu|Selector12~7 (
// Equation(s):
// \my_alu|Selector12~7_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\my_alu|Add0~40_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|Add1~40_combout ))))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Add0~40_combout ),
	.datac(\my_alu|Add1~40_combout ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~7 .lut_mask = 16'h88F5;
defparam \my_alu|Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N10
cycloneive_lcell_comb \my_alu|Selector12~8 (
// Equation(s):
// \my_alu|Selector12~8_combout  = (\alu_control[1]~reg0_q  & (((\my_alu|Selector12~7_combout )))) # (!\alu_control[1]~reg0_q  & ((\r2[20]~reg0_q  & ((\my_alu|Selector12~7_combout ) # (\r1[20]~reg0_Duplicate_1_q ))) # (!\r2[20]~reg0_q  & 
// (\my_alu|Selector12~7_combout  & \r1[20]~reg0_Duplicate_1_q ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\r2[20]~reg0_q ),
	.datac(\my_alu|Selector12~7_combout ),
	.datad(\r1[20]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|Selector12~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~8 .lut_mask = 16'hF4E0;
defparam \my_alu|Selector12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N12
cycloneive_lcell_comb \my_alu|Selector12~9 (
// Equation(s):
// \my_alu|Selector12~9_combout  = (\my_alu|Selector12~1_combout  & ((\my_alu|Selector12~2_combout  & (\my_alu|result~20_combout )) # (!\my_alu|Selector12~2_combout  & ((\my_alu|Selector12~8_combout ))))) # (!\my_alu|Selector12~1_combout  & 
// (((!\my_alu|Selector12~2_combout ))))

	.dataa(\my_alu|result~20_combout ),
	.datab(\my_alu|Selector12~1_combout ),
	.datac(\my_alu|Selector12~8_combout ),
	.datad(\my_alu|Selector12~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector12~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~9 .lut_mask = 16'h88F3;
defparam \my_alu|Selector12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N22
cycloneive_lcell_comb \my_alu|Selector12~10 (
// Equation(s):
// \my_alu|Selector12~10_combout  = (\my_alu|Selector12~9_combout  & (((\my_alu|SRL_8~32_combout ) # (!\my_alu|Selector12~0_combout )))) # (!\my_alu|Selector12~9_combout  & (\r1[31]~reg0_Duplicate_1_q  & ((\my_alu|Selector12~0_combout ))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\my_alu|Selector12~9_combout ),
	.datac(\my_alu|SRL_8~32_combout ),
	.datad(\my_alu|Selector12~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector12~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~10 .lut_mask = 16'hE2CC;
defparam \my_alu|Selector12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N20
cycloneive_lcell_comb \my_alu|Selector12~15 (
// Equation(s):
// \my_alu|Selector12~15_combout  = (\alu_control[3]~reg0_q  & (((\my_alu|Selector12~10_combout  & \my_alu|Selector5~0_combout )))) # (!\alu_control[3]~reg0_q  & ((\my_alu|Selector12~14_combout ) # ((\my_alu|Selector12~10_combout  & 
// \my_alu|Selector5~0_combout ))))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\my_alu|Selector12~14_combout ),
	.datac(\my_alu|Selector12~10_combout ),
	.datad(\my_alu|Selector5~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector12~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector12~15 .lut_mask = 16'hF444;
defparam \my_alu|Selector12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N10
cycloneive_lcell_comb \my_alu|result[20] (
// Equation(s):
// \my_alu|result [20] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [20]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector12~15_combout ))

	.dataa(\my_alu|Selector12~15_combout ),
	.datab(gnd),
	.datac(\my_alu|WideOr0~1clkctrl_outclk ),
	.datad(\my_alu|result [20]),
	.cin(gnd),
	.combout(\my_alu|result [20]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[20] .lut_mask = 16'hFA0A;
defparam \my_alu|result[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
cycloneive_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (\my_alu|result [20]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [20]),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'hFF33;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N29
dffeas \wd[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector49~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[20]~reg0 .is_wysiwyg = "true";
defparam \wd[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N5
dffeas \register|reg_storage[724] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[20]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [724]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[724] .is_wysiwyg = "true";
defparam \register|reg_storage[724] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneive_lcell_comb \register|Mux11~0 (
// Equation(s):
// \register|Mux11~0_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [628]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [596] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [628]),
	.datac(\register|reg_storage [596]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~0 .lut_mask = 16'hAAD8;
defparam \register|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneive_lcell_comb \register|Mux11~1 (
// Equation(s):
// \register|Mux11~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux11~0_combout  & ((\register|reg_storage [756]))) # (!\register|Mux11~0_combout  & (\register|reg_storage [724])))) # (!\rr1[2]~reg0_q  & (((\register|Mux11~0_combout ))))

	.dataa(\register|reg_storage [724]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [756]),
	.datad(\register|Mux11~0_combout ),
	.cin(gnd),
	.combout(\register|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~1 .lut_mask = 16'hF388;
defparam \register|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneive_lcell_comb \register|Mux11~7 (
// Equation(s):
// \register|Mux11~7_combout  = (\rr1[2]~reg0_q  & (\rr1[0]~reg0_q )) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [884])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [852])))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [884]),
	.datad(\register|reg_storage [852]),
	.cin(gnd),
	.combout(\register|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~7 .lut_mask = 16'hD9C8;
defparam \register|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneive_lcell_comb \register|Mux11~8 (
// Equation(s):
// \register|Mux11~8_combout  = (\rr1[2]~reg0_q  & ((\register|Mux11~7_combout  & (\register|reg_storage [1012])) # (!\register|Mux11~7_combout  & ((\register|reg_storage [986]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux11~7_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [1012]),
	.datac(\register|reg_storage [986]),
	.datad(\register|Mux11~7_combout ),
	.cin(gnd),
	.combout(\register|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~8 .lut_mask = 16'hDDA0;
defparam \register|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneive_lcell_comb \register|Mux11~2 (
// Equation(s):
// \register|Mux11~2_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [916]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [788] & ((!\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [788]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [916]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~2 .lut_mask = 16'hCCE2;
defparam \register|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N10
cycloneive_lcell_comb \register|Mux11~3 (
// Equation(s):
// \register|Mux11~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux11~2_combout  & (\register|reg_storage [948])) # (!\register|Mux11~2_combout  & ((\register|reg_storage [820]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux11~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [948]),
	.datac(\register|reg_storage [820]),
	.datad(\register|Mux11~2_combout ),
	.cin(gnd),
	.combout(\register|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~3 .lut_mask = 16'hDDA0;
defparam \register|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneive_lcell_comb \register|Mux11~4 (
// Equation(s):
// \register|Mux11~4_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [660]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [532]))))

	.dataa(\register|reg_storage [532]),
	.datab(\register|reg_storage [660]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~4 .lut_mask = 16'hFC0A;
defparam \register|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \register|Mux11~5 (
// Equation(s):
// \register|Mux11~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux11~4_combout  & (\register|reg_storage [692])) # (!\register|Mux11~4_combout  & ((\register|reg_storage [564]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux11~4_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [692]),
	.datac(\register|reg_storage [564]),
	.datad(\register|Mux11~4_combout ),
	.cin(gnd),
	.combout(\register|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~5 .lut_mask = 16'hDDA0;
defparam \register|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneive_lcell_comb \register|Mux11~6 (
// Equation(s):
// \register|Mux11~6_combout  = (\rr1[1]~reg0_q  & (\rr1[3]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|Mux11~3_combout )) # (!\rr1[3]~reg0_q  & ((\register|Mux11~5_combout )))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux11~3_combout ),
	.datad(\register|Mux11~5_combout ),
	.cin(gnd),
	.combout(\register|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~6 .lut_mask = 16'hD9C8;
defparam \register|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneive_lcell_comb \register|Mux11~9 (
// Equation(s):
// \register|Mux11~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux11~6_combout  & ((\register|Mux11~8_combout ))) # (!\register|Mux11~6_combout  & (\register|Mux11~1_combout )))) # (!\rr1[1]~reg0_q  & (((\register|Mux11~6_combout ))))

	.dataa(\register|Mux11~1_combout ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux11~8_combout ),
	.datad(\register|Mux11~6_combout ),
	.cin(gnd),
	.combout(\register|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~9 .lut_mask = 16'hF388;
defparam \register|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
cycloneive_lcell_comb \register|Mux11~10 (
// Equation(s):
// \register|Mux11~10_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [404]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [148]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [148]),
	.datac(\register|reg_storage [404]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~10 .lut_mask = 16'hFA44;
defparam \register|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
cycloneive_lcell_comb \register|Mux11~11 (
// Equation(s):
// \register|Mux11~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux11~10_combout  & ((\register|reg_storage [468]))) # (!\register|Mux11~10_combout  & (\register|reg_storage [212])))) # (!\rr1[1]~reg0_q  & (((\register|Mux11~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [212]),
	.datac(\register|reg_storage [468]),
	.datad(\register|Mux11~10_combout ),
	.cin(gnd),
	.combout(\register|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~11 .lut_mask = 16'hF588;
defparam \register|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneive_lcell_comb \register|Mux11~17 (
// Equation(s):
// \register|Mux11~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [244]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [180]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [180]),
	.datac(\register|reg_storage [244]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~17 .lut_mask = 16'hFA44;
defparam \register|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
cycloneive_lcell_comb \register|Mux11~18 (
// Equation(s):
// \register|Mux11~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux11~17_combout  & (\register|reg_storage [500])) # (!\register|Mux11~17_combout  & ((\register|reg_storage [436]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux11~17_combout ))))

	.dataa(\register|reg_storage [500]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [436]),
	.datad(\register|Mux11~17_combout ),
	.cin(gnd),
	.combout(\register|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~18 .lut_mask = 16'hBBC0;
defparam \register|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N24
cycloneive_lcell_comb \register|Mux11~12 (
// Equation(s):
// \register|Mux11~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [116]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [52]))))

	.dataa(\register|reg_storage [52]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [116]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~12 .lut_mask = 16'hFC22;
defparam \register|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N2
cycloneive_lcell_comb \register|Mux11~13 (
// Equation(s):
// \register|Mux11~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux11~12_combout  & (\register|reg_storage [372])) # (!\register|Mux11~12_combout  & ((\register|reg_storage [308]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux11~12_combout ))))

	.dataa(\register|reg_storage [372]),
	.datab(\register|reg_storage [308]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|Mux11~12_combout ),
	.cin(gnd),
	.combout(\register|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~13 .lut_mask = 16'hAFC0;
defparam \register|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
cycloneive_lcell_comb \register|Mux11~14 (
// Equation(s):
// \register|Mux11~14_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [276]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [20]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [20]),
	.datac(\register|reg_storage [276]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~14 .lut_mask = 16'hFA44;
defparam \register|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
cycloneive_lcell_comb \register|Mux11~15 (
// Equation(s):
// \register|Mux11~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux11~14_combout  & (\register|reg_storage [340])) # (!\register|Mux11~14_combout  & ((\register|reg_storage [84]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux11~14_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [340]),
	.datac(\register|reg_storage [84]),
	.datad(\register|Mux11~14_combout ),
	.cin(gnd),
	.combout(\register|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~15 .lut_mask = 16'hDDA0;
defparam \register|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
cycloneive_lcell_comb \register|Mux11~16 (
// Equation(s):
// \register|Mux11~16_combout  = (\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q ) # ((\register|Mux11~13_combout )))) # (!\rr1[0]~reg0_q  & (!\rr1[2]~reg0_q  & ((\register|Mux11~15_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux11~13_combout ),
	.datad(\register|Mux11~15_combout ),
	.cin(gnd),
	.combout(\register|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~16 .lut_mask = 16'hB9A8;
defparam \register|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
cycloneive_lcell_comb \register|Mux11~19 (
// Equation(s):
// \register|Mux11~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux11~16_combout  & ((\register|Mux11~18_combout ))) # (!\register|Mux11~16_combout  & (\register|Mux11~11_combout )))) # (!\rr1[2]~reg0_q  & (((\register|Mux11~16_combout ))))

	.dataa(\register|Mux11~11_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux11~18_combout ),
	.datad(\register|Mux11~16_combout ),
	.cin(gnd),
	.combout(\register|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~19 .lut_mask = 16'hF388;
defparam \register|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N0
cycloneive_lcell_comb \Selector107~0 (
// Equation(s):
// \Selector107~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux11~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux11~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux11~9_combout ),
	.datad(\register|Mux11~19_combout ),
	.cin(gnd),
	.combout(\Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector107~0 .lut_mask = 16'hA280;
defparam \Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N3
dffeas \r1[20]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector107~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[20]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[20]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[20]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N22
cycloneive_lcell_comb \my_alu|SLL_2~41 (
// Equation(s):
// \my_alu|SLL_2~41_combout  = (\r2[1]~reg0_q  & ((\r1[20]~reg0_Duplicate_1_q ))) # (!\r2[1]~reg0_q  & (\r1[22]~reg0_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\r1[22]~reg0_Duplicate_1_q ),
	.datac(\r1[20]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~41 .lut_mask = 16'hF0CC;
defparam \my_alu|SLL_2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N26
cycloneive_lcell_comb \my_alu|SLL_2~44 (
// Equation(s):
// \my_alu|SLL_2~44_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~41_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~43_combout )))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~41_combout ),
	.datad(\my_alu|SLL_2~43_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~44 .lut_mask = 16'hF5A0;
defparam \my_alu|SLL_2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_lcell_comb \my_alu|SLL_2~9 (
// Equation(s):
// \my_alu|SLL_2~9_combout  = (\my_alu|SLL_2~2_combout ) # ((\r2[1]~reg0_q  & \my_alu|SLL_1~0_combout ))

	.dataa(\my_alu|SLL_2~2_combout ),
	.datab(gnd),
	.datac(\r2[1]~reg0_q ),
	.datad(\my_alu|SLL_1~0_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~9 .lut_mask = 16'hFAAA;
defparam \my_alu|SLL_2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \my_alu|SLL_8~13 (
// Equation(s):
// \my_alu|SLL_8~13_combout  = (\r2[3]~reg0_q  & (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~9_combout )))) # (!\r2[3]~reg0_q  & (((\my_alu|SLL_4~5_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SLL_4~5_combout ),
	.datad(\my_alu|SLL_2~9_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~13 .lut_mask = 16'h7430;
defparam \my_alu|SLL_8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N8
cycloneive_lcell_comb \my_alu|SLL_1~2 (
// Equation(s):
// \my_alu|SLL_1~2_combout  = (\r2[0]~reg0_q  & (\r1[26]~reg0_Duplicate_1_q )) # (!\r2[0]~reg0_q  & ((\r1[27]~reg0_Duplicate_1_q )))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\r1[26]~reg0_Duplicate_1_q ),
	.datad(\r1[27]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_1~2 .lut_mask = 16'hF5A0;
defparam \my_alu|SLL_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N2
cycloneive_lcell_comb \my_alu|SLL_2~51 (
// Equation(s):
// \my_alu|SLL_2~51_combout  = (\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & (\r1[24]~reg0_Duplicate_1_q )) # (!\r2[0]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q )))))

	.dataa(\r2[0]~reg0_q ),
	.datab(\r1[24]~reg0_Duplicate_1_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[25]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~51 .lut_mask = 16'hD080;
defparam \my_alu|SLL_2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N10
cycloneive_lcell_comb \my_alu|SLL_2~52 (
// Equation(s):
// \my_alu|SLL_2~52_combout  = (\my_alu|SLL_2~51_combout ) # ((!\r2[1]~reg0_q  & \my_alu|SLL_1~2_combout ))

	.dataa(gnd),
	.datab(\r2[1]~reg0_q ),
	.datac(\my_alu|SLL_1~2_combout ),
	.datad(\my_alu|SLL_2~51_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~52 .lut_mask = 16'hFF30;
defparam \my_alu|SLL_2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \my_alu|Selector5~1 (
// Equation(s):
// \my_alu|Selector5~1_combout  = (\my_alu|Selector7~1_combout  & (((!\my_alu|Selector7~0_combout )))) # (!\my_alu|Selector7~1_combout  & ((\my_alu|Selector7~0_combout  & ((\my_alu|SLL_4~14_combout ))) # (!\my_alu|Selector7~0_combout  & 
// (\my_alu|SLL_2~52_combout ))))

	.dataa(\my_alu|SLL_2~52_combout ),
	.datab(\my_alu|SLL_4~14_combout ),
	.datac(\my_alu|Selector7~1_combout ),
	.datad(\my_alu|Selector7~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~1 .lut_mask = 16'h0CFA;
defparam \my_alu|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \my_alu|Selector5~2 (
// Equation(s):
// \my_alu|Selector5~2_combout  = (\my_alu|Selector7~1_combout  & ((\my_alu|Selector5~1_combout  & (\my_alu|SLL_2~44_combout )) # (!\my_alu|Selector5~1_combout  & ((\my_alu|SLL_8~13_combout ))))) # (!\my_alu|Selector7~1_combout  & 
// (((\my_alu|Selector5~1_combout ))))

	.dataa(\my_alu|Selector7~1_combout ),
	.datab(\my_alu|SLL_2~44_combout ),
	.datac(\my_alu|SLL_8~13_combout ),
	.datad(\my_alu|Selector5~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~2 .lut_mask = 16'hDDA0;
defparam \my_alu|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \my_alu|SRL_8~45 (
// Equation(s):
// \my_alu|SRL_8~45_combout  = (\r2[2]~reg0_q  & (!\r2[0]~reg0_q  & (!\r2[1]~reg0_q  & \r1[31]~reg0_Duplicate_1_q )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~45 .lut_mask = 16'h0200;
defparam \my_alu|SRL_8~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \my_alu|SRL_8~46 (
// Equation(s):
// \my_alu|SRL_8~46_combout  = (!\r2[3]~reg0_q  & ((\my_alu|SRL_8~45_combout ) # ((\my_alu|SRL_2~46_combout  & !\r2[2]~reg0_q ))))

	.dataa(\my_alu|SRL_2~46_combout ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_8~45_combout ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~46 .lut_mask = 16'h00F2;
defparam \my_alu|SRL_8~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneive_lcell_comb \my_alu|Selector5~3 (
// Equation(s):
// \my_alu|Selector5~3_combout  = (\my_alu|Selector7~2_combout  & ((\alu_control[0]~reg0_q  & ((!\my_alu|SRL_8~46_combout ))) # (!\alu_control[0]~reg0_q  & (!\my_alu|Selector5~2_combout )))) # (!\my_alu|Selector7~2_combout  & (((\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Selector7~2_combout ),
	.datab(\my_alu|Selector5~2_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|SRL_8~46_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~3 .lut_mask = 16'h52F2;
defparam \my_alu|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneive_lcell_comb \my_alu|Selector5~4 (
// Equation(s):
// \my_alu|Selector5~4_combout  = (\my_alu|Selector5~3_combout  & (!\alu_control[1]~reg0_q  & ((\my_alu|Mult0|auto_generated|op_1~18_combout )))) # (!\my_alu|Selector5~3_combout  & ((\alu_control[1]~reg0_q ) # ((\r2[15]~reg0_q ))))

	.dataa(\my_alu|Selector5~3_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\r2[15]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~4 .lut_mask = 16'h7654;
defparam \my_alu|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneive_lcell_comb \my_alu|Selector5~5 (
// Equation(s):
// \my_alu|Selector5~5_combout  = (!\alu_control[3]~reg0_q  & ((\alu_control[2]~reg0_q  & (\my_alu|Selector5~4_combout )) # (!\alu_control[2]~reg0_q  & ((\my_alu|Add2~30_combout )))))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\my_alu|Selector5~4_combout ),
	.datac(\alu_control[2]~reg0_q ),
	.datad(\my_alu|Add2~30_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~5 .lut_mask = 16'h4540;
defparam \my_alu|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
cycloneive_lcell_comb \my_alu|result~27 (
// Equation(s):
// \my_alu|result~27_combout  = \r2[27]~reg0_q  $ (\r1[27]~reg0_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r2[27]~reg0_q ),
	.datad(\r1[27]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|result~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~27 .lut_mask = 16'h0FF0;
defparam \my_alu|result~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
cycloneive_lcell_comb \my_alu|Selector5~6 (
// Equation(s):
// \my_alu|Selector5~6_combout  = (\alu_control[1]~reg0_q  & (!\alu_control[0]~reg0_q )) # (!\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\r2[27]~reg0_q  & \r1[27]~reg0_Duplicate_1_q )) # (!\alu_control[0]~reg0_q  & ((\r2[27]~reg0_q ) # 
// (\r1[27]~reg0_Duplicate_1_q )))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\r2[27]~reg0_q ),
	.datad(\r1[27]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~6 .lut_mask = 16'h7332;
defparam \my_alu|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
cycloneive_lcell_comb \my_alu|Selector5~7 (
// Equation(s):
// \my_alu|Selector5~7_combout  = (\alu_control[1]~reg0_q  & ((\my_alu|Selector5~6_combout  & ((\my_alu|Add1~54_combout ))) # (!\my_alu|Selector5~6_combout  & (\my_alu|Add0~54_combout )))) # (!\alu_control[1]~reg0_q  & (((\my_alu|Selector5~6_combout ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Add0~54_combout ),
	.datac(\my_alu|Selector5~6_combout ),
	.datad(\my_alu|Add1~54_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~7 .lut_mask = 16'hF858;
defparam \my_alu|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
cycloneive_lcell_comb \my_alu|Selector5~8 (
// Equation(s):
// \my_alu|Selector5~8_combout  = (\my_alu|Selector12~2_combout  & (\my_alu|result~27_combout  & ((\my_alu|Selector12~1_combout )))) # (!\my_alu|Selector12~2_combout  & (((\my_alu|Selector5~7_combout ) # (!\my_alu|Selector12~1_combout ))))

	.dataa(\my_alu|Selector12~2_combout ),
	.datab(\my_alu|result~27_combout ),
	.datac(\my_alu|Selector5~7_combout ),
	.datad(\my_alu|Selector12~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~8 .lut_mask = 16'hD855;
defparam \my_alu|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \my_alu|SRL_8~56 (
// Equation(s):
// \my_alu|SRL_8~56_combout  = (\r2[3]~reg0_q  & (((\r1[31]~reg0_Duplicate_1_q )))) # (!\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & ((\r1[31]~reg0_Duplicate_1_q ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~46_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~46_combout ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~56 .lut_mask = 16'hFE10;
defparam \my_alu|SRL_8~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneive_lcell_comb \my_alu|Selector5~9 (
// Equation(s):
// \my_alu|Selector5~9_combout  = (\my_alu|Selector12~0_combout  & ((\my_alu|Selector5~8_combout  & ((\my_alu|SRL_8~56_combout ))) # (!\my_alu|Selector5~8_combout  & (\r1[31]~reg0_Duplicate_1_q )))) # (!\my_alu|Selector12~0_combout  & 
// (((\my_alu|Selector5~8_combout ))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\my_alu|Selector12~0_combout ),
	.datac(\my_alu|Selector5~8_combout ),
	.datad(\my_alu|SRL_8~56_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~9 .lut_mask = 16'hF838;
defparam \my_alu|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneive_lcell_comb \my_alu|Selector5~10 (
// Equation(s):
// \my_alu|Selector5~10_combout  = (\my_alu|Selector5~5_combout ) # ((\my_alu|Selector5~9_combout  & \my_alu|Selector5~0_combout ))

	.dataa(\my_alu|Selector5~5_combout ),
	.datab(\my_alu|Selector5~9_combout ),
	.datac(gnd),
	.datad(\my_alu|Selector5~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector5~10 .lut_mask = 16'hEEAA;
defparam \my_alu|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneive_lcell_comb \my_alu|result[27] (
// Equation(s):
// \my_alu|result [27] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [27])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector5~10_combout )))

	.dataa(\my_alu|result [27]),
	.datab(\my_alu|Selector5~10_combout ),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [27]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[27] .lut_mask = 16'hAACC;
defparam \my_alu|result[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\my_alu|result [27]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [27]),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hFF0F;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N5
dffeas \wd[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[27]~reg0 .is_wysiwyg = "true";
defparam \wd[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N25
dffeas \register|reg_storage[923] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[27]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [923]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[923] .is_wysiwyg = "true";
defparam \register|reg_storage[923] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneive_lcell_comb \register|Mux4~15 (
// Equation(s):
// \register|Mux4~15_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [859])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [795])))))

	.dataa(\register|reg_storage [859]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [795]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~15 .lut_mask = 16'hEE30;
defparam \register|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneive_lcell_comb \register|Mux4~16 (
// Equation(s):
// \register|Mux4~16_combout  = (\rr1[0]~reg0_q  & ((\register|Mux4~15_combout  & ((\register|reg_storage [891]))) # (!\register|Mux4~15_combout  & (\register|reg_storage [827])))) # (!\rr1[0]~reg0_q  & (((\register|Mux4~15_combout ))))

	.dataa(\register|reg_storage [827]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [891]),
	.datad(\register|Mux4~15_combout ),
	.cin(gnd),
	.combout(\register|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~16 .lut_mask = 16'hF388;
defparam \register|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneive_lcell_comb \register|Mux4~17 (
// Equation(s):
// \register|Mux4~17_combout  = (\register|Mux2~3_combout  & ((\register|Mux2~4_combout  & (\register|reg_storage [1019])) # (!\register|Mux2~4_combout  & ((\register|Mux4~16_combout ))))) # (!\register|Mux2~3_combout  & (!\register|Mux2~4_combout ))

	.dataa(\register|Mux2~3_combout ),
	.datab(\register|Mux2~4_combout ),
	.datac(\register|reg_storage [1019]),
	.datad(\register|Mux4~16_combout ),
	.cin(gnd),
	.combout(\register|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~17 .lut_mask = 16'hB391;
defparam \register|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneive_lcell_comb \register|Mux4~18 (
// Equation(s):
// \register|Mux4~18_combout  = (\register|Mux2~2_combout  & (((\register|Mux4~17_combout )))) # (!\register|Mux2~2_combout  & ((\register|Mux4~17_combout  & (\register|reg_storage [923])) # (!\register|Mux4~17_combout  & ((\register|reg_storage [955])))))

	.dataa(\register|reg_storage [923]),
	.datab(\register|Mux2~2_combout ),
	.datac(\register|reg_storage [955]),
	.datad(\register|Mux4~17_combout ),
	.cin(gnd),
	.combout(\register|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~18 .lut_mask = 16'hEE30;
defparam \register|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneive_lcell_comb \register|Mux4~12 (
// Equation(s):
// \register|Mux4~12_combout  = (\rr1[1]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [571])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [539])))))

	.dataa(\register|reg_storage [571]),
	.datab(\register|reg_storage [539]),
	.datac(\rr1[1]~reg0_q ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~12 .lut_mask = 16'hFA0C;
defparam \register|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneive_lcell_comb \register|Mux4~13 (
// Equation(s):
// \register|Mux4~13_combout  = (\register|Mux4~12_combout  & ((\register|reg_storage [635]) # ((!\rr1[1]~reg0_q )))) # (!\register|Mux4~12_combout  & (((\rr1[1]~reg0_q  & \register|reg_storage [603]))))

	.dataa(\register|Mux4~12_combout ),
	.datab(\register|reg_storage [635]),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|reg_storage [603]),
	.cin(gnd),
	.combout(\register|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~13 .lut_mask = 16'hDA8A;
defparam \register|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneive_lcell_comb \register|Mux4~10 (
// Equation(s):
// \register|Mux4~10_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [731])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [667])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [731]),
	.datac(\register|reg_storage [667]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~10 .lut_mask = 16'hEE50;
defparam \register|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneive_lcell_comb \register|Mux4~11 (
// Equation(s):
// \register|Mux4~11_combout  = (\rr1[0]~reg0_q  & ((\register|Mux4~10_combout  & ((\register|reg_storage [763]))) # (!\register|Mux4~10_combout  & (\register|reg_storage [699])))) # (!\rr1[0]~reg0_q  & (((\register|Mux4~10_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [699]),
	.datac(\register|reg_storage [763]),
	.datad(\register|Mux4~10_combout ),
	.cin(gnd),
	.combout(\register|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~11 .lut_mask = 16'hF588;
defparam \register|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N24
cycloneive_lcell_comb \register|Mux4~14 (
// Equation(s):
// \register|Mux4~14_combout  = (\register|Mux2~0_combout  & ((\register|Mux2~1_combout ) # ((\register|Mux4~11_combout )))) # (!\register|Mux2~0_combout  & (!\register|Mux2~1_combout  & (\register|Mux4~13_combout )))

	.dataa(\register|Mux2~0_combout ),
	.datab(\register|Mux2~1_combout ),
	.datac(\register|Mux4~13_combout ),
	.datad(\register|Mux4~11_combout ),
	.cin(gnd),
	.combout(\register|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~14 .lut_mask = 16'hBA98;
defparam \register|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N0
cycloneive_lcell_comb \register|Mux4~0 (
// Equation(s):
// \register|Mux4~0_combout  = (\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q ) # ((\register|reg_storage [315])))) # (!\rr1[3]~reg0_q  & (!\rr1[2]~reg0_q  & (\register|reg_storage [59])))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [59]),
	.datad(\register|reg_storage [315]),
	.cin(gnd),
	.combout(\register|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~0 .lut_mask = 16'hBA98;
defparam \register|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N24
cycloneive_lcell_comb \register|Mux4~1 (
// Equation(s):
// \register|Mux4~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux4~0_combout  & (\register|reg_storage [443])) # (!\register|Mux4~0_combout  & ((\register|reg_storage [187]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux4~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [443]),
	.datac(\register|reg_storage [187]),
	.datad(\register|Mux4~0_combout ),
	.cin(gnd),
	.combout(\register|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~1 .lut_mask = 16'hDDA0;
defparam \register|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N14
cycloneive_lcell_comb \register|Mux4~7 (
// Equation(s):
// \register|Mux4~7_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [251])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [123])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [251]),
	.datac(\register|reg_storage [123]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~7 .lut_mask = 16'hEE50;
defparam \register|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N12
cycloneive_lcell_comb \register|Mux4~8 (
// Equation(s):
// \register|Mux4~8_combout  = (\rr1[3]~reg0_q  & ((\register|Mux4~7_combout  & (\register|reg_storage [507])) # (!\register|Mux4~7_combout  & ((\register|reg_storage [379]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux4~7_combout ))))

	.dataa(\register|reg_storage [507]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [379]),
	.datad(\register|Mux4~7_combout ),
	.cin(gnd),
	.combout(\register|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~8 .lut_mask = 16'hBBC0;
defparam \register|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
cycloneive_lcell_comb \register|Mux4~4 (
// Equation(s):
// \register|Mux4~4_combout  = (\rr1[2]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [283]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [27]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [27]),
	.datac(\register|reg_storage [283]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~4 .lut_mask = 16'hFA44;
defparam \register|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneive_lcell_comb \register|Mux4~5 (
// Equation(s):
// \register|Mux4~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux4~4_combout  & ((\register|reg_storage [411]))) # (!\register|Mux4~4_combout  & (\register|reg_storage [155])))) # (!\rr1[2]~reg0_q  & (((\register|Mux4~4_combout ))))

	.dataa(\register|reg_storage [155]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [411]),
	.datad(\register|Mux4~4_combout ),
	.cin(gnd),
	.combout(\register|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~5 .lut_mask = 16'hF388;
defparam \register|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneive_lcell_comb \register|Mux4~2 (
// Equation(s):
// \register|Mux4~2_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [219]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [91]))))

	.dataa(\register|reg_storage [91]),
	.datab(\register|reg_storage [219]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~2 .lut_mask = 16'hFC0A;
defparam \register|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
cycloneive_lcell_comb \register|Mux4~3 (
// Equation(s):
// \register|Mux4~3_combout  = (\rr1[3]~reg0_q  & ((\register|Mux4~2_combout  & ((\register|reg_storage [475]))) # (!\register|Mux4~2_combout  & (\register|reg_storage [347])))) # (!\rr1[3]~reg0_q  & (((\register|Mux4~2_combout ))))

	.dataa(\register|reg_storage [347]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [475]),
	.datad(\register|Mux4~2_combout ),
	.cin(gnd),
	.combout(\register|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~3 .lut_mask = 16'hF388;
defparam \register|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneive_lcell_comb \register|Mux4~6 (
// Equation(s):
// \register|Mux4~6_combout  = (\rr1[0]~reg0_q  & (\rr1[1]~reg0_q )) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|Mux4~3_combout ))) # (!\rr1[1]~reg0_q  & (\register|Mux4~5_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux4~5_combout ),
	.datad(\register|Mux4~3_combout ),
	.cin(gnd),
	.combout(\register|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~6 .lut_mask = 16'hDC98;
defparam \register|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N30
cycloneive_lcell_comb \register|Mux4~9 (
// Equation(s):
// \register|Mux4~9_combout  = (\rr1[0]~reg0_q  & ((\register|Mux4~6_combout  & ((\register|Mux4~8_combout ))) # (!\register|Mux4~6_combout  & (\register|Mux4~1_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux4~6_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux4~1_combout ),
	.datac(\register|Mux4~8_combout ),
	.datad(\register|Mux4~6_combout ),
	.cin(gnd),
	.combout(\register|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~9 .lut_mask = 16'hF588;
defparam \register|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N2
cycloneive_lcell_comb \register|Mux4~19 (
// Equation(s):
// \register|Mux4~19_combout  = (\register|Mux2~1_combout  & ((\register|Mux4~14_combout  & (\register|Mux4~18_combout )) # (!\register|Mux4~14_combout  & ((\register|Mux4~9_combout ))))) # (!\register|Mux2~1_combout  & (((\register|Mux4~14_combout ))))

	.dataa(\register|Mux4~18_combout ),
	.datab(\register|Mux2~1_combout ),
	.datac(\register|Mux4~14_combout ),
	.datad(\register|Mux4~9_combout ),
	.cin(gnd),
	.combout(\register|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux4~19 .lut_mask = 16'hBCB0;
defparam \register|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N20
cycloneive_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (\S[1]~reg0_q  & \register|Mux4~19_combout )

	.dataa(\S[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\register|Mux4~19_combout ),
	.cin(gnd),
	.combout(\Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = 16'hAA00;
defparam \Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N21
dffeas \r1[27]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector100~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[27]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[27]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[27]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N24
cycloneive_lcell_comb \my_alu|SRL_2~5 (
// Equation(s):
// \my_alu|SRL_2~5_combout  = (\r2[1]~reg0_q  & (\r1[27]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\r1[27]~reg0_Duplicate_1_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[25]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~5 .lut_mask = 16'hCFC0;
defparam \my_alu|SRL_2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N2
cycloneive_lcell_comb \my_alu|SRL_4~0 (
// Equation(s):
// \my_alu|SRL_4~0_combout  = (!\r2[2]~reg0_q  & ((\r2[0]~reg0_q  & ((\my_alu|SRL_2~29_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~5_combout ))))

	.dataa(\r2[0]~reg0_q ),
	.datab(\my_alu|SRL_2~5_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SRL_2~29_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~0 .lut_mask = 16'h0E04;
defparam \my_alu|SRL_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N16
cycloneive_lcell_comb \my_alu|SRL_8~54 (
// Equation(s):
// \my_alu|SRL_8~54_combout  = (\r2[3]~reg0_q  & (((\r1[31]~reg0_Duplicate_1_q )))) # (!\r2[3]~reg0_q  & ((\my_alu|SRL_4~1_combout ) # ((\my_alu|SRL_4~0_combout ))))

	.dataa(\my_alu|SRL_4~1_combout ),
	.datab(\r2[3]~reg0_q ),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\my_alu|SRL_4~0_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~54 .lut_mask = 16'hF3E2;
defparam \my_alu|SRL_8~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \my_alu|Selector30~4 (
// Equation(s):
// \my_alu|Selector30~4_combout  = (\alu_control[2]~reg0_q ) # (!\alu_control[3]~reg0_q )

	.dataa(gnd),
	.datab(\alu_control[2]~reg0_q ),
	.datac(gnd),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~4 .lut_mask = 16'hCCFF;
defparam \my_alu|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N16
cycloneive_lcell_comb \my_alu|Add0~16 (
// Equation(s):
// \my_alu|Add0~16_combout  = ((\r2[8]~reg0_q  $ (\r1[8]~reg0_Duplicate_2_q  $ (!\my_alu|Add0~15 )))) # (GND)
// \my_alu|Add0~17  = CARRY((\r2[8]~reg0_q  & ((\r1[8]~reg0_Duplicate_2_q ) # (!\my_alu|Add0~15 ))) # (!\r2[8]~reg0_q  & (\r1[8]~reg0_Duplicate_2_q  & !\my_alu|Add0~15 )))

	.dataa(\r2[8]~reg0_q ),
	.datab(\r1[8]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~15 ),
	.combout(\my_alu|Add0~16_combout ),
	.cout(\my_alu|Add0~17 ));
// synopsys translate_off
defparam \my_alu|Add0~16 .lut_mask = 16'h698E;
defparam \my_alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N18
cycloneive_lcell_comb \my_alu|Add0~18 (
// Equation(s):
// \my_alu|Add0~18_combout  = (\r1[9]~reg0_Duplicate_2_q  & ((\r2[9]~reg0_q  & (\my_alu|Add0~17  & VCC)) # (!\r2[9]~reg0_q  & (!\my_alu|Add0~17 )))) # (!\r1[9]~reg0_Duplicate_2_q  & ((\r2[9]~reg0_q  & (!\my_alu|Add0~17 )) # (!\r2[9]~reg0_q  & 
// ((\my_alu|Add0~17 ) # (GND)))))
// \my_alu|Add0~19  = CARRY((\r1[9]~reg0_Duplicate_2_q  & (!\r2[9]~reg0_q  & !\my_alu|Add0~17 )) # (!\r1[9]~reg0_Duplicate_2_q  & ((!\my_alu|Add0~17 ) # (!\r2[9]~reg0_q ))))

	.dataa(\r1[9]~reg0_Duplicate_2_q ),
	.datab(\r2[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~17 ),
	.combout(\my_alu|Add0~18_combout ),
	.cout(\my_alu|Add0~19 ));
// synopsys translate_off
defparam \my_alu|Add0~18 .lut_mask = 16'h9617;
defparam \my_alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N16
cycloneive_lcell_comb \my_alu|Add1~16 (
// Equation(s):
// \my_alu|Add1~16_combout  = ((\r1[8]~reg0_Duplicate_2_q  $ (\r2[8]~reg0_q  $ (\my_alu|Add1~15 )))) # (GND)
// \my_alu|Add1~17  = CARRY((\r1[8]~reg0_Duplicate_2_q  & ((!\my_alu|Add1~15 ) # (!\r2[8]~reg0_q ))) # (!\r1[8]~reg0_Duplicate_2_q  & (!\r2[8]~reg0_q  & !\my_alu|Add1~15 )))

	.dataa(\r1[8]~reg0_Duplicate_2_q ),
	.datab(\r2[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~15 ),
	.combout(\my_alu|Add1~16_combout ),
	.cout(\my_alu|Add1~17 ));
// synopsys translate_off
defparam \my_alu|Add1~16 .lut_mask = 16'h962B;
defparam \my_alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N18
cycloneive_lcell_comb \my_alu|Add1~18 (
// Equation(s):
// \my_alu|Add1~18_combout  = (\r2[9]~reg0_q  & ((\r1[9]~reg0_Duplicate_2_q  & (!\my_alu|Add1~17 )) # (!\r1[9]~reg0_Duplicate_2_q  & ((\my_alu|Add1~17 ) # (GND))))) # (!\r2[9]~reg0_q  & ((\r1[9]~reg0_Duplicate_2_q  & (\my_alu|Add1~17  & VCC)) # 
// (!\r1[9]~reg0_Duplicate_2_q  & (!\my_alu|Add1~17 ))))
// \my_alu|Add1~19  = CARRY((\r2[9]~reg0_q  & ((!\my_alu|Add1~17 ) # (!\r1[9]~reg0_Duplicate_2_q ))) # (!\r2[9]~reg0_q  & (!\r1[9]~reg0_Duplicate_2_q  & !\my_alu|Add1~17 )))

	.dataa(\r2[9]~reg0_q ),
	.datab(\r1[9]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~17 ),
	.combout(\my_alu|Add1~18_combout ),
	.cout(\my_alu|Add1~19 ));
// synopsys translate_off
defparam \my_alu|Add1~18 .lut_mask = 16'h692B;
defparam \my_alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N12
cycloneive_lcell_comb \my_alu|Selector24~2 (
// Equation(s):
// \my_alu|Selector24~2_combout  = (\alu_control[0]~reg0_q  & (\my_alu|Add0~18_combout  & ((\alu_control[1]~reg0_q )))) # (!\alu_control[0]~reg0_q  & (((\my_alu|Add1~18_combout ) # (!\alu_control[1]~reg0_q ))))

	.dataa(\my_alu|Add0~18_combout ),
	.datab(\my_alu|Add1~18_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~2 .lut_mask = 16'hAC0F;
defparam \my_alu|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N30
cycloneive_lcell_comb \my_alu|Selector24~3 (
// Equation(s):
// \my_alu|Selector24~3_combout  = (\r2[9]~reg0_q  & ((\my_alu|Selector24~2_combout ) # ((\r1[9]~reg0_Duplicate_2_q  & !\alu_control[1]~reg0_q )))) # (!\r2[9]~reg0_q  & (\my_alu|Selector24~2_combout  & ((\r1[9]~reg0_Duplicate_2_q ) # (\alu_control[1]~reg0_q 
// ))))

	.dataa(\r2[9]~reg0_q ),
	.datab(\my_alu|Selector24~2_combout ),
	.datac(\r1[9]~reg0_Duplicate_2_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~3 .lut_mask = 16'hCCE8;
defparam \my_alu|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N6
cycloneive_lcell_comb \my_alu|Selector24~1 (
// Equation(s):
// \my_alu|Selector24~1_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [9])

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|Mult0|auto_generated|w513w [9]),
	.cin(gnd),
	.combout(\my_alu|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~1 .lut_mask = 16'hCC00;
defparam \my_alu|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N28
cycloneive_lcell_comb \my_alu|Selector24~4 (
// Equation(s):
// \my_alu|Selector24~4_combout  = (\my_alu|Selector30~3_combout  & (((\my_alu|Selector24~1_combout  & \my_alu|Selector30~2_combout )))) # (!\my_alu|Selector30~3_combout  & ((\my_alu|Selector24~3_combout ) # ((!\my_alu|Selector30~2_combout ))))

	.dataa(\my_alu|Selector30~3_combout ),
	.datab(\my_alu|Selector24~3_combout ),
	.datac(\my_alu|Selector24~1_combout ),
	.datad(\my_alu|Selector30~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~4 .lut_mask = 16'hE455;
defparam \my_alu|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N10
cycloneive_lcell_comb \my_alu|Selector24~5 (
// Equation(s):
// \my_alu|Selector24~5_combout  = (\my_alu|Selector30~1_combout  & ((\my_alu|Selector24~4_combout  & (\my_alu|SRL_8~42_combout )) # (!\my_alu|Selector24~4_combout  & ((\my_alu|SLL_8~11_combout ))))) # (!\my_alu|Selector30~1_combout  & 
// (\my_alu|Selector24~4_combout ))

	.dataa(\my_alu|Selector30~1_combout ),
	.datab(\my_alu|Selector24~4_combout ),
	.datac(\my_alu|SRL_8~42_combout ),
	.datad(\my_alu|SLL_8~11_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~5 .lut_mask = 16'hE6C4;
defparam \my_alu|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N4
cycloneive_lcell_comb \my_alu|Selector24~6 (
// Equation(s):
// \my_alu|Selector24~6_combout  = (\my_alu|Selector30~4_combout  & ((\my_alu|Selector30~5_combout  & (\r1[9]~reg0_Duplicate_2_q )) # (!\my_alu|Selector30~5_combout  & ((\my_alu|Selector24~5_combout ))))) # (!\my_alu|Selector30~4_combout  & 
// (((!\my_alu|Selector30~5_combout ))))

	.dataa(\my_alu|Selector30~4_combout ),
	.datab(\r1[9]~reg0_Duplicate_2_q ),
	.datac(\my_alu|Selector30~5_combout ),
	.datad(\my_alu|Selector24~5_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~6 .lut_mask = 16'h8F85;
defparam \my_alu|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N24
cycloneive_lcell_comb \my_alu|Selector24~0 (
// Equation(s):
// \my_alu|Selector24~0_combout  = (\alu_control[0]~reg0_q  & (\r1[9]~reg0_Duplicate_2_q  $ (\r2[9]~reg0_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\r1[9]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(\r2[9]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~0 .lut_mask = 16'h2288;
defparam \my_alu|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N22
cycloneive_lcell_comb \my_alu|Selector24~7 (
// Equation(s):
// \my_alu|Selector24~7_combout  = (\my_alu|Selector30~0_combout  & ((\my_alu|Selector24~6_combout  & ((\my_alu|Selector24~0_combout ))) # (!\my_alu|Selector24~6_combout  & (\my_alu|SRL_8~54_combout )))) # (!\my_alu|Selector30~0_combout  & 
// (((\my_alu|Selector24~6_combout ))))

	.dataa(\my_alu|Selector30~0_combout ),
	.datab(\my_alu|SRL_8~54_combout ),
	.datac(\my_alu|Selector24~6_combout ),
	.datad(\my_alu|Selector24~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~7 .lut_mask = 16'hF858;
defparam \my_alu|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N30
cycloneive_lcell_comb \my_alu|SRL_2~27 (
// Equation(s):
// \my_alu|SRL_2~27_combout  = (\r2[1]~reg0_q  & (\r1[20]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[18]~reg0_Duplicate_1_q )))

	.dataa(\r2[1]~reg0_q ),
	.datab(gnd),
	.datac(\r1[20]~reg0_Duplicate_1_q ),
	.datad(\r1[18]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~27 .lut_mask = 16'hF5A0;
defparam \my_alu|SRL_2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N20
cycloneive_lcell_comb \my_alu|SRL_2~8 (
// Equation(s):
// \my_alu|SRL_2~8_combout  = (\r2[1]~reg0_q  & ((\r1[19]~reg0_Duplicate_1_q ))) # (!\r2[1]~reg0_q  & (\r1[17]~reg0_Duplicate_2_q ))

	.dataa(gnd),
	.datab(\r1[17]~reg0_Duplicate_2_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[19]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~8 .lut_mask = 16'hFC0C;
defparam \my_alu|SRL_2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N0
cycloneive_lcell_comb \my_alu|SRL_2~28 (
// Equation(s):
// \my_alu|SRL_2~28_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~27_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~8_combout )))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~27_combout ),
	.datad(\my_alu|SRL_2~8_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~28 .lut_mask = 16'hF5A0;
defparam \my_alu|SRL_2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N8
cycloneive_lcell_comb \my_alu|Selector24~9 (
// Equation(s):
// \my_alu|Selector24~9_combout  = (!\r2[2]~reg0_q  & ((\r2[3]~reg0_q  & (\my_alu|SRL_2~28_combout )) # (!\r2[3]~reg0_q  & ((\my_alu|SRL_2~24_combout )))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SRL_2~28_combout ),
	.datad(\my_alu|SRL_2~24_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector24~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~9 .lut_mask = 16'h5140;
defparam \my_alu|Selector24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N14
cycloneive_lcell_comb \my_alu|SRL_2~19 (
// Equation(s):
// \my_alu|SRL_2~19_combout  = (\r2[1]~reg0_q  & ((\r1[16]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[14]~reg0_Duplicate_2_q ))

	.dataa(\r1[14]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[16]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~19 .lut_mask = 16'hFA0A;
defparam \my_alu|SRL_2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N8
cycloneive_lcell_comb \my_alu|SRL_2~20 (
// Equation(s):
// \my_alu|SRL_2~20_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~19_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~13_combout )))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~19_combout ),
	.datad(\my_alu|SRL_2~13_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~20 .lut_mask = 16'hF5A0;
defparam \my_alu|SRL_2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N20
cycloneive_lcell_comb \my_alu|Selector24~8 (
// Equation(s):
// \my_alu|Selector24~8_combout  = (\r2[2]~reg0_q  & ((\r2[3]~reg0_q  & (\my_alu|SRL_2~26_combout )) # (!\r2[3]~reg0_q  & ((\my_alu|SRL_2~20_combout )))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SRL_2~26_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SRL_2~20_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector24~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~8 .lut_mask = 16'hD080;
defparam \my_alu|Selector24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N2
cycloneive_lcell_comb \my_alu|Selector24~10 (
// Equation(s):
// \my_alu|Selector24~10_combout  = (\my_alu|Selector30~8_combout  & (\my_alu|Selector24~7_combout )) # (!\my_alu|Selector30~8_combout  & (((\my_alu|Selector24~9_combout ) # (\my_alu|Selector24~8_combout ))))

	.dataa(\my_alu|Selector24~7_combout ),
	.datab(\my_alu|Selector24~9_combout ),
	.datac(\my_alu|Selector30~8_combout ),
	.datad(\my_alu|Selector24~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector24~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector24~10 .lut_mask = 16'hAFAC;
defparam \my_alu|Selector24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N18
cycloneive_lcell_comb \my_alu|result[9] (
// Equation(s):
// \my_alu|result [9] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [9]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector24~10_combout ))

	.dataa(\my_alu|WideOr0~1clkctrl_outclk ),
	.datab(\my_alu|Selector24~10_combout ),
	.datac(gnd),
	.datad(\my_alu|result [9]),
	.cin(gnd),
	.combout(\my_alu|result [9]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[9] .lut_mask = 16'hEE44;
defparam \my_alu|result[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N0
cycloneive_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = (\my_alu|result [9]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [9]),
	.cin(gnd),
	.combout(\Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~0 .lut_mask = 16'hFF0F;
defparam \Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N1
dffeas \wd[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector60~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[9]~reg0 .is_wysiwyg = "true";
defparam \wd[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N2
cycloneive_lcell_comb \register|reg_storage[361]~feeder (
// Equation(s):
// \register|reg_storage[361]~feeder_combout  = \wd[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[9]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[361]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[361]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[361]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y19_N3
dffeas \register|reg_storage[361] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[361]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [361]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[361] .is_wysiwyg = "true";
defparam \register|reg_storage[361] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N14
cycloneive_lcell_comb \register|Mux22~10 (
// Equation(s):
// \register|Mux22~10_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [297]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [41] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [297]),
	.datab(\register|reg_storage [41]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~10 .lut_mask = 16'hF0AC;
defparam \register|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N12
cycloneive_lcell_comb \register|Mux22~11 (
// Equation(s):
// \register|Mux22~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux22~10_combout  & (\register|reg_storage [361])) # (!\register|Mux22~10_combout  & ((\register|reg_storage [105]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux22~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [361]),
	.datac(\register|reg_storage [105]),
	.datad(\register|Mux22~10_combout ),
	.cin(gnd),
	.combout(\register|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~11 .lut_mask = 16'hDDA0;
defparam \register|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N6
cycloneive_lcell_comb \register|Mux22~17 (
// Equation(s):
// \register|Mux22~17_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|reg_storage [425])))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & (\register|reg_storage [169])))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [169]),
	.datad(\register|reg_storage [425]),
	.cin(gnd),
	.combout(\register|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~17 .lut_mask = 16'hBA98;
defparam \register|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
cycloneive_lcell_comb \register|Mux22~18 (
// Equation(s):
// \register|Mux22~18_combout  = (\rr1[1]~reg0_q  & ((\register|Mux22~17_combout  & ((\register|reg_storage [489]))) # (!\register|Mux22~17_combout  & (\register|reg_storage [233])))) # (!\rr1[1]~reg0_q  & (((\register|Mux22~17_combout ))))

	.dataa(\register|reg_storage [233]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [489]),
	.datad(\register|Mux22~17_combout ),
	.cin(gnd),
	.combout(\register|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~18 .lut_mask = 16'hF388;
defparam \register|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
cycloneive_lcell_comb \register|Mux22~14 (
// Equation(s):
// \register|Mux22~14_combout  = (\rr1[1]~reg0_q  & (((\register|reg_storage [73]) # (\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [9] & ((!\rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [9]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [73]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~14 .lut_mask = 16'hCCE2;
defparam \register|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N6
cycloneive_lcell_comb \register|Mux22~15 (
// Equation(s):
// \register|Mux22~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux22~14_combout  & ((\register|reg_storage [329]))) # (!\register|Mux22~14_combout  & (\register|reg_storage [265])))) # (!\rr1[3]~reg0_q  & (((\register|Mux22~14_combout ))))

	.dataa(\register|reg_storage [265]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [329]),
	.datad(\register|Mux22~14_combout ),
	.cin(gnd),
	.combout(\register|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~15 .lut_mask = 16'hF388;
defparam \register|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N12
cycloneive_lcell_comb \register|Mux22~12 (
// Equation(s):
// \register|Mux22~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [201])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [137])))))

	.dataa(\register|reg_storage [201]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [137]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~12 .lut_mask = 16'hEE30;
defparam \register|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N0
cycloneive_lcell_comb \register|Mux22~13 (
// Equation(s):
// \register|Mux22~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux22~12_combout  & (\register|reg_storage [457])) # (!\register|Mux22~12_combout  & ((\register|reg_storage [393]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux22~12_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [457]),
	.datac(\register|reg_storage [393]),
	.datad(\register|Mux22~12_combout ),
	.cin(gnd),
	.combout(\register|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~13 .lut_mask = 16'hDDA0;
defparam \register|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N16
cycloneive_lcell_comb \register|Mux22~16 (
// Equation(s):
// \register|Mux22~16_combout  = (\rr1[2]~reg0_q  & (((\register|Mux22~13_combout ) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|Mux22~15_combout  & ((!\rr1[0]~reg0_q ))))

	.dataa(\register|Mux22~15_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux22~13_combout ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~16 .lut_mask = 16'hCCE2;
defparam \register|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N10
cycloneive_lcell_comb \register|Mux22~19 (
// Equation(s):
// \register|Mux22~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux22~16_combout  & ((\register|Mux22~18_combout ))) # (!\register|Mux22~16_combout  & (\register|Mux22~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux22~16_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux22~11_combout ),
	.datac(\register|Mux22~18_combout ),
	.datad(\register|Mux22~16_combout ),
	.cin(gnd),
	.combout(\register|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~19 .lut_mask = 16'hF588;
defparam \register|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneive_lcell_comb \register|Mux22~4 (
// Equation(s):
// \register|Mux22~4_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [553]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [521] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [553]),
	.datac(\register|reg_storage [521]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~4 .lut_mask = 16'hAAD8;
defparam \register|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \register|Mux22~5 (
// Equation(s):
// \register|Mux22~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux22~4_combout  & ((\register|reg_storage [681]))) # (!\register|Mux22~4_combout  & (\register|reg_storage [649])))) # (!\rr1[2]~reg0_q  & (((\register|Mux22~4_combout ))))

	.dataa(\register|reg_storage [649]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [681]),
	.datad(\register|Mux22~4_combout ),
	.cin(gnd),
	.combout(\register|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~5 .lut_mask = 16'hF388;
defparam \register|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneive_lcell_comb \register|Mux22~2 (
// Equation(s):
// \register|Mux22~2_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [713]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [585] & ((!\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [585]),
	.datac(\register|reg_storage [713]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~2 .lut_mask = 16'hAAE4;
defparam \register|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \register|Mux22~3 (
// Equation(s):
// \register|Mux22~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux22~2_combout  & ((\register|reg_storage [745]))) # (!\register|Mux22~2_combout  & (\register|reg_storage [617])))) # (!\rr1[0]~reg0_q  & (((\register|Mux22~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [617]),
	.datac(\register|reg_storage [745]),
	.datad(\register|Mux22~2_combout ),
	.cin(gnd),
	.combout(\register|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~3 .lut_mask = 16'hF588;
defparam \register|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneive_lcell_comb \register|Mux22~6 (
// Equation(s):
// \register|Mux22~6_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|Mux22~3_combout ))) # (!\rr1[1]~reg0_q  & (\register|Mux22~5_combout ))))

	.dataa(\register|Mux22~5_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux22~3_combout ),
	.cin(gnd),
	.combout(\register|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~6 .lut_mask = 16'hF2C2;
defparam \register|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \register|Mux22~0 (
// Equation(s):
// \register|Mux22~0_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [809]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [777] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [809]),
	.datac(\register|reg_storage [777]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~0 .lut_mask = 16'hAAD8;
defparam \register|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneive_lcell_comb \register|Mux22~1 (
// Equation(s):
// \register|Mux22~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux22~0_combout  & (\register|reg_storage [937])) # (!\register|Mux22~0_combout  & ((\register|reg_storage [905]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux22~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [937]),
	.datac(\register|reg_storage [905]),
	.datad(\register|Mux22~0_combout ),
	.cin(gnd),
	.combout(\register|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~1 .lut_mask = 16'hDDA0;
defparam \register|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \register|Mux22~7 (
// Equation(s):
// \register|Mux22~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [975]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [841]))))

	.dataa(\register|reg_storage [841]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [975]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~7 .lut_mask = 16'hFC22;
defparam \register|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \register|Mux22~8 (
// Equation(s):
// \register|Mux22~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux22~7_combout  & ((\register|reg_storage [1001]))) # (!\register|Mux22~7_combout  & (\register|reg_storage [873])))) # (!\rr1[0]~reg0_q  & (((\register|Mux22~7_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [873]),
	.datac(\register|reg_storage [1001]),
	.datad(\register|Mux22~7_combout ),
	.cin(gnd),
	.combout(\register|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~8 .lut_mask = 16'hF588;
defparam \register|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneive_lcell_comb \register|Mux22~9 (
// Equation(s):
// \register|Mux22~9_combout  = (\register|Mux22~6_combout  & (((\register|Mux22~8_combout )) # (!\rr1[3]~reg0_q ))) # (!\register|Mux22~6_combout  & (\rr1[3]~reg0_q  & (\register|Mux22~1_combout )))

	.dataa(\register|Mux22~6_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux22~1_combout ),
	.datad(\register|Mux22~8_combout ),
	.cin(gnd),
	.combout(\register|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~9 .lut_mask = 16'hEA62;
defparam \register|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
cycloneive_lcell_comb \Selector118~0 (
// Equation(s):
// \Selector118~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux22~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux22~19_combout ))))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(\register|Mux22~19_combout ),
	.datad(\register|Mux22~9_combout ),
	.cin(gnd),
	.combout(\Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector118~0 .lut_mask = 16'hC840;
defparam \Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N5
dffeas \r1[9]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector118~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[9]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[9]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[9]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N22
cycloneive_lcell_comb \my_alu|SLL_2~15 (
// Equation(s):
// \my_alu|SLL_2~15_combout  = (\r2[1]~reg0_q  & ((\r1[7]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[9]~reg0_Duplicate_2_q ))

	.dataa(\r1[9]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(\r1[7]~reg0_Duplicate_2_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~15 .lut_mask = 16'hF0AA;
defparam \my_alu|SLL_2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneive_lcell_comb \my_alu|SLL_2~17 (
// Equation(s):
// \my_alu|SLL_2~17_combout  = (\r2[1]~reg0_q  & (\r1[8]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[10]~reg0_Duplicate_2_q )))

	.dataa(gnd),
	.datab(\r1[8]~reg0_Duplicate_2_q ),
	.datac(\r1[10]~reg0_Duplicate_2_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~17 .lut_mask = 16'hCCF0;
defparam \my_alu|SLL_2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneive_lcell_comb \my_alu|SLL_2~18 (
// Equation(s):
// \my_alu|SLL_2~18_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~15_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~17_combout )))

	.dataa(\r2[0]~reg0_q ),
	.datab(\my_alu|SLL_2~15_combout ),
	.datac(gnd),
	.datad(\my_alu|SLL_2~17_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~18 .lut_mask = 16'hDD88;
defparam \my_alu|SLL_2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \my_alu|SLL_4~4 (
// Equation(s):
// \my_alu|SLL_4~4_combout  = (\r2[2]~reg0_q  & (\my_alu|SLL_2~8_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~18_combout )))

	.dataa(\r2[2]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~8_combout ),
	.datad(\my_alu|SLL_2~18_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~4 .lut_mask = 16'hF5A0;
defparam \my_alu|SLL_4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N22
cycloneive_lcell_comb \my_alu|SRL_2~37 (
// Equation(s):
// \my_alu|SRL_2~37_combout  = (\r2[0]~reg0_q  & ((\my_alu|SRL_2~36_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~27_combout ))

	.dataa(\my_alu|SRL_2~27_combout ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~36_combout ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~37 .lut_mask = 16'hF0AA;
defparam \my_alu|SRL_2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
cycloneive_lcell_comb \my_alu|SRL_8~22 (
// Equation(s):
// \my_alu|SRL_8~22_combout  = (!\r2[2]~reg0_q  & ((\r2[3]~reg0_q  & (\my_alu|SRL_2~33_combout )) # (!\r2[3]~reg0_q  & ((\my_alu|SRL_2~37_combout )))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SRL_2~33_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SRL_2~37_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~22 .lut_mask = 16'h0D08;
defparam \my_alu|SRL_8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
cycloneive_lcell_comb \my_alu|SRL_8~23 (
// Equation(s):
// \my_alu|SRL_8~23_combout  = (\r2[3]~reg0_q  & (\my_alu|SRL_1~0_combout  & (!\r2[1]~reg0_q ))) # (!\r2[3]~reg0_q  & (((\my_alu|SRL_2~35_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SRL_1~0_combout ),
	.datac(\r2[1]~reg0_q ),
	.datad(\my_alu|SRL_2~35_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~23 .lut_mask = 16'h5D08;
defparam \my_alu|SRL_8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N0
cycloneive_lcell_comb \my_alu|SRL_8~24 (
// Equation(s):
// \my_alu|SRL_8~24_combout  = (\my_alu|SRL_8~22_combout ) # ((\r2[2]~reg0_q  & \my_alu|SRL_8~23_combout ))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SRL_8~22_combout ),
	.datac(gnd),
	.datad(\my_alu|SRL_8~23_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~24 .lut_mask = 16'hEECC;
defparam \my_alu|SRL_8~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \my_alu|SLL_8~22 (
// Equation(s):
// \my_alu|SLL_8~22_combout  = (\my_alu|SLL_2~1_combout  & (!\r2[2]~reg0_q  & !\r2[3]~reg0_q ))

	.dataa(\my_alu|SLL_2~1_combout ),
	.datab(gnd),
	.datac(\r2[2]~reg0_q ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~22 .lut_mask = 16'h000A;
defparam \my_alu|SLL_8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \my_alu|Selector14~4 (
// Equation(s):
// \my_alu|Selector14~4_combout  = (\my_alu|Selector12~5_combout  & (((\my_alu|Selector12~6_combout )))) # (!\my_alu|Selector12~5_combout  & ((\my_alu|Selector12~6_combout  & ((\my_alu|SLL_8~22_combout ))) # (!\my_alu|Selector12~6_combout  & 
// (\my_alu|SRL_8~24_combout ))))

	.dataa(\my_alu|Selector12~5_combout ),
	.datab(\my_alu|SRL_8~24_combout ),
	.datac(\my_alu|SLL_8~22_combout ),
	.datad(\my_alu|Selector12~6_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector14~4 .lut_mask = 16'hFA44;
defparam \my_alu|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \my_alu|Selector14~5 (
// Equation(s):
// \my_alu|Selector14~5_combout  = (\my_alu|Selector14~4_combout  & ((\my_alu|SLL_4~4_combout ) # ((\my_alu|Selector30~20_combout )))) # (!\my_alu|Selector14~4_combout  & (((!\my_alu|Selector30~20_combout  & \my_alu|SLL_4~13_combout ))))

	.dataa(\my_alu|SLL_4~4_combout ),
	.datab(\my_alu|Selector14~4_combout ),
	.datac(\my_alu|Selector30~20_combout ),
	.datad(\my_alu|SLL_4~13_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector14~5 .lut_mask = 16'hCBC8;
defparam \my_alu|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \my_alu|Selector14~6 (
// Equation(s):
// \my_alu|Selector14~6_combout  = (\my_alu|Selector12~4_combout  & (((\my_alu|Selector12~3_combout )))) # (!\my_alu|Selector12~4_combout  & ((\my_alu|Selector12~3_combout  & (\my_alu|Add2~12_combout )) # (!\my_alu|Selector12~3_combout  & 
// ((\my_alu|Selector14~5_combout )))))

	.dataa(\my_alu|Selector12~4_combout ),
	.datab(\my_alu|Add2~12_combout ),
	.datac(\my_alu|Selector12~3_combout ),
	.datad(\my_alu|Selector14~5_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector14~6 .lut_mask = 16'hE5E0;
defparam \my_alu|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \my_alu|Selector14~7 (
// Equation(s):
// \my_alu|Selector14~7_combout  = (\my_alu|Selector14~6_combout  & (((\r2[6]~reg0_q ) # (!\my_alu|Selector12~4_combout )))) # (!\my_alu|Selector14~6_combout  & (\my_alu|Mult0|auto_generated|op_1~0_combout  & ((\my_alu|Selector12~4_combout ))))

	.dataa(\my_alu|Selector14~6_combout ),
	.datab(\my_alu|Mult0|auto_generated|op_1~0_combout ),
	.datac(\r2[6]~reg0_q ),
	.datad(\my_alu|Selector12~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector14~7 .lut_mask = 16'hE4AA;
defparam \my_alu|Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
cycloneive_lcell_comb \my_alu|result~18 (
// Equation(s):
// \my_alu|result~18_combout  = \r1[18]~reg0_Duplicate_1_q  $ (\r2[18]~reg0_q )

	.dataa(\r1[18]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(\r2[18]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|result~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~18 .lut_mask = 16'h5A5A;
defparam \my_alu|result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N26
cycloneive_lcell_comb \my_alu|Selector14~0 (
// Equation(s):
// \my_alu|Selector14~0_combout  = (\alu_control[0]~reg0_q  & (\my_alu|Add0~36_combout  & (\alu_control[1]~reg0_q ))) # (!\alu_control[0]~reg0_q  & (((\my_alu|Add1~36_combout ) # (!\alu_control[1]~reg0_q ))))

	.dataa(\my_alu|Add0~36_combout ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Add1~36_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector14~0 .lut_mask = 16'hB383;
defparam \my_alu|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
cycloneive_lcell_comb \my_alu|Selector14~1 (
// Equation(s):
// \my_alu|Selector14~1_combout  = (\r1[18]~reg0_Duplicate_1_q  & ((\my_alu|Selector14~0_combout ) # ((!\alu_control[1]~reg0_q  & \r2[18]~reg0_q )))) # (!\r1[18]~reg0_Duplicate_1_q  & (\my_alu|Selector14~0_combout  & ((\alu_control[1]~reg0_q ) # 
// (\r2[18]~reg0_q ))))

	.dataa(\r1[18]~reg0_Duplicate_1_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Selector14~0_combout ),
	.datad(\r2[18]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector14~1 .lut_mask = 16'hF2E0;
defparam \my_alu|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N30
cycloneive_lcell_comb \my_alu|Selector14~2 (
// Equation(s):
// \my_alu|Selector14~2_combout  = (\my_alu|Selector12~1_combout  & ((\my_alu|Selector12~2_combout  & (\my_alu|result~18_combout )) # (!\my_alu|Selector12~2_combout  & ((\my_alu|Selector14~1_combout ))))) # (!\my_alu|Selector12~1_combout  & 
// (((!\my_alu|Selector12~2_combout ))))

	.dataa(\my_alu|Selector12~1_combout ),
	.datab(\my_alu|result~18_combout ),
	.datac(\my_alu|Selector14~1_combout ),
	.datad(\my_alu|Selector12~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector14~2 .lut_mask = 16'h88F5;
defparam \my_alu|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneive_lcell_comb \my_alu|Selector14~3 (
// Equation(s):
// \my_alu|Selector14~3_combout  = (\my_alu|Selector14~2_combout  & (((\my_alu|SRL_8~21_combout ) # (!\my_alu|Selector12~0_combout )))) # (!\my_alu|Selector14~2_combout  & (\r1[31]~reg0_Duplicate_1_q  & ((\my_alu|Selector12~0_combout ))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\my_alu|SRL_8~21_combout ),
	.datac(\my_alu|Selector14~2_combout ),
	.datad(\my_alu|Selector12~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector14~3 .lut_mask = 16'hCAF0;
defparam \my_alu|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \my_alu|Selector14~8 (
// Equation(s):
// \my_alu|Selector14~8_combout  = (\my_alu|Selector14~7_combout  & (((\my_alu|Selector5~0_combout  & \my_alu|Selector14~3_combout )) # (!\alu_control[3]~reg0_q ))) # (!\my_alu|Selector14~7_combout  & (\my_alu|Selector5~0_combout  & 
// ((\my_alu|Selector14~3_combout ))))

	.dataa(\my_alu|Selector14~7_combout ),
	.datab(\my_alu|Selector5~0_combout ),
	.datac(\alu_control[3]~reg0_q ),
	.datad(\my_alu|Selector14~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector14~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector14~8 .lut_mask = 16'hCE0A;
defparam \my_alu|Selector14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \my_alu|result[18] (
// Equation(s):
// \my_alu|result [18] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [18])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector14~8_combout )))

	.dataa(gnd),
	.datab(\my_alu|result [18]),
	.datac(\my_alu|Selector14~8_combout ),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [18]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[18] .lut_mask = 16'hCCF0;
defparam \my_alu|result[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\my_alu|result [18]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [18]),
	.cin(gnd),
	.combout(\Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = 16'hFF0F;
defparam \Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N29
dffeas \wd[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector51~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[18]~reg0 .is_wysiwyg = "true";
defparam \wd[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \register|reg_storage[594] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[18]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [594]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[594] .is_wysiwyg = "true";
defparam \register|reg_storage[594] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneive_lcell_comb \register|Mux13~0 (
// Equation(s):
// \register|Mux13~0_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [626]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [594] & ((!\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [594]),
	.datac(\register|reg_storage [626]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~0 .lut_mask = 16'hAAE4;
defparam \register|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneive_lcell_comb \register|Mux13~1 (
// Equation(s):
// \register|Mux13~1_combout  = (\register|Mux13~0_combout  & (((\register|reg_storage [754])) # (!\rr1[2]~reg0_q ))) # (!\register|Mux13~0_combout  & (\rr1[2]~reg0_q  & ((\register|reg_storage [722]))))

	.dataa(\register|Mux13~0_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [754]),
	.datad(\register|reg_storage [722]),
	.cin(gnd),
	.combout(\register|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~1 .lut_mask = 16'hE6A2;
defparam \register|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cycloneive_lcell_comb \register|Mux13~2 (
// Equation(s):
// \register|Mux13~2_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [914]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [786] & ((!\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [786]),
	.datac(\register|reg_storage [914]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~2 .lut_mask = 16'hAAE4;
defparam \register|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneive_lcell_comb \register|Mux13~3 (
// Equation(s):
// \register|Mux13~3_combout  = (\register|Mux13~2_combout  & ((\register|reg_storage [946]) # ((!\rr1[0]~reg0_q )))) # (!\register|Mux13~2_combout  & (((\register|reg_storage [818] & \rr1[0]~reg0_q ))))

	.dataa(\register|Mux13~2_combout ),
	.datab(\register|reg_storage [946]),
	.datac(\register|reg_storage [818]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~3 .lut_mask = 16'hD8AA;
defparam \register|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneive_lcell_comb \register|Mux13~4 (
// Equation(s):
// \register|Mux13~4_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [658]) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((!\rr1[0]~reg0_q  & \register|reg_storage [530]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [658]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\register|reg_storage [530]),
	.cin(gnd),
	.combout(\register|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~4 .lut_mask = 16'hADA8;
defparam \register|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \register|Mux13~5 (
// Equation(s):
// \register|Mux13~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux13~4_combout  & (\register|reg_storage [690])) # (!\register|Mux13~4_combout  & ((\register|reg_storage [562]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux13~4_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [690]),
	.datac(\register|reg_storage [562]),
	.datad(\register|Mux13~4_combout ),
	.cin(gnd),
	.combout(\register|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~5 .lut_mask = 16'hDDA0;
defparam \register|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneive_lcell_comb \register|Mux13~6 (
// Equation(s):
// \register|Mux13~6_combout  = (\rr1[3]~reg0_q  & ((\register|Mux13~3_combout ) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((!\rr1[1]~reg0_q  & \register|Mux13~5_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|Mux13~3_combout ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux13~5_combout ),
	.cin(gnd),
	.combout(\register|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~6 .lut_mask = 16'hADA8;
defparam \register|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneive_lcell_comb \register|Mux13~7 (
// Equation(s):
// \register|Mux13~7_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [882]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [850] & ((!\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [850]),
	.datac(\register|reg_storage [882]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~7 .lut_mask = 16'hAAE4;
defparam \register|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneive_lcell_comb \register|Mux13~8 (
// Equation(s):
// \register|Mux13~8_combout  = (\register|Mux13~7_combout  & ((\register|reg_storage [1010]) # ((!\rr1[2]~reg0_q )))) # (!\register|Mux13~7_combout  & (((\register|reg_storage [984] & \rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [1010]),
	.datab(\register|Mux13~7_combout ),
	.datac(\register|reg_storage [984]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~8 .lut_mask = 16'hB8CC;
defparam \register|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
cycloneive_lcell_comb \register|Mux13~9 (
// Equation(s):
// \register|Mux13~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux13~6_combout  & ((\register|Mux13~8_combout ))) # (!\register|Mux13~6_combout  & (\register|Mux13~1_combout )))) # (!\rr1[1]~reg0_q  & (((\register|Mux13~6_combout ))))

	.dataa(\register|Mux13~1_combout ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux13~6_combout ),
	.datad(\register|Mux13~8_combout ),
	.cin(gnd),
	.combout(\register|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~9 .lut_mask = 16'hF838;
defparam \register|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N30
cycloneive_lcell_comb \register|Mux13~17 (
// Equation(s):
// \register|Mux13~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [242]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [178]))))

	.dataa(\register|reg_storage [178]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|reg_storage [242]),
	.cin(gnd),
	.combout(\register|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~17 .lut_mask = 16'hF2C2;
defparam \register|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneive_lcell_comb \register|Mux13~18 (
// Equation(s):
// \register|Mux13~18_combout  = (\register|Mux13~17_combout  & ((\register|reg_storage [498]) # ((!\rr1[3]~reg0_q )))) # (!\register|Mux13~17_combout  & (((\register|reg_storage [434] & \rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [498]),
	.datab(\register|reg_storage [434]),
	.datac(\register|Mux13~17_combout ),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~18 .lut_mask = 16'hACF0;
defparam \register|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneive_lcell_comb \register|Mux13~10 (
// Equation(s):
// \register|Mux13~10_combout  = (\rr1[3]~reg0_q  & (((\register|reg_storage [402]) # (\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [146] & ((!\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [146]),
	.datab(\register|reg_storage [402]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~10 .lut_mask = 16'hF0CA;
defparam \register|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneive_lcell_comb \register|Mux13~11 (
// Equation(s):
// \register|Mux13~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux13~10_combout  & (\register|reg_storage [466])) # (!\register|Mux13~10_combout  & ((\register|reg_storage [210]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux13~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [466]),
	.datac(\register|reg_storage [210]),
	.datad(\register|Mux13~10_combout ),
	.cin(gnd),
	.combout(\register|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~11 .lut_mask = 16'hDDA0;
defparam \register|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N6
cycloneive_lcell_comb \register|Mux13~14 (
// Equation(s):
// \register|Mux13~14_combout  = (\rr1[3]~reg0_q  & (((\register|reg_storage [274]) # (\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [18] & ((!\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [18]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [274]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~14 .lut_mask = 16'hCCE2;
defparam \register|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
cycloneive_lcell_comb \register|Mux13~15 (
// Equation(s):
// \register|Mux13~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux13~14_combout  & (\register|reg_storage [338])) # (!\register|Mux13~14_combout  & ((\register|reg_storage [82]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux13~14_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [338]),
	.datac(\register|reg_storage [82]),
	.datad(\register|Mux13~14_combout ),
	.cin(gnd),
	.combout(\register|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~15 .lut_mask = 16'hDDA0;
defparam \register|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N28
cycloneive_lcell_comb \register|Mux13~12 (
// Equation(s):
// \register|Mux13~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [114]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [50]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [50]),
	.datac(\register|reg_storage [114]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~12 .lut_mask = 16'hFA44;
defparam \register|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N30
cycloneive_lcell_comb \register|Mux13~13 (
// Equation(s):
// \register|Mux13~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux13~12_combout  & (\register|reg_storage [370])) # (!\register|Mux13~12_combout  & ((\register|reg_storage [306]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux13~12_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [370]),
	.datac(\register|reg_storage [306]),
	.datad(\register|Mux13~12_combout ),
	.cin(gnd),
	.combout(\register|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~13 .lut_mask = 16'hDDA0;
defparam \register|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
cycloneive_lcell_comb \register|Mux13~16 (
// Equation(s):
// \register|Mux13~16_combout  = (\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q ) # ((\register|Mux13~13_combout )))) # (!\rr1[0]~reg0_q  & (!\rr1[2]~reg0_q  & (\register|Mux13~15_combout )))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux13~15_combout ),
	.datad(\register|Mux13~13_combout ),
	.cin(gnd),
	.combout(\register|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~16 .lut_mask = 16'hBA98;
defparam \register|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
cycloneive_lcell_comb \register|Mux13~19 (
// Equation(s):
// \register|Mux13~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux13~16_combout  & (\register|Mux13~18_combout )) # (!\register|Mux13~16_combout  & ((\register|Mux13~11_combout ))))) # (!\rr1[2]~reg0_q  & (((\register|Mux13~16_combout ))))

	.dataa(\register|Mux13~18_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux13~11_combout ),
	.datad(\register|Mux13~16_combout ),
	.cin(gnd),
	.combout(\register|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~19 .lut_mask = 16'hBBC0;
defparam \register|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
cycloneive_lcell_comb \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux13~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux13~19_combout )))))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(\register|Mux13~9_combout ),
	.datad(\register|Mux13~19_combout ),
	.cin(gnd),
	.combout(\Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector109~0 .lut_mask = 16'hC480;
defparam \Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N15
dffeas \r1[18]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector109~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[18]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[18]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[18]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N18
cycloneive_lcell_comb \my_alu|SRL_2~9 (
// Equation(s):
// \my_alu|SRL_2~9_combout  = (\r2[1]~reg0_q  & (\r1[18]~reg0_Duplicate_1_q )) # (!\r2[1]~reg0_q  & ((\r1[16]~reg0_Duplicate_2_q )))

	.dataa(gnd),
	.datab(\r1[18]~reg0_Duplicate_1_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[16]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~9 .lut_mask = 16'hCFC0;
defparam \my_alu|SRL_2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N12
cycloneive_lcell_comb \my_alu|SRL_2~10 (
// Equation(s):
// \my_alu|SRL_2~10_combout  = (\r2[0]~reg0_q  & ((\my_alu|SRL_2~8_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~9_combout ))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~9_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SRL_2~8_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~10 .lut_mask = 16'hFC0C;
defparam \my_alu|SRL_2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
cycloneive_lcell_comb \my_alu|SRL_4~7 (
// Equation(s):
// \my_alu|SRL_4~7_combout  = (\r2[2]~reg0_q  & ((\my_alu|SRL_2~10_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~15_combout ))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~15_combout ),
	.datac(\my_alu|SRL_2~10_combout ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~7 .lut_mask = 16'hF0CC;
defparam \my_alu|SRL_4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneive_lcell_comb \my_alu|Selector20~3 (
// Equation(s):
// \my_alu|Selector20~3_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q ) # (!\r2[4]~reg0_q )))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\r2[4]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~3 .lut_mask = 16'hA2A2;
defparam \my_alu|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
cycloneive_lcell_comb \my_alu|Selector20~4 (
// Equation(s):
// \my_alu|Selector20~4_combout  = (\alu_control[0]~reg0_q  & (((\my_alu|SRL_8~47_combout )) # (!\my_alu|Selector20~3_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Selector20~3_combout  & (\my_alu|SLL_8~14_combout )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\my_alu|Selector20~3_combout ),
	.datac(\my_alu|SLL_8~14_combout ),
	.datad(\my_alu|SRL_8~47_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~4 .lut_mask = 16'hEA62;
defparam \my_alu|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
cycloneive_lcell_comb \my_alu|Selector20~5 (
// Equation(s):
// \my_alu|Selector20~5_combout  = (\my_alu|Selector20~4_combout  & (((\alu_control[1]~reg0_q ) # (\my_alu|Mult0|auto_generated|w513w [12])))) # (!\my_alu|Selector20~4_combout  & (\r2[0]~reg0_q  & (!\alu_control[1]~reg0_q )))

	.dataa(\my_alu|Selector20~4_combout ),
	.datab(\r2[0]~reg0_q ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|w513w [12]),
	.cin(gnd),
	.combout(\my_alu|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~5 .lut_mask = 16'hAEA4;
defparam \my_alu|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N20
cycloneive_lcell_comb \my_alu|Add0~20 (
// Equation(s):
// \my_alu|Add0~20_combout  = ((\r2[10]~reg0_q  $ (\r1[10]~reg0_Duplicate_2_q  $ (!\my_alu|Add0~19 )))) # (GND)
// \my_alu|Add0~21  = CARRY((\r2[10]~reg0_q  & ((\r1[10]~reg0_Duplicate_2_q ) # (!\my_alu|Add0~19 ))) # (!\r2[10]~reg0_q  & (\r1[10]~reg0_Duplicate_2_q  & !\my_alu|Add0~19 )))

	.dataa(\r2[10]~reg0_q ),
	.datab(\r1[10]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~19 ),
	.combout(\my_alu|Add0~20_combout ),
	.cout(\my_alu|Add0~21 ));
// synopsys translate_off
defparam \my_alu|Add0~20 .lut_mask = 16'h698E;
defparam \my_alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N22
cycloneive_lcell_comb \my_alu|Add0~22 (
// Equation(s):
// \my_alu|Add0~22_combout  = (\r1[11]~reg0_Duplicate_2_q  & ((\r2[11]~reg0_q  & (\my_alu|Add0~21  & VCC)) # (!\r2[11]~reg0_q  & (!\my_alu|Add0~21 )))) # (!\r1[11]~reg0_Duplicate_2_q  & ((\r2[11]~reg0_q  & (!\my_alu|Add0~21 )) # (!\r2[11]~reg0_q  & 
// ((\my_alu|Add0~21 ) # (GND)))))
// \my_alu|Add0~23  = CARRY((\r1[11]~reg0_Duplicate_2_q  & (!\r2[11]~reg0_q  & !\my_alu|Add0~21 )) # (!\r1[11]~reg0_Duplicate_2_q  & ((!\my_alu|Add0~21 ) # (!\r2[11]~reg0_q ))))

	.dataa(\r1[11]~reg0_Duplicate_2_q ),
	.datab(\r2[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~21 ),
	.combout(\my_alu|Add0~22_combout ),
	.cout(\my_alu|Add0~23 ));
// synopsys translate_off
defparam \my_alu|Add0~22 .lut_mask = 16'h9617;
defparam \my_alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N24
cycloneive_lcell_comb \my_alu|Add0~24 (
// Equation(s):
// \my_alu|Add0~24_combout  = ((\r2[12]~reg0_q  $ (\r1[12]~reg0_Duplicate_2_q  $ (!\my_alu|Add0~23 )))) # (GND)
// \my_alu|Add0~25  = CARRY((\r2[12]~reg0_q  & ((\r1[12]~reg0_Duplicate_2_q ) # (!\my_alu|Add0~23 ))) # (!\r2[12]~reg0_q  & (\r1[12]~reg0_Duplicate_2_q  & !\my_alu|Add0~23 )))

	.dataa(\r2[12]~reg0_q ),
	.datab(\r1[12]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~23 ),
	.combout(\my_alu|Add0~24_combout ),
	.cout(\my_alu|Add0~25 ));
// synopsys translate_off
defparam \my_alu|Add0~24 .lut_mask = 16'h698E;
defparam \my_alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N20
cycloneive_lcell_comb \my_alu|Add1~20 (
// Equation(s):
// \my_alu|Add1~20_combout  = ((\r2[10]~reg0_q  $ (\r1[10]~reg0_Duplicate_2_q  $ (\my_alu|Add1~19 )))) # (GND)
// \my_alu|Add1~21  = CARRY((\r2[10]~reg0_q  & (\r1[10]~reg0_Duplicate_2_q  & !\my_alu|Add1~19 )) # (!\r2[10]~reg0_q  & ((\r1[10]~reg0_Duplicate_2_q ) # (!\my_alu|Add1~19 ))))

	.dataa(\r2[10]~reg0_q ),
	.datab(\r1[10]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~19 ),
	.combout(\my_alu|Add1~20_combout ),
	.cout(\my_alu|Add1~21 ));
// synopsys translate_off
defparam \my_alu|Add1~20 .lut_mask = 16'h964D;
defparam \my_alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N22
cycloneive_lcell_comb \my_alu|Add1~22 (
// Equation(s):
// \my_alu|Add1~22_combout  = (\r1[11]~reg0_Duplicate_2_q  & ((\r2[11]~reg0_q  & (!\my_alu|Add1~21 )) # (!\r2[11]~reg0_q  & (\my_alu|Add1~21  & VCC)))) # (!\r1[11]~reg0_Duplicate_2_q  & ((\r2[11]~reg0_q  & ((\my_alu|Add1~21 ) # (GND))) # (!\r2[11]~reg0_q  & 
// (!\my_alu|Add1~21 ))))
// \my_alu|Add1~23  = CARRY((\r1[11]~reg0_Duplicate_2_q  & (\r2[11]~reg0_q  & !\my_alu|Add1~21 )) # (!\r1[11]~reg0_Duplicate_2_q  & ((\r2[11]~reg0_q ) # (!\my_alu|Add1~21 ))))

	.dataa(\r1[11]~reg0_Duplicate_2_q ),
	.datab(\r2[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~21 ),
	.combout(\my_alu|Add1~22_combout ),
	.cout(\my_alu|Add1~23 ));
// synopsys translate_off
defparam \my_alu|Add1~22 .lut_mask = 16'h694D;
defparam \my_alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N24
cycloneive_lcell_comb \my_alu|Add1~24 (
// Equation(s):
// \my_alu|Add1~24_combout  = ((\r1[12]~reg0_Duplicate_2_q  $ (\r2[12]~reg0_q  $ (\my_alu|Add1~23 )))) # (GND)
// \my_alu|Add1~25  = CARRY((\r1[12]~reg0_Duplicate_2_q  & ((!\my_alu|Add1~23 ) # (!\r2[12]~reg0_q ))) # (!\r1[12]~reg0_Duplicate_2_q  & (!\r2[12]~reg0_q  & !\my_alu|Add1~23 )))

	.dataa(\r1[12]~reg0_Duplicate_2_q ),
	.datab(\r2[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~23 ),
	.combout(\my_alu|Add1~24_combout ),
	.cout(\my_alu|Add1~25 ));
// synopsys translate_off
defparam \my_alu|Add1~24 .lut_mask = 16'h962B;
defparam \my_alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N6
cycloneive_lcell_comb \my_alu|Selector20~6 (
// Equation(s):
// \my_alu|Selector20~6_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\my_alu|Add0~24_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|Add1~24_combout ))))) # (!\alu_control[1]~reg0_q  & (!\alu_control[0]~reg0_q ))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\my_alu|Add0~24_combout ),
	.datad(\my_alu|Add1~24_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~6 .lut_mask = 16'hB391;
defparam \my_alu|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
cycloneive_lcell_comb \my_alu|Selector20~7 (
// Equation(s):
// \my_alu|Selector20~7_combout  = (\alu_control[1]~reg0_q  & (((\my_alu|Selector20~6_combout )))) # (!\alu_control[1]~reg0_q  & ((\r2[12]~reg0_q  & ((\r1[12]~reg0_Duplicate_2_q ) # (\my_alu|Selector20~6_combout ))) # (!\r2[12]~reg0_q  & 
// (\r1[12]~reg0_Duplicate_2_q  & \my_alu|Selector20~6_combout ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\r2[12]~reg0_q ),
	.datac(\r1[12]~reg0_Duplicate_2_q ),
	.datad(\my_alu|Selector20~6_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector20~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~7 .lut_mask = 16'hFE40;
defparam \my_alu|Selector20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
cycloneive_lcell_comb \my_alu|Selector20~9 (
// Equation(s):
// \my_alu|Selector20~9_combout  = (\my_alu|Selector20~8_combout  & (\my_alu|Selector20~5_combout  & ((\my_alu|Selector30~4_combout )))) # (!\my_alu|Selector20~8_combout  & (((\my_alu|Selector20~7_combout ) # (!\my_alu|Selector30~4_combout ))))

	.dataa(\my_alu|Selector20~5_combout ),
	.datab(\my_alu|Selector20~7_combout ),
	.datac(\my_alu|Selector20~8_combout ),
	.datad(\my_alu|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector20~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~9 .lut_mask = 16'hAC0F;
defparam \my_alu|Selector20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneive_lcell_comb \my_alu|Selector20~2 (
// Equation(s):
// \my_alu|Selector20~2_combout  = (\alu_control[0]~reg0_q  & (\r1[12]~reg0_Duplicate_2_q  $ (\r2[12]~reg0_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(gnd),
	.datac(\r1[12]~reg0_Duplicate_2_q ),
	.datad(\r2[12]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~2 .lut_mask = 16'h0AA0;
defparam \my_alu|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
cycloneive_lcell_comb \my_alu|Selector20~10 (
// Equation(s):
// \my_alu|Selector20~10_combout  = (\my_alu|Selector20~9_combout  & (((\my_alu|Selector20~2_combout ) # (!\my_alu|Selector30~0_combout )))) # (!\my_alu|Selector20~9_combout  & (\my_alu|SRL_8~57_combout  & (\my_alu|Selector30~0_combout )))

	.dataa(\my_alu|SRL_8~57_combout ),
	.datab(\my_alu|Selector20~9_combout ),
	.datac(\my_alu|Selector30~0_combout ),
	.datad(\my_alu|Selector20~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector20~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~10 .lut_mask = 16'hEC2C;
defparam \my_alu|Selector20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
cycloneive_lcell_comb \my_alu|Selector20~11 (
// Equation(s):
// \my_alu|Selector20~11_combout  = (\my_alu|Selector20~0_combout  & (((\my_alu|Selector20~10_combout ) # (\my_alu|Selector20~1_combout )))) # (!\my_alu|Selector20~0_combout  & (\my_alu|SRL_4~7_combout  & ((!\my_alu|Selector20~1_combout ))))

	.dataa(\my_alu|SRL_4~7_combout ),
	.datab(\my_alu|Selector20~0_combout ),
	.datac(\my_alu|Selector20~10_combout ),
	.datad(\my_alu|Selector20~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector20~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~11 .lut_mask = 16'hCCE2;
defparam \my_alu|Selector20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneive_lcell_comb \my_alu|Selector20~12 (
// Equation(s):
// \my_alu|Selector20~12_combout  = (\my_alu|Selector20~11_combout  & (((\my_alu|Add2~0_combout )) # (!\my_alu|Selector20~1_combout ))) # (!\my_alu|Selector20~11_combout  & (\my_alu|Selector20~1_combout  & (\my_alu|SRL_4~6_combout )))

	.dataa(\my_alu|Selector20~11_combout ),
	.datab(\my_alu|Selector20~1_combout ),
	.datac(\my_alu|SRL_4~6_combout ),
	.datad(\my_alu|Add2~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector20~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector20~12 .lut_mask = 16'hEA62;
defparam \my_alu|Selector20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneive_lcell_comb \my_alu|result[12] (
// Equation(s):
// \my_alu|result [12] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [12])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector20~12_combout )))

	.dataa(\my_alu|result [12]),
	.datab(\my_alu|Selector20~12_combout ),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [12]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[12] .lut_mask = 16'hAACC;
defparam \my_alu|result[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
cycloneive_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\my_alu|result [12]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [12]),
	.cin(gnd),
	.combout(\Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = 16'hFF33;
defparam \Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N25
dffeas \wd[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector57~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[12]~reg0 .is_wysiwyg = "true";
defparam \wd[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneive_lcell_comb \register|reg_storage[460]~feeder (
// Equation(s):
// \register|reg_storage[460]~feeder_combout  = \wd[12]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[12]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[460]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[460]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[460]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N11
dffeas \register|reg_storage[460] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[460]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [460]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[460] .is_wysiwyg = "true";
defparam \register|reg_storage[460] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneive_lcell_comb \register|Mux19~10 (
// Equation(s):
// \register|Mux19~10_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [396]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [140]))))

	.dataa(\register|reg_storage [140]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [396]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~10 .lut_mask = 16'hFC22;
defparam \register|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneive_lcell_comb \register|Mux19~11 (
// Equation(s):
// \register|Mux19~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux19~10_combout  & (\register|reg_storage [460])) # (!\register|Mux19~10_combout  & ((\register|reg_storage [204]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux19~10_combout ))))

	.dataa(\register|reg_storage [460]),
	.datab(\register|reg_storage [204]),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux19~10_combout ),
	.cin(gnd),
	.combout(\register|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~11 .lut_mask = 16'hAFC0;
defparam \register|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
cycloneive_lcell_comb \register|Mux19~17 (
// Equation(s):
// \register|Mux19~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [236])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [172])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [236]),
	.datac(\register|reg_storage [172]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~17 .lut_mask = 16'hEE50;
defparam \register|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N24
cycloneive_lcell_comb \register|Mux19~18 (
// Equation(s):
// \register|Mux19~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux19~17_combout  & (\register|reg_storage [492])) # (!\register|Mux19~17_combout  & ((\register|reg_storage [428]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux19~17_combout ))))

	.dataa(\register|reg_storage [492]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [428]),
	.datad(\register|Mux19~17_combout ),
	.cin(gnd),
	.combout(\register|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~18 .lut_mask = 16'hBBC0;
defparam \register|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneive_lcell_comb \register|Mux19~14 (
// Equation(s):
// \register|Mux19~14_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|reg_storage [268])) # (!\rr1[3]~reg0_q  & ((\register|reg_storage [12])))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [268]),
	.datac(\register|reg_storage [12]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~14 .lut_mask = 16'hEE50;
defparam \register|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneive_lcell_comb \register|Mux19~15 (
// Equation(s):
// \register|Mux19~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux19~14_combout  & ((\register|reg_storage [332]))) # (!\register|Mux19~14_combout  & (\register|reg_storage [76])))) # (!\rr1[1]~reg0_q  & (((\register|Mux19~14_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [76]),
	.datac(\register|reg_storage [332]),
	.datad(\register|Mux19~14_combout ),
	.cin(gnd),
	.combout(\register|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~15 .lut_mask = 16'hF588;
defparam \register|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N0
cycloneive_lcell_comb \register|Mux19~12 (
// Equation(s):
// \register|Mux19~12_combout  = (\rr1[1]~reg0_q  & (((\register|reg_storage [108]) # (\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [44] & ((!\rr1[3]~reg0_q ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [44]),
	.datac(\register|reg_storage [108]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~12 .lut_mask = 16'hAAE4;
defparam \register|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N20
cycloneive_lcell_comb \register|Mux19~13 (
// Equation(s):
// \register|Mux19~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux19~12_combout  & (\register|reg_storage [364])) # (!\register|Mux19~12_combout  & ((\register|reg_storage [300]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux19~12_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [364]),
	.datac(\register|reg_storage [300]),
	.datad(\register|Mux19~12_combout ),
	.cin(gnd),
	.combout(\register|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~13 .lut_mask = 16'hDDA0;
defparam \register|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N2
cycloneive_lcell_comb \register|Mux19~16 (
// Equation(s):
// \register|Mux19~16_combout  = (\rr1[2]~reg0_q  & (\rr1[0]~reg0_q )) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|Mux19~13_combout ))) # (!\rr1[0]~reg0_q  & (\register|Mux19~15_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux19~15_combout ),
	.datad(\register|Mux19~13_combout ),
	.cin(gnd),
	.combout(\register|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~16 .lut_mask = 16'hDC98;
defparam \register|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N4
cycloneive_lcell_comb \register|Mux19~19 (
// Equation(s):
// \register|Mux19~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux19~16_combout  & ((\register|Mux19~18_combout ))) # (!\register|Mux19~16_combout  & (\register|Mux19~11_combout )))) # (!\rr1[2]~reg0_q  & (((\register|Mux19~16_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|Mux19~11_combout ),
	.datac(\register|Mux19~18_combout ),
	.datad(\register|Mux19~16_combout ),
	.cin(gnd),
	.combout(\register|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~19 .lut_mask = 16'hF588;
defparam \register|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneive_lcell_comb \register|Mux19~0 (
// Equation(s):
// \register|Mux19~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [620]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [588]))))

	.dataa(\register|reg_storage [588]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [620]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~0 .lut_mask = 16'hFC22;
defparam \register|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \register|Mux19~1 (
// Equation(s):
// \register|Mux19~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux19~0_combout  & ((\register|reg_storage [748]))) # (!\register|Mux19~0_combout  & (\register|reg_storage [716])))) # (!\rr1[2]~reg0_q  & (((\register|Mux19~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [716]),
	.datac(\register|reg_storage [748]),
	.datad(\register|Mux19~0_combout ),
	.cin(gnd),
	.combout(\register|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~1 .lut_mask = 16'hF588;
defparam \register|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneive_lcell_comb \register|Mux19~7 (
// Equation(s):
// \register|Mux19~7_combout  = (\rr1[2]~reg0_q  & (\rr1[0]~reg0_q )) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [876])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [844])))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [876]),
	.datad(\register|reg_storage [844]),
	.cin(gnd),
	.combout(\register|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~7 .lut_mask = 16'hD9C8;
defparam \register|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneive_lcell_comb \register|Mux19~8 (
// Equation(s):
// \register|Mux19~8_combout  = (\register|Mux19~7_combout  & ((\register|reg_storage [1004]) # ((!\rr1[2]~reg0_q )))) # (!\register|Mux19~7_combout  & (((\register|reg_storage [978] & \rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [1004]),
	.datab(\register|Mux19~7_combout ),
	.datac(\register|reg_storage [978]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~8 .lut_mask = 16'hB8CC;
defparam \register|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneive_lcell_comb \register|Mux19~2 (
// Equation(s):
// \register|Mux19~2_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [908]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [780] & ((!\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [780]),
	.datac(\register|reg_storage [908]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~2 .lut_mask = 16'hAAE4;
defparam \register|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cycloneive_lcell_comb \register|Mux19~3 (
// Equation(s):
// \register|Mux19~3_combout  = (\register|Mux19~2_combout  & ((\register|reg_storage [940]) # ((!\rr1[0]~reg0_q )))) # (!\register|Mux19~2_combout  & (((\register|reg_storage [812] & \rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [940]),
	.datab(\register|Mux19~2_combout ),
	.datac(\register|reg_storage [812]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~3 .lut_mask = 16'hB8CC;
defparam \register|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneive_lcell_comb \register|Mux19~4 (
// Equation(s):
// \register|Mux19~4_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [652]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [524] & ((!\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [524]),
	.datac(\register|reg_storage [652]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~4 .lut_mask = 16'hAAE4;
defparam \register|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cycloneive_lcell_comb \register|Mux19~5 (
// Equation(s):
// \register|Mux19~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux19~4_combout  & (\register|reg_storage [684])) # (!\register|Mux19~4_combout  & ((\register|reg_storage [556]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux19~4_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [684]),
	.datac(\register|reg_storage [556]),
	.datad(\register|Mux19~4_combout ),
	.cin(gnd),
	.combout(\register|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~5 .lut_mask = 16'hDDA0;
defparam \register|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneive_lcell_comb \register|Mux19~6 (
// Equation(s):
// \register|Mux19~6_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|Mux19~3_combout )))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & ((\register|Mux19~5_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux19~3_combout ),
	.datad(\register|Mux19~5_combout ),
	.cin(gnd),
	.combout(\register|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~6 .lut_mask = 16'hB9A8;
defparam \register|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneive_lcell_comb \register|Mux19~9 (
// Equation(s):
// \register|Mux19~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux19~6_combout  & ((\register|Mux19~8_combout ))) # (!\register|Mux19~6_combout  & (\register|Mux19~1_combout )))) # (!\rr1[1]~reg0_q  & (((\register|Mux19~6_combout ))))

	.dataa(\register|Mux19~1_combout ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux19~8_combout ),
	.datad(\register|Mux19~6_combout ),
	.cin(gnd),
	.combout(\register|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~9 .lut_mask = 16'hF388;
defparam \register|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneive_lcell_comb \Selector115~0 (
// Equation(s):
// \Selector115~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux19~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux19~19_combout ))))

	.dataa(\register|Mux19~19_combout ),
	.datab(\register|Mux19~9_combout ),
	.datac(\S[1]~reg0_q ),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector115~0 .lut_mask = 16'hC0A0;
defparam \Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N21
dffeas \r1[12]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector115~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[12]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[12]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[12]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N26
cycloneive_lcell_comb \my_alu|Add1~26 (
// Equation(s):
// \my_alu|Add1~26_combout  = (\r1[13]~reg0_Duplicate_2_q  & ((\r2[13]~reg0_q  & (!\my_alu|Add1~25 )) # (!\r2[13]~reg0_q  & (\my_alu|Add1~25  & VCC)))) # (!\r1[13]~reg0_Duplicate_2_q  & ((\r2[13]~reg0_q  & ((\my_alu|Add1~25 ) # (GND))) # (!\r2[13]~reg0_q  & 
// (!\my_alu|Add1~25 ))))
// \my_alu|Add1~27  = CARRY((\r1[13]~reg0_Duplicate_2_q  & (\r2[13]~reg0_q  & !\my_alu|Add1~25 )) # (!\r1[13]~reg0_Duplicate_2_q  & ((\r2[13]~reg0_q ) # (!\my_alu|Add1~25 ))))

	.dataa(\r1[13]~reg0_Duplicate_2_q ),
	.datab(\r2[13]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~25 ),
	.combout(\my_alu|Add1~26_combout ),
	.cout(\my_alu|Add1~27 ));
// synopsys translate_off
defparam \my_alu|Add1~26 .lut_mask = 16'h694D;
defparam \my_alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N28
cycloneive_lcell_comb \my_alu|Add1~28 (
// Equation(s):
// \my_alu|Add1~28_combout  = ((\r2[14]~reg0_q  $ (\r1[14]~reg0_Duplicate_2_q  $ (\my_alu|Add1~27 )))) # (GND)
// \my_alu|Add1~29  = CARRY((\r2[14]~reg0_q  & (\r1[14]~reg0_Duplicate_2_q  & !\my_alu|Add1~27 )) # (!\r2[14]~reg0_q  & ((\r1[14]~reg0_Duplicate_2_q ) # (!\my_alu|Add1~27 ))))

	.dataa(\r2[14]~reg0_q ),
	.datab(\r1[14]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~27 ),
	.combout(\my_alu|Add1~28_combout ),
	.cout(\my_alu|Add1~29 ));
// synopsys translate_off
defparam \my_alu|Add1~28 .lut_mask = 16'h964D;
defparam \my_alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N26
cycloneive_lcell_comb \my_alu|Add0~26 (
// Equation(s):
// \my_alu|Add0~26_combout  = (\r2[13]~reg0_q  & ((\r1[13]~reg0_Duplicate_2_q  & (\my_alu|Add0~25  & VCC)) # (!\r1[13]~reg0_Duplicate_2_q  & (!\my_alu|Add0~25 )))) # (!\r2[13]~reg0_q  & ((\r1[13]~reg0_Duplicate_2_q  & (!\my_alu|Add0~25 )) # 
// (!\r1[13]~reg0_Duplicate_2_q  & ((\my_alu|Add0~25 ) # (GND)))))
// \my_alu|Add0~27  = CARRY((\r2[13]~reg0_q  & (!\r1[13]~reg0_Duplicate_2_q  & !\my_alu|Add0~25 )) # (!\r2[13]~reg0_q  & ((!\my_alu|Add0~25 ) # (!\r1[13]~reg0_Duplicate_2_q ))))

	.dataa(\r2[13]~reg0_q ),
	.datab(\r1[13]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~25 ),
	.combout(\my_alu|Add0~26_combout ),
	.cout(\my_alu|Add0~27 ));
// synopsys translate_off
defparam \my_alu|Add0~26 .lut_mask = 16'h9617;
defparam \my_alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N28
cycloneive_lcell_comb \my_alu|Add0~28 (
// Equation(s):
// \my_alu|Add0~28_combout  = ((\r1[14]~reg0_Duplicate_2_q  $ (\r2[14]~reg0_q  $ (!\my_alu|Add0~27 )))) # (GND)
// \my_alu|Add0~29  = CARRY((\r1[14]~reg0_Duplicate_2_q  & ((\r2[14]~reg0_q ) # (!\my_alu|Add0~27 ))) # (!\r1[14]~reg0_Duplicate_2_q  & (\r2[14]~reg0_q  & !\my_alu|Add0~27 )))

	.dataa(\r1[14]~reg0_Duplicate_2_q ),
	.datab(\r2[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~27 ),
	.combout(\my_alu|Add0~28_combout ),
	.cout(\my_alu|Add0~29 ));
// synopsys translate_off
defparam \my_alu|Add0~28 .lut_mask = 16'h698E;
defparam \my_alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N30
cycloneive_lcell_comb \my_alu|Add0~30 (
// Equation(s):
// \my_alu|Add0~30_combout  = (\r1[15]~reg0_Duplicate_2_q  & ((\r2[15]~reg0_q  & (\my_alu|Add0~29  & VCC)) # (!\r2[15]~reg0_q  & (!\my_alu|Add0~29 )))) # (!\r1[15]~reg0_Duplicate_2_q  & ((\r2[15]~reg0_q  & (!\my_alu|Add0~29 )) # (!\r2[15]~reg0_q  & 
// ((\my_alu|Add0~29 ) # (GND)))))
// \my_alu|Add0~31  = CARRY((\r1[15]~reg0_Duplicate_2_q  & (!\r2[15]~reg0_q  & !\my_alu|Add0~29 )) # (!\r1[15]~reg0_Duplicate_2_q  & ((!\my_alu|Add0~29 ) # (!\r2[15]~reg0_q ))))

	.dataa(\r1[15]~reg0_Duplicate_2_q ),
	.datab(\r2[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~29 ),
	.combout(\my_alu|Add0~30_combout ),
	.cout(\my_alu|Add0~31 ));
// synopsys translate_off
defparam \my_alu|Add0~30 .lut_mask = 16'h9617;
defparam \my_alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \my_alu|Selector17~3 (
// Equation(s):
// \my_alu|Selector17~3_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & ((\my_alu|Add0~30_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Add1~30_combout )))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Add1~30_combout ),
	.datac(\my_alu|Add0~30_combout ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector17~3 .lut_mask = 16'hA0DD;
defparam \my_alu|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \my_alu|Selector17~4 (
// Equation(s):
// \my_alu|Selector17~4_combout  = (\my_alu|Selector17~3_combout  & ((\r2[15]~reg0_q ) # ((\alu_control[1]~reg0_q ) # (\r1[15]~reg0_Duplicate_2_q )))) # (!\my_alu|Selector17~3_combout  & (\r2[15]~reg0_q  & (!\alu_control[1]~reg0_q  & 
// \r1[15]~reg0_Duplicate_2_q )))

	.dataa(\my_alu|Selector17~3_combout ),
	.datab(\r2[15]~reg0_q ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\r1[15]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector17~4 .lut_mask = 16'hAEA8;
defparam \my_alu|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \my_alu|SRL_8~51 (
// Equation(s):
// \my_alu|SRL_8~51_combout  = (\r1[31]~reg0_Duplicate_1_q  & (!\my_alu|SLL_4~0_combout  & !\r2[3]~reg0_q ))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_4~0_combout ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~51 .lut_mask = 16'h000A;
defparam \my_alu|SRL_8~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \my_alu|Selector17~1 (
// Equation(s):
// \my_alu|Selector17~1_combout  = (\my_alu|Selector20~3_combout  & ((\alu_control[0]~reg0_q  & ((\my_alu|SRL_8~51_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|SLL_8~20_combout )))) # (!\my_alu|Selector20~3_combout  & (((\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|SLL_8~20_combout ),
	.datab(\my_alu|SRL_8~51_combout ),
	.datac(\my_alu|Selector20~3_combout ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector17~1 .lut_mask = 16'hCFA0;
defparam \my_alu|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \my_alu|Selector17~2 (
// Equation(s):
// \my_alu|Selector17~2_combout  = (\alu_control[1]~reg0_q  & (((\my_alu|Selector17~1_combout )))) # (!\alu_control[1]~reg0_q  & ((\my_alu|Selector17~1_combout  & (\my_alu|Mult0|auto_generated|w513w [15])) # (!\my_alu|Selector17~1_combout  & ((\r2[3]~reg0_q 
// )))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Mult0|auto_generated|w513w [15]),
	.datac(\my_alu|Selector17~1_combout ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector17~2 .lut_mask = 16'hE5E0;
defparam \my_alu|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \my_alu|Selector17~5 (
// Equation(s):
// \my_alu|Selector17~5_combout  = (\my_alu|Selector20~8_combout  & (((\my_alu|Selector17~2_combout  & \my_alu|Selector30~4_combout )))) # (!\my_alu|Selector20~8_combout  & ((\my_alu|Selector17~4_combout ) # ((!\my_alu|Selector30~4_combout ))))

	.dataa(\my_alu|Selector20~8_combout ),
	.datab(\my_alu|Selector17~4_combout ),
	.datac(\my_alu|Selector17~2_combout ),
	.datad(\my_alu|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector17~5 .lut_mask = 16'hE455;
defparam \my_alu|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \my_alu|Selector17~0 (
// Equation(s):
// \my_alu|Selector17~0_combout  = (\alu_control[0]~reg0_q  & (\r2[15]~reg0_q  $ (\r1[15]~reg0_Duplicate_2_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\r2[15]~reg0_q ),
	.datac(gnd),
	.datad(\r1[15]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector17~0 .lut_mask = 16'h2288;
defparam \my_alu|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \my_alu|Selector17~6 (
// Equation(s):
// \my_alu|Selector17~6_combout  = (\my_alu|Selector30~0_combout  & ((\my_alu|Selector17~5_combout  & ((\my_alu|Selector17~0_combout ))) # (!\my_alu|Selector17~5_combout  & (\r1[31]~reg0_Duplicate_1_q )))) # (!\my_alu|Selector30~0_combout  & 
// (((\my_alu|Selector17~5_combout ))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\my_alu|Selector30~0_combout ),
	.datac(\my_alu|Selector17~5_combout ),
	.datad(\my_alu|Selector17~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector17~6 .lut_mask = 16'hF838;
defparam \my_alu|Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N24
cycloneive_lcell_comb \my_alu|SRL_2~41 (
// Equation(s):
// \my_alu|SRL_2~41_combout  = (\r2[1]~reg0_q  & (\r1[17]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[15]~reg0_Duplicate_2_q )))

	.dataa(gnd),
	.datab(\r1[17]~reg0_Duplicate_2_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[15]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~41 .lut_mask = 16'hCFC0;
defparam \my_alu|SRL_2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N16
cycloneive_lcell_comb \my_alu|SRL_2~49 (
// Equation(s):
// \my_alu|SRL_2~49_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~9_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~41_combout )))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~9_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SRL_2~41_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~49 .lut_mask = 16'hCFC0;
defparam \my_alu|SRL_2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N6
cycloneive_lcell_comb \my_alu|SRL_4~13 (
// Equation(s):
// \my_alu|SRL_4~13_combout  = (\r2[2]~reg0_q  & (\my_alu|SRL_2~47_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SRL_2~49_combout )))

	.dataa(gnd),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~47_combout ),
	.datad(\my_alu|SRL_2~49_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~13 .lut_mask = 16'hF3C0;
defparam \my_alu|SRL_4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N28
cycloneive_lcell_comb \my_alu|SRL_2~51 (
// Equation(s):
// \my_alu|SRL_2~51_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~6_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~34_combout )))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\my_alu|SRL_2~6_combout ),
	.datad(\my_alu|SRL_2~34_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~51 .lut_mask = 16'hF3C0;
defparam \my_alu|SRL_2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \my_alu|SRL_4~12 (
// Equation(s):
// \my_alu|SRL_4~12_combout  = (\r2[2]~reg0_q  & ((\my_alu|SRL_2~46_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~51_combout ))

	.dataa(\my_alu|SRL_2~51_combout ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~46_combout ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~12 .lut_mask = 16'hF0AA;
defparam \my_alu|SRL_4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \my_alu|Selector17~7 (
// Equation(s):
// \my_alu|Selector17~7_combout  = (\my_alu|Selector20~1_combout  & (((\my_alu|SRL_4~12_combout ) # (\my_alu|Selector20~0_combout )))) # (!\my_alu|Selector20~1_combout  & (\my_alu|SRL_4~13_combout  & ((!\my_alu|Selector20~0_combout ))))

	.dataa(\my_alu|SRL_4~13_combout ),
	.datab(\my_alu|SRL_4~12_combout ),
	.datac(\my_alu|Selector20~1_combout ),
	.datad(\my_alu|Selector20~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector17~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector17~7 .lut_mask = 16'hF0CA;
defparam \my_alu|Selector17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \my_alu|Selector17~8 (
// Equation(s):
// \my_alu|Selector17~8_combout  = (\my_alu|Selector17~7_combout  & (((\my_alu|Add2~6_combout ) # (!\my_alu|Selector20~0_combout )))) # (!\my_alu|Selector17~7_combout  & (\my_alu|Selector17~6_combout  & ((\my_alu|Selector20~0_combout ))))

	.dataa(\my_alu|Selector17~6_combout ),
	.datab(\my_alu|Add2~6_combout ),
	.datac(\my_alu|Selector17~7_combout ),
	.datad(\my_alu|Selector20~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector17~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector17~8 .lut_mask = 16'hCAF0;
defparam \my_alu|Selector17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \my_alu|result[15] (
// Equation(s):
// \my_alu|result [15] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [15])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector17~8_combout )))

	.dataa(\my_alu|result [15]),
	.datab(gnd),
	.datac(\my_alu|Selector17~8_combout ),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [15]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[15] .lut_mask = 16'hAAF0;
defparam \my_alu|result[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (\my_alu|result [15]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [15]),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'hFF0F;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N9
dffeas \wd[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector54~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[15]~reg0 .is_wysiwyg = "true";
defparam \wd[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N15
dffeas \register|reg_storage[815] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[15]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [815]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[815] .is_wysiwyg = "true";
defparam \register|reg_storage[815] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cycloneive_lcell_comb \register|Mux16~0 (
// Equation(s):
// \register|Mux16~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [815])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [783])))))

	.dataa(\register|reg_storage [815]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [783]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~0 .lut_mask = 16'hEE30;
defparam \register|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cycloneive_lcell_comb \register|Mux16~1 (
// Equation(s):
// \register|Mux16~1_combout  = (\register|Mux16~0_combout  & (((\register|reg_storage [943]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux16~0_combout  & (\register|reg_storage [911] & ((\rr1[2]~reg0_q ))))

	.dataa(\register|Mux16~0_combout ),
	.datab(\register|reg_storage [911]),
	.datac(\register|reg_storage [943]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~1 .lut_mask = 16'hE4AA;
defparam \register|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneive_lcell_comb \register|Mux16~2 (
// Equation(s):
// \register|Mux16~2_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [719]) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|reg_storage [591] & !\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [719]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [591]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~2 .lut_mask = 16'hCCB8;
defparam \register|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneive_lcell_comb \register|Mux16~3 (
// Equation(s):
// \register|Mux16~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux16~2_combout  & (\register|reg_storage [751])) # (!\register|Mux16~2_combout  & ((\register|reg_storage [623]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux16~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [751]),
	.datac(\register|reg_storage [623]),
	.datad(\register|Mux16~2_combout ),
	.cin(gnd),
	.combout(\register|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~3 .lut_mask = 16'hDDA0;
defparam \register|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \register|Mux16~4 (
// Equation(s):
// \register|Mux16~4_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [559]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [527] & ((!\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [527]),
	.datac(\register|reg_storage [559]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~4 .lut_mask = 16'hAAE4;
defparam \register|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneive_lcell_comb \register|Mux16~5 (
// Equation(s):
// \register|Mux16~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux16~4_combout  & (\register|reg_storage [687])) # (!\register|Mux16~4_combout  & ((\register|reg_storage [655]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux16~4_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [687]),
	.datac(\register|Mux16~4_combout ),
	.datad(\register|reg_storage [655]),
	.cin(gnd),
	.combout(\register|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~5 .lut_mask = 16'hDAD0;
defparam \register|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneive_lcell_comb \register|Mux16~6 (
// Equation(s):
// \register|Mux16~6_combout  = (\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q ) # ((\register|Mux16~3_combout )))) # (!\rr1[1]~reg0_q  & (!\rr1[3]~reg0_q  & ((\register|Mux16~5_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux16~3_combout ),
	.datad(\register|Mux16~5_combout ),
	.cin(gnd),
	.combout(\register|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~6 .lut_mask = 16'hB9A8;
defparam \register|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneive_lcell_comb \register|Mux16~7 (
// Equation(s):
// \register|Mux16~7_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [981]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [847] & ((!\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [847]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [981]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~7 .lut_mask = 16'hCCE2;
defparam \register|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneive_lcell_comb \register|Mux16~8 (
// Equation(s):
// \register|Mux16~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux16~7_combout  & (\register|reg_storage [1007])) # (!\register|Mux16~7_combout  & ((\register|reg_storage [879]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux16~7_combout ))))

	.dataa(\register|reg_storage [1007]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [879]),
	.datad(\register|Mux16~7_combout ),
	.cin(gnd),
	.combout(\register|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~8 .lut_mask = 16'hBBC0;
defparam \register|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cycloneive_lcell_comb \register|Mux16~9 (
// Equation(s):
// \register|Mux16~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux16~6_combout  & ((\register|Mux16~8_combout ))) # (!\register|Mux16~6_combout  & (\register|Mux16~1_combout )))) # (!\rr1[3]~reg0_q  & (((\register|Mux16~6_combout ))))

	.dataa(\register|Mux16~1_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux16~6_combout ),
	.datad(\register|Mux16~8_combout ),
	.cin(gnd),
	.combout(\register|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~9 .lut_mask = 16'hF838;
defparam \register|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
cycloneive_lcell_comb \register|Mux16~17 (
// Equation(s):
// \register|Mux16~17_combout  = (\rr1[3]~reg0_q  & (((\register|reg_storage [431]) # (\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [175] & ((!\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [175]),
	.datab(\register|reg_storage [431]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~17 .lut_mask = 16'hF0CA;
defparam \register|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
cycloneive_lcell_comb \register|Mux16~18 (
// Equation(s):
// \register|Mux16~18_combout  = (\rr1[1]~reg0_q  & ((\register|Mux16~17_combout  & ((\register|reg_storage [495]))) # (!\register|Mux16~17_combout  & (\register|reg_storage [239])))) # (!\rr1[1]~reg0_q  & (((\register|Mux16~17_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [239]),
	.datac(\register|reg_storage [495]),
	.datad(\register|Mux16~17_combout ),
	.cin(gnd),
	.combout(\register|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~18 .lut_mask = 16'hF588;
defparam \register|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N14
cycloneive_lcell_comb \register|Mux16~10 (
// Equation(s):
// \register|Mux16~10_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [303]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [47] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [303]),
	.datab(\register|reg_storage [47]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~10 .lut_mask = 16'hF0AC;
defparam \register|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneive_lcell_comb \register|Mux16~11 (
// Equation(s):
// \register|Mux16~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux16~10_combout  & (\register|reg_storage [367])) # (!\register|Mux16~10_combout  & ((\register|reg_storage [111]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux16~10_combout ))))

	.dataa(\register|reg_storage [367]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [111]),
	.datad(\register|Mux16~10_combout ),
	.cin(gnd),
	.combout(\register|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~11 .lut_mask = 16'hBBC0;
defparam \register|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
cycloneive_lcell_comb \register|Mux16~14 (
// Equation(s):
// \register|Mux16~14_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [79]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [15]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [15]),
	.datac(\register|reg_storage [79]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~14 .lut_mask = 16'hFA44;
defparam \register|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
cycloneive_lcell_comb \register|Mux16~15 (
// Equation(s):
// \register|Mux16~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux16~14_combout  & (\register|reg_storage [335])) # (!\register|Mux16~14_combout  & ((\register|reg_storage [271]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux16~14_combout ))))

	.dataa(\register|reg_storage [335]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [271]),
	.datad(\register|Mux16~14_combout ),
	.cin(gnd),
	.combout(\register|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~15 .lut_mask = 16'hBBC0;
defparam \register|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneive_lcell_comb \register|Mux16~12 (
// Equation(s):
// \register|Mux16~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [207])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [143])))))

	.dataa(\register|reg_storage [207]),
	.datab(\register|reg_storage [143]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~12 .lut_mask = 16'hFA0C;
defparam \register|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneive_lcell_comb \register|Mux16~13 (
// Equation(s):
// \register|Mux16~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux16~12_combout  & (\register|reg_storage [463])) # (!\register|Mux16~12_combout  & ((\register|reg_storage [399]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux16~12_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [463]),
	.datac(\register|reg_storage [399]),
	.datad(\register|Mux16~12_combout ),
	.cin(gnd),
	.combout(\register|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~13 .lut_mask = 16'hDDA0;
defparam \register|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneive_lcell_comb \register|Mux16~16 (
// Equation(s):
// \register|Mux16~16_combout  = (\rr1[0]~reg0_q  & (\rr1[2]~reg0_q )) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|Mux16~13_combout ))) # (!\rr1[2]~reg0_q  & (\register|Mux16~15_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux16~15_combout ),
	.datad(\register|Mux16~13_combout ),
	.cin(gnd),
	.combout(\register|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~16 .lut_mask = 16'hDC98;
defparam \register|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneive_lcell_comb \register|Mux16~19 (
// Equation(s):
// \register|Mux16~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux16~16_combout  & (\register|Mux16~18_combout )) # (!\register|Mux16~16_combout  & ((\register|Mux16~11_combout ))))) # (!\rr1[0]~reg0_q  & (((\register|Mux16~16_combout ))))

	.dataa(\register|Mux16~18_combout ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux16~11_combout ),
	.datad(\register|Mux16~16_combout ),
	.cin(gnd),
	.combout(\register|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~19 .lut_mask = 16'hBBC0;
defparam \register|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneive_lcell_comb \Selector112~0 (
// Equation(s):
// \Selector112~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux16~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux16~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux16~9_combout ),
	.datad(\register|Mux16~19_combout ),
	.cin(gnd),
	.combout(\Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector112~0 .lut_mask = 16'hA280;
defparam \Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N7
dffeas \r1[15]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector112~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[15]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[15]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[15]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N12
cycloneive_lcell_comb \my_alu|SLL_2~30 (
// Equation(s):
// \my_alu|SLL_2~30_combout  = (\r2[1]~reg0_q  & ((\r1[15]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[17]~reg0_Duplicate_2_q ))

	.dataa(gnd),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[17]~reg0_Duplicate_2_q ),
	.datad(\r1[15]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~30 .lut_mask = 16'hFC30;
defparam \my_alu|SLL_2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
cycloneive_lcell_comb \my_alu|SLL_2~31 (
// Equation(s):
// \my_alu|SLL_2~31_combout  = (\r2[0]~reg0_q  & ((\my_alu|SLL_2~28_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~30_combout ))

	.dataa(\r2[0]~reg0_q ),
	.datab(\my_alu|SLL_2~30_combout ),
	.datac(\my_alu|SLL_2~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SLL_2~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~31 .lut_mask = 16'hE4E4;
defparam \my_alu|SLL_2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N0
cycloneive_lcell_comb \my_alu|SLL_4~16 (
// Equation(s):
// \my_alu|SLL_4~16_combout  = (\r2[2]~reg0_q  & (\my_alu|SLL_2~31_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~40_combout )))

	.dataa(\my_alu|SLL_2~31_combout ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~40_combout ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~16 .lut_mask = 16'hAAF0;
defparam \my_alu|SLL_4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
cycloneive_lcell_comb \my_alu|SLL_4~7 (
// Equation(s):
// \my_alu|SLL_4~7_combout  = (\r2[2]~reg0_q  & ((\my_alu|SLL_2~16_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~24_combout ))

	.dataa(gnd),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SLL_2~24_combout ),
	.datad(\my_alu|SLL_2~16_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~7 .lut_mask = 16'hFC30;
defparam \my_alu|SLL_4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
cycloneive_lcell_comb \my_alu|Selector11~5 (
// Equation(s):
// \my_alu|Selector11~5_combout  = (\my_alu|Selector11~4_combout  & (((\my_alu|Selector30~20_combout ) # (\my_alu|SLL_4~7_combout )))) # (!\my_alu|Selector11~4_combout  & (\my_alu|SLL_4~16_combout  & (!\my_alu|Selector30~20_combout )))

	.dataa(\my_alu|Selector11~4_combout ),
	.datab(\my_alu|SLL_4~16_combout ),
	.datac(\my_alu|Selector30~20_combout ),
	.datad(\my_alu|SLL_4~7_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector11~5 .lut_mask = 16'hAEA4;
defparam \my_alu|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
cycloneive_lcell_comb \my_alu|Selector11~6 (
// Equation(s):
// \my_alu|Selector11~6_combout  = (\my_alu|Selector12~4_combout  & (((\my_alu|Mult0|auto_generated|op_1~6_combout ) # (\my_alu|Selector12~3_combout )))) # (!\my_alu|Selector12~4_combout  & (\my_alu|Selector11~5_combout  & ((!\my_alu|Selector12~3_combout 
// ))))

	.dataa(\my_alu|Selector12~4_combout ),
	.datab(\my_alu|Selector11~5_combout ),
	.datac(\my_alu|Mult0|auto_generated|op_1~6_combout ),
	.datad(\my_alu|Selector12~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector11~6 .lut_mask = 16'hAAE4;
defparam \my_alu|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
cycloneive_lcell_comb \my_alu|Selector11~7 (
// Equation(s):
// \my_alu|Selector11~7_combout  = (\my_alu|Selector11~6_combout  & (((\r2[9]~reg0_q )) # (!\my_alu|Selector12~3_combout ))) # (!\my_alu|Selector11~6_combout  & (\my_alu|Selector12~3_combout  & (\my_alu|Add2~18_combout )))

	.dataa(\my_alu|Selector11~6_combout ),
	.datab(\my_alu|Selector12~3_combout ),
	.datac(\my_alu|Add2~18_combout ),
	.datad(\r2[9]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector11~7 .lut_mask = 16'hEA62;
defparam \my_alu|Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N10
cycloneive_lcell_comb \my_alu|Add0~42 (
// Equation(s):
// \my_alu|Add0~42_combout  = (\r1[21]~reg0_Duplicate_1_q  & ((\r2[21]~reg0_q  & (\my_alu|Add0~41  & VCC)) # (!\r2[21]~reg0_q  & (!\my_alu|Add0~41 )))) # (!\r1[21]~reg0_Duplicate_1_q  & ((\r2[21]~reg0_q  & (!\my_alu|Add0~41 )) # (!\r2[21]~reg0_q  & 
// ((\my_alu|Add0~41 ) # (GND)))))
// \my_alu|Add0~43  = CARRY((\r1[21]~reg0_Duplicate_1_q  & (!\r2[21]~reg0_q  & !\my_alu|Add0~41 )) # (!\r1[21]~reg0_Duplicate_1_q  & ((!\my_alu|Add0~41 ) # (!\r2[21]~reg0_q ))))

	.dataa(\r1[21]~reg0_Duplicate_1_q ),
	.datab(\r2[21]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~41 ),
	.combout(\my_alu|Add0~42_combout ),
	.cout(\my_alu|Add0~43 ));
// synopsys translate_off
defparam \my_alu|Add0~42 .lut_mask = 16'h9617;
defparam \my_alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N28
cycloneive_lcell_comb \my_alu|Selector11~0 (
// Equation(s):
// \my_alu|Selector11~0_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & ((\my_alu|Add0~42_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Add1~42_combout )))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Add1~42_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector11~0 .lut_mask = 16'hCB0B;
defparam \my_alu|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N18
cycloneive_lcell_comb \my_alu|Selector11~1 (
// Equation(s):
// \my_alu|Selector11~1_combout  = (\my_alu|Selector11~0_combout  & ((\r2[21]~reg0_q ) # ((\r1[21]~reg0_Duplicate_1_q ) # (\alu_control[1]~reg0_q )))) # (!\my_alu|Selector11~0_combout  & (\r2[21]~reg0_q  & (\r1[21]~reg0_Duplicate_1_q  & 
// !\alu_control[1]~reg0_q )))

	.dataa(\my_alu|Selector11~0_combout ),
	.datab(\r2[21]~reg0_q ),
	.datac(\r1[21]~reg0_Duplicate_1_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector11~1 .lut_mask = 16'hAAE8;
defparam \my_alu|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N26
cycloneive_lcell_comb \my_alu|result~21 (
// Equation(s):
// \my_alu|result~21_combout  = \r1[21]~reg0_Duplicate_1_q  $ (\r2[21]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r1[21]~reg0_Duplicate_1_q ),
	.datad(\r2[21]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~21 .lut_mask = 16'h0FF0;
defparam \my_alu|result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N16
cycloneive_lcell_comb \my_alu|Selector11~2 (
// Equation(s):
// \my_alu|Selector11~2_combout  = (\my_alu|Selector12~2_combout  & (((\my_alu|result~21_combout  & \my_alu|Selector12~1_combout )))) # (!\my_alu|Selector12~2_combout  & ((\my_alu|Selector11~1_combout ) # ((!\my_alu|Selector12~1_combout ))))

	.dataa(\my_alu|Selector11~1_combout ),
	.datab(\my_alu|Selector12~2_combout ),
	.datac(\my_alu|result~21_combout ),
	.datad(\my_alu|Selector12~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector11~2 .lut_mask = 16'hE233;
defparam \my_alu|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N22
cycloneive_lcell_comb \my_alu|SRL_8~34 (
// Equation(s):
// \my_alu|SRL_8~34_combout  = (\r2[1]~reg0_q  & (((\r1[31]~reg0_Duplicate_1_q )))) # (!\r2[1]~reg0_q  & ((\r2[2]~reg0_q  & ((\r1[31]~reg0_Duplicate_1_q ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_1~5_combout ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_1~5_combout ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~34 .lut_mask = 16'hFE10;
defparam \my_alu|SRL_8~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
cycloneive_lcell_comb \my_alu|SRL_8~35 (
// Equation(s):
// \my_alu|SRL_8~35_combout  = (\r2[3]~reg0_q  & ((\my_alu|SRL_8~34_combout ))) # (!\r2[3]~reg0_q  & (\my_alu|SRL_4~8_combout ))

	.dataa(gnd),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SRL_4~8_combout ),
	.datad(\my_alu|SRL_8~34_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~35 .lut_mask = 16'hFC30;
defparam \my_alu|SRL_8~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N6
cycloneive_lcell_comb \my_alu|Selector11~3 (
// Equation(s):
// \my_alu|Selector11~3_combout  = (\my_alu|Selector11~2_combout  & ((\my_alu|SRL_8~35_combout ) # ((!\my_alu|Selector12~0_combout )))) # (!\my_alu|Selector11~2_combout  & (((\my_alu|Selector12~0_combout  & \r1[31]~reg0_Duplicate_1_q ))))

	.dataa(\my_alu|Selector11~2_combout ),
	.datab(\my_alu|SRL_8~35_combout ),
	.datac(\my_alu|Selector12~0_combout ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector11~3 .lut_mask = 16'hDA8A;
defparam \my_alu|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
cycloneive_lcell_comb \my_alu|Selector11~8 (
// Equation(s):
// \my_alu|Selector11~8_combout  = (\my_alu|Selector11~7_combout  & (((\my_alu|Selector11~3_combout  & \my_alu|Selector5~0_combout )) # (!\alu_control[3]~reg0_q ))) # (!\my_alu|Selector11~7_combout  & (((\my_alu|Selector11~3_combout  & 
// \my_alu|Selector5~0_combout ))))

	.dataa(\my_alu|Selector11~7_combout ),
	.datab(\alu_control[3]~reg0_q ),
	.datac(\my_alu|Selector11~3_combout ),
	.datad(\my_alu|Selector5~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector11~8 .lut_mask = 16'hF222;
defparam \my_alu|Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
cycloneive_lcell_comb \my_alu|result[21] (
// Equation(s):
// \my_alu|result [21] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [21])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector11~8_combout )))

	.dataa(gnd),
	.datab(\my_alu|result [21]),
	.datac(\my_alu|Selector11~8_combout ),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [21]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[21] .lut_mask = 16'hCCF0;
defparam \my_alu|result[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
cycloneive_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\my_alu|result [21]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [21]),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'hFF0F;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N11
dffeas \wd[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[21]~reg0 .is_wysiwyg = "true";
defparam \wd[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N13
dffeas \register|reg_storage[117] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[21]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [117]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[117] .is_wysiwyg = "true";
defparam \register|reg_storage[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N28
cycloneive_lcell_comb \register|Mux10~10 (
// Equation(s):
// \register|Mux10~10_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|reg_storage [309])) # (!\rr1[3]~reg0_q  & ((\register|reg_storage [53])))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [309]),
	.datac(\register|reg_storage [53]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~10 .lut_mask = 16'hEE50;
defparam \register|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N6
cycloneive_lcell_comb \register|Mux10~11 (
// Equation(s):
// \register|Mux10~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux10~10_combout  & ((\register|reg_storage [373]))) # (!\register|Mux10~10_combout  & (\register|reg_storage [117])))) # (!\rr1[1]~reg0_q  & (((\register|Mux10~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [117]),
	.datac(\register|reg_storage [373]),
	.datad(\register|Mux10~10_combout ),
	.cin(gnd),
	.combout(\register|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~11 .lut_mask = 16'hF588;
defparam \register|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
cycloneive_lcell_comb \register|Mux10~17 (
// Equation(s):
// \register|Mux10~17_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|reg_storage [437])) # (!\rr1[3]~reg0_q  & ((\register|reg_storage [181])))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [437]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|reg_storage [181]),
	.cin(gnd),
	.combout(\register|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~17 .lut_mask = 16'hE5E0;
defparam \register|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneive_lcell_comb \register|Mux10~18 (
// Equation(s):
// \register|Mux10~18_combout  = (\rr1[1]~reg0_q  & ((\register|Mux10~17_combout  & (\register|reg_storage [501])) # (!\register|Mux10~17_combout  & ((\register|reg_storage [245]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux10~17_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [501]),
	.datac(\register|reg_storage [245]),
	.datad(\register|Mux10~17_combout ),
	.cin(gnd),
	.combout(\register|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~18 .lut_mask = 16'hDDA0;
defparam \register|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
cycloneive_lcell_comb \register|Mux10~14 (
// Equation(s):
// \register|Mux10~14_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [85]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [21]))))

	.dataa(\register|reg_storage [21]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [85]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~14 .lut_mask = 16'hFC22;
defparam \register|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
cycloneive_lcell_comb \register|Mux10~15 (
// Equation(s):
// \register|Mux10~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux10~14_combout  & ((\register|reg_storage [341]))) # (!\register|Mux10~14_combout  & (\register|reg_storage [277])))) # (!\rr1[3]~reg0_q  & (((\register|Mux10~14_combout ))))

	.dataa(\register|reg_storage [277]),
	.datab(\register|reg_storage [341]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|Mux10~14_combout ),
	.cin(gnd),
	.combout(\register|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~15 .lut_mask = 16'hCFA0;
defparam \register|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
cycloneive_lcell_comb \register|Mux10~12 (
// Equation(s):
// \register|Mux10~12_combout  = (\rr1[1]~reg0_q  & (((\register|reg_storage [213]) # (\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [149] & ((!\rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [149]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [213]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~12 .lut_mask = 16'hCCE2;
defparam \register|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
cycloneive_lcell_comb \register|Mux10~13 (
// Equation(s):
// \register|Mux10~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux10~12_combout  & (\register|reg_storage [469])) # (!\register|Mux10~12_combout  & ((\register|reg_storage [405]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux10~12_combout ))))

	.dataa(\register|reg_storage [469]),
	.datab(\register|reg_storage [405]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|Mux10~12_combout ),
	.cin(gnd),
	.combout(\register|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~13 .lut_mask = 16'hAFC0;
defparam \register|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
cycloneive_lcell_comb \register|Mux10~16 (
// Equation(s):
// \register|Mux10~16_combout  = (\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q ) # ((\register|Mux10~13_combout )))) # (!\rr1[2]~reg0_q  & (!\rr1[0]~reg0_q  & (\register|Mux10~15_combout )))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux10~15_combout ),
	.datad(\register|Mux10~13_combout ),
	.cin(gnd),
	.combout(\register|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~16 .lut_mask = 16'hBA98;
defparam \register|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
cycloneive_lcell_comb \register|Mux10~19 (
// Equation(s):
// \register|Mux10~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux10~16_combout  & ((\register|Mux10~18_combout ))) # (!\register|Mux10~16_combout  & (\register|Mux10~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux10~16_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux10~11_combout ),
	.datac(\register|Mux10~18_combout ),
	.datad(\register|Mux10~16_combout ),
	.cin(gnd),
	.combout(\register|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~19 .lut_mask = 16'hF588;
defparam \register|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N12
cycloneive_lcell_comb \register|Mux10~0 (
// Equation(s):
// \register|Mux10~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [821]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [789]))))

	.dataa(\register|reg_storage [789]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [821]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~0 .lut_mask = 16'hFC22;
defparam \register|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cycloneive_lcell_comb \register|Mux10~1 (
// Equation(s):
// \register|Mux10~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux10~0_combout  & ((\register|reg_storage [949]))) # (!\register|Mux10~0_combout  & (\register|reg_storage [917])))) # (!\rr1[2]~reg0_q  & (((\register|Mux10~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [917]),
	.datac(\register|reg_storage [949]),
	.datad(\register|Mux10~0_combout ),
	.cin(gnd),
	.combout(\register|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~1 .lut_mask = 16'hF588;
defparam \register|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N18
cycloneive_lcell_comb \register|Mux10~2 (
// Equation(s):
// \register|Mux10~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [725]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [597]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [597]),
	.datac(\register|reg_storage [725]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~2 .lut_mask = 16'hFA44;
defparam \register|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneive_lcell_comb \register|Mux10~3 (
// Equation(s):
// \register|Mux10~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux10~2_combout  & (\register|reg_storage [757])) # (!\register|Mux10~2_combout  & ((\register|reg_storage [629]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux10~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [757]),
	.datac(\register|reg_storage [629]),
	.datad(\register|Mux10~2_combout ),
	.cin(gnd),
	.combout(\register|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~3 .lut_mask = 16'hDDA0;
defparam \register|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \register|Mux10~4 (
// Equation(s):
// \register|Mux10~4_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [565]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [533] & ((!\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [533]),
	.datac(\register|reg_storage [565]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~4 .lut_mask = 16'hAAE4;
defparam \register|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneive_lcell_comb \register|Mux10~5 (
// Equation(s):
// \register|Mux10~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux10~4_combout  & (\register|reg_storage [693])) # (!\register|Mux10~4_combout  & ((\register|reg_storage [661]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux10~4_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [693]),
	.datac(\register|reg_storage [661]),
	.datad(\register|Mux10~4_combout ),
	.cin(gnd),
	.combout(\register|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~5 .lut_mask = 16'hDDA0;
defparam \register|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneive_lcell_comb \register|Mux10~6 (
// Equation(s):
// \register|Mux10~6_combout  = (\rr1[3]~reg0_q  & (\rr1[1]~reg0_q )) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|Mux10~3_combout )) # (!\rr1[1]~reg0_q  & ((\register|Mux10~5_combout )))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux10~3_combout ),
	.datad(\register|Mux10~5_combout ),
	.cin(gnd),
	.combout(\register|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~6 .lut_mask = 16'hD9C8;
defparam \register|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \register|Mux10~7 (
// Equation(s):
// \register|Mux10~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [987]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [853]))))

	.dataa(\register|reg_storage [853]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [987]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~7 .lut_mask = 16'hFC22;
defparam \register|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \register|Mux10~8 (
// Equation(s):
// \register|Mux10~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux10~7_combout  & ((\register|reg_storage [1013]))) # (!\register|Mux10~7_combout  & (\register|reg_storage [885])))) # (!\rr1[0]~reg0_q  & (((\register|Mux10~7_combout ))))

	.dataa(\register|reg_storage [885]),
	.datab(\register|reg_storage [1013]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\register|Mux10~7_combout ),
	.cin(gnd),
	.combout(\register|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~8 .lut_mask = 16'hCFA0;
defparam \register|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneive_lcell_comb \register|Mux10~9 (
// Equation(s):
// \register|Mux10~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux10~6_combout  & ((\register|Mux10~8_combout ))) # (!\register|Mux10~6_combout  & (\register|Mux10~1_combout )))) # (!\rr1[3]~reg0_q  & (((\register|Mux10~6_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|Mux10~1_combout ),
	.datac(\register|Mux10~6_combout ),
	.datad(\register|Mux10~8_combout ),
	.cin(gnd),
	.combout(\register|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~9 .lut_mask = 16'hF858;
defparam \register|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N20
cycloneive_lcell_comb \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux10~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux10~19_combout ))))

	.dataa(\register|Mux10~19_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\register|Mux10~9_combout ),
	.cin(gnd),
	.combout(\Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector106~0 .lut_mask = 16'hE020;
defparam \Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N21
dffeas \r1[21]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector106~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[21]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[21]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[21]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N12
cycloneive_lcell_comb \my_alu|Add0~44 (
// Equation(s):
// \my_alu|Add0~44_combout  = ((\r1[22]~reg0_Duplicate_1_q  $ (\r2[22]~reg0_q  $ (!\my_alu|Add0~43 )))) # (GND)
// \my_alu|Add0~45  = CARRY((\r1[22]~reg0_Duplicate_1_q  & ((\r2[22]~reg0_q ) # (!\my_alu|Add0~43 ))) # (!\r1[22]~reg0_Duplicate_1_q  & (\r2[22]~reg0_q  & !\my_alu|Add0~43 )))

	.dataa(\r1[22]~reg0_Duplicate_1_q ),
	.datab(\r2[22]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~43 ),
	.combout(\my_alu|Add0~44_combout ),
	.cout(\my_alu|Add0~45 ));
// synopsys translate_off
defparam \my_alu|Add0~44 .lut_mask = 16'h698E;
defparam \my_alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N14
cycloneive_lcell_comb \my_alu|Add0~46 (
// Equation(s):
// \my_alu|Add0~46_combout  = (\r2[23]~reg0_q  & ((\r1[23]~reg0_Duplicate_1_q  & (\my_alu|Add0~45  & VCC)) # (!\r1[23]~reg0_Duplicate_1_q  & (!\my_alu|Add0~45 )))) # (!\r2[23]~reg0_q  & ((\r1[23]~reg0_Duplicate_1_q  & (!\my_alu|Add0~45 )) # 
// (!\r1[23]~reg0_Duplicate_1_q  & ((\my_alu|Add0~45 ) # (GND)))))
// \my_alu|Add0~47  = CARRY((\r2[23]~reg0_q  & (!\r1[23]~reg0_Duplicate_1_q  & !\my_alu|Add0~45 )) # (!\r2[23]~reg0_q  & ((!\my_alu|Add0~45 ) # (!\r1[23]~reg0_Duplicate_1_q ))))

	.dataa(\r2[23]~reg0_q ),
	.datab(\r1[23]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~45 ),
	.combout(\my_alu|Add0~46_combout ),
	.cout(\my_alu|Add0~47 ));
// synopsys translate_off
defparam \my_alu|Add0~46 .lut_mask = 16'h9617;
defparam \my_alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
cycloneive_lcell_comb \my_alu|Selector8~5 (
// Equation(s):
// \my_alu|Selector8~5_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\my_alu|Add0~48_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|Add1~48_combout ))))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Add0~48_combout ),
	.datac(\my_alu|Add1~48_combout ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~5 .lut_mask = 16'h88F5;
defparam \my_alu|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N12
cycloneive_lcell_comb \my_alu|Selector8~6 (
// Equation(s):
// \my_alu|Selector8~6_combout  = (\my_alu|Selector8~5_combout  & ((\alu_control[1]~reg0_q ) # ((\r1[24]~reg0_Duplicate_1_q ) # (\r2[24]~reg0_q )))) # (!\my_alu|Selector8~5_combout  & (!\alu_control[1]~reg0_q  & (\r1[24]~reg0_Duplicate_1_q  & \r2[24]~reg0_q 
// )))

	.dataa(\my_alu|Selector8~5_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\r1[24]~reg0_Duplicate_1_q ),
	.datad(\r2[24]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~6 .lut_mask = 16'hBAA8;
defparam \my_alu|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N8
cycloneive_lcell_comb \my_alu|result~24 (
// Equation(s):
// \my_alu|result~24_combout  = \r1[24]~reg0_Duplicate_1_q  $ (\r2[24]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r1[24]~reg0_Duplicate_1_q ),
	.datad(\r2[24]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~24 .lut_mask = 16'h0FF0;
defparam \my_alu|result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N2
cycloneive_lcell_comb \my_alu|Selector8~7 (
// Equation(s):
// \my_alu|Selector8~7_combout  = (\my_alu|Selector12~2_combout  & (((\my_alu|result~24_combout  & \my_alu|Selector12~1_combout )))) # (!\my_alu|Selector12~2_combout  & ((\my_alu|Selector8~6_combout ) # ((!\my_alu|Selector12~1_combout ))))

	.dataa(\my_alu|Selector12~2_combout ),
	.datab(\my_alu|Selector8~6_combout ),
	.datac(\my_alu|result~24_combout ),
	.datad(\my_alu|Selector12~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~7 .lut_mask = 16'hE455;
defparam \my_alu|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N22
cycloneive_lcell_comb \my_alu|Selector8~8 (
// Equation(s):
// \my_alu|Selector8~8_combout  = (\my_alu|Selector8~7_combout  & (((\my_alu|SRL_8~53_combout )) # (!\my_alu|Selector12~0_combout ))) # (!\my_alu|Selector8~7_combout  & (\my_alu|Selector12~0_combout  & (\r1[31]~reg0_Duplicate_1_q )))

	.dataa(\my_alu|Selector8~7_combout ),
	.datab(\my_alu|Selector12~0_combout ),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\my_alu|SRL_8~53_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~8 .lut_mask = 16'hEA62;
defparam \my_alu|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \my_alu|Selector8~0 (
// Equation(s):
// \my_alu|Selector8~0_combout  = (\my_alu|Selector7~1_combout  & ((\my_alu|Selector7~0_combout ) # ((\my_alu|SLL_2~38_combout )))) # (!\my_alu|Selector7~1_combout  & (!\my_alu|Selector7~0_combout  & (\my_alu|SLL_2~46_combout )))

	.dataa(\my_alu|Selector7~1_combout ),
	.datab(\my_alu|Selector7~0_combout ),
	.datac(\my_alu|SLL_2~46_combout ),
	.datad(\my_alu|SLL_2~38_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~0 .lut_mask = 16'hBA98;
defparam \my_alu|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N12
cycloneive_lcell_comb \my_alu|SLL_2~14 (
// Equation(s):
// \my_alu|SLL_2~14_combout  = (!\r2[0]~reg0_q  & ((\r2[1]~reg0_q  & (\r1[2]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[4]~reg0_Duplicate_2_q )))))

	.dataa(\r1[2]~reg0_Duplicate_2_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[4]~reg0_Duplicate_2_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~14 .lut_mask = 16'h2230;
defparam \my_alu|SLL_2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N10
cycloneive_lcell_comb \my_alu|result~13 (
// Equation(s):
// \my_alu|result~13_combout  = (\r2[2]~reg0_q  & ((\my_alu|SLL_2~3_combout ) # ((\my_alu|SLL_2~14_combout )))) # (!\r2[2]~reg0_q  & (((\my_alu|SLL_2~13_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_2~3_combout ),
	.datac(\my_alu|SLL_2~13_combout ),
	.datad(\my_alu|SLL_2~14_combout ),
	.cin(gnd),
	.combout(\my_alu|result~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~13 .lut_mask = 16'hFAD8;
defparam \my_alu|result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \my_alu|SLL_8~10 (
// Equation(s):
// \my_alu|SLL_8~10_combout  = (\r2[3]~reg0_q  & (!\my_alu|SLL_4~0_combout  & (\r1[0]~reg0_Duplicate_2_q ))) # (!\r2[3]~reg0_q  & (((\my_alu|result~13_combout ))))

	.dataa(\my_alu|SLL_4~0_combout ),
	.datab(\r1[0]~reg0_Duplicate_2_q ),
	.datac(\r2[3]~reg0_q ),
	.datad(\my_alu|result~13_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~10 .lut_mask = 16'h4F40;
defparam \my_alu|SLL_8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
cycloneive_lcell_comb \my_alu|SLL_4~11 (
// Equation(s):
// \my_alu|SLL_4~11_combout  = (\r2[2]~reg0_q  & (\my_alu|SLL_2~22_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~29_combout )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_2~22_combout ),
	.datac(\my_alu|SLL_2~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SLL_4~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~11 .lut_mask = 16'hD8D8;
defparam \my_alu|SLL_4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \my_alu|Selector8~1 (
// Equation(s):
// \my_alu|Selector8~1_combout  = (\my_alu|Selector8~0_combout  & (((\my_alu|SLL_8~10_combout )) # (!\my_alu|Selector7~0_combout ))) # (!\my_alu|Selector8~0_combout  & (\my_alu|Selector7~0_combout  & ((\my_alu|SLL_4~11_combout ))))

	.dataa(\my_alu|Selector8~0_combout ),
	.datab(\my_alu|Selector7~0_combout ),
	.datac(\my_alu|SLL_8~10_combout ),
	.datad(\my_alu|SLL_4~11_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~1 .lut_mask = 16'hE6A2;
defparam \my_alu|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneive_lcell_comb \my_alu|Selector8~2 (
// Equation(s):
// \my_alu|Selector8~2_combout  = (\my_alu|Selector7~2_combout  & ((\alu_control[0]~reg0_q  & (\my_alu|SRL_8~41_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|Selector8~1_combout ))))) # (!\my_alu|Selector7~2_combout  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Selector7~2_combout ),
	.datab(\my_alu|SRL_8~41_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Selector8~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~2 .lut_mask = 16'h8F85;
defparam \my_alu|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneive_lcell_comb \my_alu|Selector8~3 (
// Equation(s):
// \my_alu|Selector8~3_combout  = (\my_alu|Selector8~2_combout  & ((\alu_control[1]~reg0_q ) # ((\r2[12]~reg0_q )))) # (!\my_alu|Selector8~2_combout  & (!\alu_control[1]~reg0_q  & ((\my_alu|Mult0|auto_generated|op_1~12_combout ))))

	.dataa(\my_alu|Selector8~2_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\r2[12]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~3 .lut_mask = 16'hB9A8;
defparam \my_alu|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneive_lcell_comb \my_alu|Selector8~4 (
// Equation(s):
// \my_alu|Selector8~4_combout  = (!\alu_control[3]~reg0_q  & ((\alu_control[2]~reg0_q  & (\my_alu|Selector8~3_combout )) # (!\alu_control[2]~reg0_q  & ((\my_alu|Add2~24_combout )))))

	.dataa(\my_alu|Selector8~3_combout ),
	.datab(\my_alu|Add2~24_combout ),
	.datac(\alu_control[2]~reg0_q ),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~4 .lut_mask = 16'h00AC;
defparam \my_alu|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneive_lcell_comb \my_alu|Selector8~9 (
// Equation(s):
// \my_alu|Selector8~9_combout  = (\my_alu|Selector8~4_combout ) # ((\my_alu|Selector5~0_combout  & \my_alu|Selector8~8_combout ))

	.dataa(\my_alu|Selector5~0_combout ),
	.datab(\my_alu|Selector8~8_combout ),
	.datac(\my_alu|Selector8~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector8~9 .lut_mask = 16'hF8F8;
defparam \my_alu|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneive_lcell_comb \my_alu|result[24] (
// Equation(s):
// \my_alu|result [24] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [24]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector8~9_combout ))

	.dataa(\my_alu|Selector8~9_combout ),
	.datab(\my_alu|result [24]),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [24]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[24] .lut_mask = 16'hCCAA;
defparam \my_alu|result[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneive_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\my_alu|result [24]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [24]),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'hFF0F;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N13
dffeas \wd[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[24]~reg0 .is_wysiwyg = "true";
defparam \wd[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \register|reg_storage[632]~feeder (
// Equation(s):
// \register|reg_storage[632]~feeder_combout  = \wd[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[24]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[632]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[632]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[632]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N23
dffeas \register|reg_storage[632] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[632]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [632]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[632] .is_wysiwyg = "true";
defparam \register|reg_storage[632] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneive_lcell_comb \register|Mux7~0 (
// Equation(s):
// \register|Mux7~0_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [632]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [600] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [632]),
	.datac(\register|reg_storage [600]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~0 .lut_mask = 16'hAAD8;
defparam \register|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N30
cycloneive_lcell_comb \register|Mux7~1 (
// Equation(s):
// \register|Mux7~1_combout  = (\register|Mux7~0_combout  & ((\register|reg_storage [760]) # ((!\rr1[2]~reg0_q )))) # (!\register|Mux7~0_combout  & (((\register|reg_storage [728] & \rr1[2]~reg0_q ))))

	.dataa(\register|Mux7~0_combout ),
	.datab(\register|reg_storage [760]),
	.datac(\register|reg_storage [728]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~1 .lut_mask = 16'hD8AA;
defparam \register|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneive_lcell_comb \register|Mux7~7 (
// Equation(s):
// \register|Mux7~7_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [888])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [856])))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [888]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\register|reg_storage [856]),
	.cin(gnd),
	.combout(\register|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~7 .lut_mask = 16'hE5E0;
defparam \register|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \register|Mux7~8 (
// Equation(s):
// \register|Mux7~8_combout  = (\rr1[2]~reg0_q  & ((\register|Mux7~7_combout  & (\register|reg_storage [1016])) # (!\register|Mux7~7_combout  & ((\register|reg_storage [990]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux7~7_combout ))))

	.dataa(\register|reg_storage [1016]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [990]),
	.datad(\register|Mux7~7_combout ),
	.cin(gnd),
	.combout(\register|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~8 .lut_mask = 16'hBBC0;
defparam \register|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N4
cycloneive_lcell_comb \register|Mux7~2 (
// Equation(s):
// \register|Mux7~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [920]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [792]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [792]),
	.datac(\register|reg_storage [920]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~2 .lut_mask = 16'hFA44;
defparam \register|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N2
cycloneive_lcell_comb \register|Mux7~3 (
// Equation(s):
// \register|Mux7~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux7~2_combout  & (\register|reg_storage [952])) # (!\register|Mux7~2_combout  & ((\register|reg_storage [824]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux7~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [952]),
	.datac(\register|reg_storage [824]),
	.datad(\register|Mux7~2_combout ),
	.cin(gnd),
	.combout(\register|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~3 .lut_mask = 16'hDDA0;
defparam \register|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cycloneive_lcell_comb \register|Mux7~4 (
// Equation(s):
// \register|Mux7~4_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [664]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [536] & ((!\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [536]),
	.datac(\register|reg_storage [664]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~4 .lut_mask = 16'hAAE4;
defparam \register|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cycloneive_lcell_comb \register|Mux7~5 (
// Equation(s):
// \register|Mux7~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux7~4_combout  & (\register|reg_storage [696])) # (!\register|Mux7~4_combout  & ((\register|reg_storage [568]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux7~4_combout ))))

	.dataa(\register|reg_storage [696]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [568]),
	.datad(\register|Mux7~4_combout ),
	.cin(gnd),
	.combout(\register|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~5 .lut_mask = 16'hBBC0;
defparam \register|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \register|Mux7~6 (
// Equation(s):
// \register|Mux7~6_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|Mux7~3_combout )) # (!\rr1[3]~reg0_q  & ((\register|Mux7~5_combout )))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux7~3_combout ),
	.datac(\register|Mux7~5_combout ),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~6 .lut_mask = 16'hEE50;
defparam \register|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N8
cycloneive_lcell_comb \register|Mux7~9 (
// Equation(s):
// \register|Mux7~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux7~6_combout  & ((\register|Mux7~8_combout ))) # (!\register|Mux7~6_combout  & (\register|Mux7~1_combout )))) # (!\rr1[1]~reg0_q  & (((\register|Mux7~6_combout ))))

	.dataa(\register|Mux7~1_combout ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux7~8_combout ),
	.datad(\register|Mux7~6_combout ),
	.cin(gnd),
	.combout(\register|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~9 .lut_mask = 16'hF388;
defparam \register|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
cycloneive_lcell_comb \register|Mux7~10 (
// Equation(s):
// \register|Mux7~10_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|reg_storage [408])))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & ((\register|reg_storage [152]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [408]),
	.datad(\register|reg_storage [152]),
	.cin(gnd),
	.combout(\register|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~10 .lut_mask = 16'hB9A8;
defparam \register|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneive_lcell_comb \register|Mux7~11 (
// Equation(s):
// \register|Mux7~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux7~10_combout  & (\register|reg_storage [472])) # (!\register|Mux7~10_combout  & ((\register|reg_storage [216]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux7~10_combout ))))

	.dataa(\register|reg_storage [472]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [216]),
	.datad(\register|Mux7~10_combout ),
	.cin(gnd),
	.combout(\register|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~11 .lut_mask = 16'hBBC0;
defparam \register|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneive_lcell_comb \register|Mux7~17 (
// Equation(s):
// \register|Mux7~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [248]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [184]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [184]),
	.datac(\register|reg_storage [248]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~17 .lut_mask = 16'hFA44;
defparam \register|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N10
cycloneive_lcell_comb \register|Mux7~18 (
// Equation(s):
// \register|Mux7~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux7~17_combout  & (\register|reg_storage [504])) # (!\register|Mux7~17_combout  & ((\register|reg_storage [440]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux7~17_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [504]),
	.datac(\register|reg_storage [440]),
	.datad(\register|Mux7~17_combout ),
	.cin(gnd),
	.combout(\register|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~18 .lut_mask = 16'hDDA0;
defparam \register|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
cycloneive_lcell_comb \register|Mux7~14 (
// Equation(s):
// \register|Mux7~14_combout  = (\rr1[3]~reg0_q  & (((\register|reg_storage [280]) # (\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [24] & ((!\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [24]),
	.datac(\register|reg_storage [280]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~14 .lut_mask = 16'hAAE4;
defparam \register|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N24
cycloneive_lcell_comb \register|Mux7~15 (
// Equation(s):
// \register|Mux7~15_combout  = (\register|Mux7~14_combout  & ((\register|reg_storage [344]) # ((!\rr1[1]~reg0_q )))) # (!\register|Mux7~14_combout  & (((\register|reg_storage [88] & \rr1[1]~reg0_q ))))

	.dataa(\register|Mux7~14_combout ),
	.datab(\register|reg_storage [344]),
	.datac(\register|reg_storage [88]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~15 .lut_mask = 16'hD8AA;
defparam \register|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N28
cycloneive_lcell_comb \register|Mux7~12 (
// Equation(s):
// \register|Mux7~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [120]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [56]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [56]),
	.datac(\register|reg_storage [120]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~12 .lut_mask = 16'hFA44;
defparam \register|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N20
cycloneive_lcell_comb \register|Mux7~13 (
// Equation(s):
// \register|Mux7~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux7~12_combout  & (\register|reg_storage [376])) # (!\register|Mux7~12_combout  & ((\register|reg_storage [312]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux7~12_combout ))))

	.dataa(\register|reg_storage [376]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [312]),
	.datad(\register|Mux7~12_combout ),
	.cin(gnd),
	.combout(\register|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~13 .lut_mask = 16'hBBC0;
defparam \register|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneive_lcell_comb \register|Mux7~16 (
// Equation(s):
// \register|Mux7~16_combout  = (\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q ) # ((\register|Mux7~13_combout )))) # (!\rr1[0]~reg0_q  & (!\rr1[2]~reg0_q  & (\register|Mux7~15_combout )))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux7~15_combout ),
	.datad(\register|Mux7~13_combout ),
	.cin(gnd),
	.combout(\register|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~16 .lut_mask = 16'hBA98;
defparam \register|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneive_lcell_comb \register|Mux7~19 (
// Equation(s):
// \register|Mux7~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux7~16_combout  & ((\register|Mux7~18_combout ))) # (!\register|Mux7~16_combout  & (\register|Mux7~11_combout )))) # (!\rr1[2]~reg0_q  & (((\register|Mux7~16_combout ))))

	.dataa(\register|Mux7~11_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux7~18_combout ),
	.datad(\register|Mux7~16_combout ),
	.cin(gnd),
	.combout(\register|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~19 .lut_mask = 16'hF388;
defparam \register|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N24
cycloneive_lcell_comb \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux7~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux7~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux7~9_combout ),
	.datad(\register|Mux7~19_combout ),
	.cin(gnd),
	.combout(\Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector103~0 .lut_mask = 16'hA280;
defparam \Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N13
dffeas \r1[24]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector103~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[24]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[24]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[24]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N26
cycloneive_lcell_comb \my_alu|SRL_2~6 (
// Equation(s):
// \my_alu|SRL_2~6_combout  = (\r2[1]~reg0_q  & ((\r1[26]~reg0_Duplicate_1_q ))) # (!\r2[1]~reg0_q  & (\r1[24]~reg0_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\r1[24]~reg0_Duplicate_1_q ),
	.datac(\r1[26]~reg0_Duplicate_1_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~6 .lut_mask = 16'hF0CC;
defparam \my_alu|SRL_2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N4
cycloneive_lcell_comb \my_alu|SRL_2~7 (
// Equation(s):
// \my_alu|SRL_2~7_combout  = (\r2[0]~reg0_q  & ((\my_alu|SRL_2~5_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~6_combout ))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~6_combout ),
	.datad(\my_alu|SRL_2~5_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~7 .lut_mask = 16'hFA50;
defparam \my_alu|SRL_2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N8
cycloneive_lcell_comb \my_alu|SRL_8~41 (
// Equation(s):
// \my_alu|SRL_8~41_combout  = (!\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & (\my_alu|SRL_2~1_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SRL_2~7_combout )))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~1_combout ),
	.datad(\my_alu|SRL_2~7_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~41 .lut_mask = 16'h5140;
defparam \my_alu|SRL_8~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N28
cycloneive_lcell_comb \my_alu|SRL_8~53 (
// Equation(s):
// \my_alu|SRL_8~53_combout  = (\my_alu|SRL_8~41_combout ) # ((\r1[31]~reg0_Duplicate_1_q  & \r2[3]~reg0_q ))

	.dataa(\my_alu|SRL_8~41_combout ),
	.datab(gnd),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~53 .lut_mask = 16'hFAAA;
defparam \my_alu|SRL_8~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N2
cycloneive_lcell_comb \my_alu|Selector25~2 (
// Equation(s):
// \my_alu|Selector25~2_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\my_alu|Add0~16_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|Add1~16_combout ))))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Add0~16_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Add1~16_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~2 .lut_mask = 16'h8F85;
defparam \my_alu|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N20
cycloneive_lcell_comb \my_alu|Selector25~3 (
// Equation(s):
// \my_alu|Selector25~3_combout  = (\alu_control[1]~reg0_q  & (\my_alu|Selector25~2_combout )) # (!\alu_control[1]~reg0_q  & ((\my_alu|Selector25~2_combout  & ((\r2[8]~reg0_q ) # (\r1[8]~reg0_Duplicate_2_q ))) # (!\my_alu|Selector25~2_combout  & 
// (\r2[8]~reg0_q  & \r1[8]~reg0_Duplicate_2_q ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Selector25~2_combout ),
	.datac(\r2[8]~reg0_q ),
	.datad(\r1[8]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~3 .lut_mask = 16'hDCC8;
defparam \my_alu|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N12
cycloneive_lcell_comb \my_alu|Selector25~1 (
// Equation(s):
// \my_alu|Selector25~1_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [8])

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\my_alu|Mult0|auto_generated|w513w [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~1 .lut_mask = 16'hC0C0;
defparam \my_alu|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N26
cycloneive_lcell_comb \my_alu|Selector25~4 (
// Equation(s):
// \my_alu|Selector25~4_combout  = (\my_alu|Selector30~2_combout  & ((\my_alu|Selector30~3_combout  & ((\my_alu|Selector25~1_combout ))) # (!\my_alu|Selector30~3_combout  & (\my_alu|Selector25~3_combout )))) # (!\my_alu|Selector30~2_combout  & 
// (((!\my_alu|Selector30~3_combout ))))

	.dataa(\my_alu|Selector25~3_combout ),
	.datab(\my_alu|Selector25~1_combout ),
	.datac(\my_alu|Selector30~2_combout ),
	.datad(\my_alu|Selector30~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~4 .lut_mask = 16'hC0AF;
defparam \my_alu|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N0
cycloneive_lcell_comb \my_alu|Selector25~5 (
// Equation(s):
// \my_alu|Selector25~5_combout  = (\my_alu|Selector30~1_combout  & ((\my_alu|Selector25~4_combout  & ((\my_alu|SRL_8~41_combout ))) # (!\my_alu|Selector25~4_combout  & (\my_alu|SLL_8~10_combout )))) # (!\my_alu|Selector30~1_combout  & 
// (((\my_alu|Selector25~4_combout ))))

	.dataa(\my_alu|SLL_8~10_combout ),
	.datab(\my_alu|Selector30~1_combout ),
	.datac(\my_alu|Selector25~4_combout ),
	.datad(\my_alu|SRL_8~41_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~5 .lut_mask = 16'hF838;
defparam \my_alu|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N30
cycloneive_lcell_comb \my_alu|Selector25~6 (
// Equation(s):
// \my_alu|Selector25~6_combout  = (\my_alu|Selector30~4_combout  & ((\my_alu|Selector30~5_combout  & (\r1[8]~reg0_Duplicate_2_q )) # (!\my_alu|Selector30~5_combout  & ((\my_alu|Selector25~5_combout ))))) # (!\my_alu|Selector30~4_combout  & 
// (((!\my_alu|Selector30~5_combout ))))

	.dataa(\r1[8]~reg0_Duplicate_2_q ),
	.datab(\my_alu|Selector30~4_combout ),
	.datac(\my_alu|Selector25~5_combout ),
	.datad(\my_alu|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~6 .lut_mask = 16'h88F3;
defparam \my_alu|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N16
cycloneive_lcell_comb \my_alu|Selector25~7 (
// Equation(s):
// \my_alu|Selector25~7_combout  = (\my_alu|Selector25~6_combout  & ((\my_alu|Selector25~0_combout ) # ((!\my_alu|Selector30~0_combout )))) # (!\my_alu|Selector25~6_combout  & (((\my_alu|SRL_8~53_combout  & \my_alu|Selector30~0_combout ))))

	.dataa(\my_alu|Selector25~0_combout ),
	.datab(\my_alu|SRL_8~53_combout ),
	.datac(\my_alu|Selector25~6_combout ),
	.datad(\my_alu|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector25~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~7 .lut_mask = 16'hACF0;
defparam \my_alu|Selector25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneive_lcell_comb \my_alu|SRL_2~16 (
// Equation(s):
// \my_alu|SRL_2~16_combout  = (\r2[1]~reg0_q  & ((\r1[11]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[9]~reg0_Duplicate_2_q ))

	.dataa(gnd),
	.datab(\r1[9]~reg0_Duplicate_2_q ),
	.datac(\r1[11]~reg0_Duplicate_2_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~16 .lut_mask = 16'hF0CC;
defparam \my_alu|SRL_2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
cycloneive_lcell_comb \my_alu|SRL_2~17 (
// Equation(s):
// \my_alu|SRL_2~17_combout  = (\r2[1]~reg0_q  & (\r1[10]~reg0_Duplicate_2_q )) # (!\r2[1]~reg0_q  & ((\r1[8]~reg0_Duplicate_2_q )))

	.dataa(gnd),
	.datab(\r1[10]~reg0_Duplicate_2_q ),
	.datac(\r1[8]~reg0_Duplicate_2_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~17 .lut_mask = 16'hCCF0;
defparam \my_alu|SRL_2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneive_lcell_comb \my_alu|SRL_2~18 (
// Equation(s):
// \my_alu|SRL_2~18_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~16_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~17_combout )))

	.dataa(\my_alu|SRL_2~16_combout ),
	.datab(\my_alu|SRL_2~17_combout ),
	.datac(gnd),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~18 .lut_mask = 16'hAACC;
defparam \my_alu|SRL_2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N14
cycloneive_lcell_comb \my_alu|Selector25~9 (
// Equation(s):
// \my_alu|Selector25~9_combout  = (!\r2[2]~reg0_q  & ((\r2[3]~reg0_q  & ((\my_alu|SRL_2~10_combout ))) # (!\r2[3]~reg0_q  & (\my_alu|SRL_2~18_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SRL_2~18_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SRL_2~10_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector25~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~9 .lut_mask = 16'h0E04;
defparam \my_alu|Selector25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N24
cycloneive_lcell_comb \my_alu|Selector25~8 (
// Equation(s):
// \my_alu|Selector25~8_combout  = (\r2[2]~reg0_q  & ((\r2[3]~reg0_q  & ((\my_alu|SRL_2~4_combout ))) # (!\r2[3]~reg0_q  & (\my_alu|SRL_2~15_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~15_combout ),
	.datad(\my_alu|SRL_2~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector25~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~8 .lut_mask = 16'hC840;
defparam \my_alu|Selector25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N8
cycloneive_lcell_comb \my_alu|Selector25~10 (
// Equation(s):
// \my_alu|Selector25~10_combout  = (\my_alu|Selector30~8_combout  & (\my_alu|Selector25~7_combout )) # (!\my_alu|Selector30~8_combout  & (((\my_alu|Selector25~9_combout ) # (\my_alu|Selector25~8_combout ))))

	.dataa(\my_alu|Selector25~7_combout ),
	.datab(\my_alu|Selector25~9_combout ),
	.datac(\my_alu|Selector30~8_combout ),
	.datad(\my_alu|Selector25~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector25~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector25~10 .lut_mask = 16'hAFAC;
defparam \my_alu|Selector25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N6
cycloneive_lcell_comb \my_alu|result[8] (
// Equation(s):
// \my_alu|result [8] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [8])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector25~10_combout )))

	.dataa(\my_alu|result [8]),
	.datab(\my_alu|Selector25~10_combout ),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [8]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[8] .lut_mask = 16'hAACC;
defparam \my_alu|result[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N4
cycloneive_lcell_comb \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = (\my_alu|result [8]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [8]),
	.cin(gnd),
	.combout(\Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector61~0 .lut_mask = 16'hFF33;
defparam \Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N5
dffeas \wd[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector61~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[8]~reg0 .is_wysiwyg = "true";
defparam \wd[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \register|reg_storage[974] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[8]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [974]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[974] .is_wysiwyg = "true";
defparam \register|reg_storage[974] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \register|Mux23~7 (
// Equation(s):
// \register|Mux23~7_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [872])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [840])))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [872]),
	.datac(\register|reg_storage [840]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~7 .lut_mask = 16'hEE50;
defparam \register|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \register|Mux23~8 (
// Equation(s):
// \register|Mux23~8_combout  = (\rr1[2]~reg0_q  & ((\register|Mux23~7_combout  & ((\register|reg_storage [1000]))) # (!\register|Mux23~7_combout  & (\register|reg_storage [974])))) # (!\rr1[2]~reg0_q  & (((\register|Mux23~7_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [974]),
	.datac(\register|Mux23~7_combout ),
	.datad(\register|reg_storage [1000]),
	.cin(gnd),
	.combout(\register|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~8 .lut_mask = 16'hF858;
defparam \register|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneive_lcell_comb \register|Mux23~0 (
// Equation(s):
// \register|Mux23~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [616])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [584])))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [616]),
	.datac(\register|reg_storage [584]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~0 .lut_mask = 16'hEE50;
defparam \register|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \register|Mux23~1 (
// Equation(s):
// \register|Mux23~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux23~0_combout  & (\register|reg_storage [744])) # (!\register|Mux23~0_combout  & ((\register|reg_storage [712]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux23~0_combout ))))

	.dataa(\register|reg_storage [744]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [712]),
	.datad(\register|Mux23~0_combout ),
	.cin(gnd),
	.combout(\register|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~1 .lut_mask = 16'hBBC0;
defparam \register|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneive_lcell_comb \register|Mux23~2 (
// Equation(s):
// \register|Mux23~2_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [904]) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|reg_storage [776] & !\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [904]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [776]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~2 .lut_mask = 16'hCCB8;
defparam \register|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \register|Mux23~3 (
// Equation(s):
// \register|Mux23~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux23~2_combout  & (\register|reg_storage [936])) # (!\register|Mux23~2_combout  & ((\register|reg_storage [808]))))) # (!\rr1[0]~reg0_q  & (\register|Mux23~2_combout ))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux23~2_combout ),
	.datac(\register|reg_storage [936]),
	.datad(\register|reg_storage [808]),
	.cin(gnd),
	.combout(\register|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~3 .lut_mask = 16'hE6C4;
defparam \register|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \register|Mux23~4 (
// Equation(s):
// \register|Mux23~4_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [648]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [520]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [520]),
	.datac(\register|reg_storage [648]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~4 .lut_mask = 16'hFA44;
defparam \register|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneive_lcell_comb \register|Mux23~5 (
// Equation(s):
// \register|Mux23~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux23~4_combout  & ((\register|reg_storage [680]))) # (!\register|Mux23~4_combout  & (\register|reg_storage [552])))) # (!\rr1[0]~reg0_q  & (((\register|Mux23~4_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [552]),
	.datac(\register|reg_storage [680]),
	.datad(\register|Mux23~4_combout ),
	.cin(gnd),
	.combout(\register|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~5 .lut_mask = 16'hF588;
defparam \register|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneive_lcell_comb \register|Mux23~6 (
// Equation(s):
// \register|Mux23~6_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|Mux23~3_combout )))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & ((\register|Mux23~5_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux23~3_combout ),
	.datad(\register|Mux23~5_combout ),
	.cin(gnd),
	.combout(\register|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~6 .lut_mask = 16'hB9A8;
defparam \register|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneive_lcell_comb \register|Mux23~9 (
// Equation(s):
// \register|Mux23~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux23~6_combout  & (\register|Mux23~8_combout )) # (!\register|Mux23~6_combout  & ((\register|Mux23~1_combout ))))) # (!\rr1[1]~reg0_q  & (((\register|Mux23~6_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux23~8_combout ),
	.datac(\register|Mux23~1_combout ),
	.datad(\register|Mux23~6_combout ),
	.cin(gnd),
	.combout(\register|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~9 .lut_mask = 16'hDDA0;
defparam \register|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
cycloneive_lcell_comb \register|Mux23~17 (
// Equation(s):
// \register|Mux23~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [232])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [168])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [232]),
	.datac(\register|reg_storage [168]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~17 .lut_mask = 16'hEE50;
defparam \register|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N22
cycloneive_lcell_comb \register|Mux23~18 (
// Equation(s):
// \register|Mux23~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux23~17_combout  & ((\register|reg_storage [488]))) # (!\register|Mux23~17_combout  & (\register|reg_storage [424])))) # (!\rr1[3]~reg0_q  & (((\register|Mux23~17_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [424]),
	.datac(\register|reg_storage [488]),
	.datad(\register|Mux23~17_combout ),
	.cin(gnd),
	.combout(\register|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~18 .lut_mask = 16'hF588;
defparam \register|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneive_lcell_comb \register|Mux23~10 (
// Equation(s):
// \register|Mux23~10_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|reg_storage [392])))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & ((\register|reg_storage [136]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [392]),
	.datad(\register|reg_storage [136]),
	.cin(gnd),
	.combout(\register|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~10 .lut_mask = 16'hB9A8;
defparam \register|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneive_lcell_comb \register|Mux23~11 (
// Equation(s):
// \register|Mux23~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux23~10_combout  & (\register|reg_storage [456])) # (!\register|Mux23~10_combout  & ((\register|reg_storage [200]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux23~10_combout ))))

	.dataa(\register|reg_storage [456]),
	.datab(\register|reg_storage [200]),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux23~10_combout ),
	.cin(gnd),
	.combout(\register|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~11 .lut_mask = 16'hAFC0;
defparam \register|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N24
cycloneive_lcell_comb \register|Mux23~14 (
// Equation(s):
// \register|Mux23~14_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|reg_storage [264])) # (!\rr1[3]~reg0_q  & ((\register|reg_storage [8])))))

	.dataa(\register|reg_storage [264]),
	.datab(\register|reg_storage [8]),
	.datac(\rr1[1]~reg0_q ),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~14 .lut_mask = 16'hFA0C;
defparam \register|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N22
cycloneive_lcell_comb \register|Mux23~15 (
// Equation(s):
// \register|Mux23~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux23~14_combout  & ((\register|reg_storage [328]))) # (!\register|Mux23~14_combout  & (\register|reg_storage [72])))) # (!\rr1[1]~reg0_q  & (((\register|Mux23~14_combout ))))

	.dataa(\register|reg_storage [72]),
	.datab(\register|reg_storage [328]),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux23~14_combout ),
	.cin(gnd),
	.combout(\register|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~15 .lut_mask = 16'hCFA0;
defparam \register|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N6
cycloneive_lcell_comb \register|Mux23~12 (
// Equation(s):
// \register|Mux23~12_combout  = (\rr1[1]~reg0_q  & ((\register|reg_storage [104]) # ((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (((\register|reg_storage [40] & !\rr1[3]~reg0_q ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [104]),
	.datac(\register|reg_storage [40]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~12 .lut_mask = 16'hAAD8;
defparam \register|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N12
cycloneive_lcell_comb \register|Mux23~13 (
// Equation(s):
// \register|Mux23~13_combout  = (\register|Mux23~12_combout  & (((\register|reg_storage [360]) # (!\rr1[3]~reg0_q )))) # (!\register|Mux23~12_combout  & (\register|reg_storage [296] & ((\rr1[3]~reg0_q ))))

	.dataa(\register|Mux23~12_combout ),
	.datab(\register|reg_storage [296]),
	.datac(\register|reg_storage [360]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~13 .lut_mask = 16'hE4AA;
defparam \register|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneive_lcell_comb \register|Mux23~16 (
// Equation(s):
// \register|Mux23~16_combout  = (\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q ) # ((\register|Mux23~13_combout )))) # (!\rr1[0]~reg0_q  & (!\rr1[2]~reg0_q  & (\register|Mux23~15_combout )))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux23~15_combout ),
	.datad(\register|Mux23~13_combout ),
	.cin(gnd),
	.combout(\register|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~16 .lut_mask = 16'hBA98;
defparam \register|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneive_lcell_comb \register|Mux23~19 (
// Equation(s):
// \register|Mux23~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux23~16_combout  & (\register|Mux23~18_combout )) # (!\register|Mux23~16_combout  & ((\register|Mux23~11_combout ))))) # (!\rr1[2]~reg0_q  & (((\register|Mux23~16_combout ))))

	.dataa(\register|Mux23~18_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux23~11_combout ),
	.datad(\register|Mux23~16_combout ),
	.cin(gnd),
	.combout(\register|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~19 .lut_mask = 16'hBBC0;
defparam \register|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneive_lcell_comb \Selector119~0 (
// Equation(s):
// \Selector119~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux23~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux23~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\register|Mux23~9_combout ),
	.datac(\register|Mux23~19_combout ),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector119~0 .lut_mask = 16'h88A0;
defparam \Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
cycloneive_lcell_comb \my_alu|Selector26~3 (
// Equation(s):
// \my_alu|Selector26~3_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|w513w [7]),
	.cin(gnd),
	.combout(\my_alu|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~3 .lut_mask = 16'hF000;
defparam \my_alu|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
cycloneive_lcell_comb \my_alu|Selector26~6 (
// Equation(s):
// \my_alu|Selector26~6_combout  = (\my_alu|Selector30~2_combout  & ((\my_alu|Selector30~3_combout  & ((\my_alu|Selector26~3_combout ))) # (!\my_alu|Selector30~3_combout  & (\my_alu|Selector26~5_combout )))) # (!\my_alu|Selector30~2_combout  & 
// (((!\my_alu|Selector30~3_combout ))))

	.dataa(\my_alu|Selector26~5_combout ),
	.datab(\my_alu|Selector30~2_combout ),
	.datac(\my_alu|Selector26~3_combout ),
	.datad(\my_alu|Selector30~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~6 .lut_mask = 16'hC0BB;
defparam \my_alu|Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \my_alu|SRL_8~40 (
// Equation(s):
// \my_alu|SRL_8~40_combout  = (\r2[3]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q  & (!\my_alu|SLL_4~0_combout ))) # (!\r2[3]~reg0_q  & (((\my_alu|SRL_4~12_combout ))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SLL_4~0_combout ),
	.datad(\my_alu|SRL_4~12_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~40 .lut_mask = 16'h3B08;
defparam \my_alu|SRL_8~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N30
cycloneive_lcell_comb \my_alu|Selector26~7 (
// Equation(s):
// \my_alu|Selector26~7_combout  = (\my_alu|Selector30~1_combout  & ((\my_alu|Selector26~6_combout  & ((\my_alu|SRL_8~40_combout ))) # (!\my_alu|Selector26~6_combout  & (\my_alu|SLL_8~9_combout )))) # (!\my_alu|Selector30~1_combout  & 
// (((\my_alu|Selector26~6_combout ))))

	.dataa(\my_alu|SLL_8~9_combout ),
	.datab(\my_alu|Selector30~1_combout ),
	.datac(\my_alu|Selector26~6_combout ),
	.datad(\my_alu|SRL_8~40_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector26~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~7 .lut_mask = 16'hF838;
defparam \my_alu|Selector26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
cycloneive_lcell_comb \my_alu|Selector26~8 (
// Equation(s):
// \my_alu|Selector26~8_combout  = (\my_alu|Selector30~5_combout  & (((\r1[7]~reg0_Duplicate_2_q  & \my_alu|Selector30~4_combout )))) # (!\my_alu|Selector30~5_combout  & ((\my_alu|Selector26~7_combout ) # ((!\my_alu|Selector30~4_combout ))))

	.dataa(\my_alu|Selector30~5_combout ),
	.datab(\my_alu|Selector26~7_combout ),
	.datac(\r1[7]~reg0_Duplicate_2_q ),
	.datad(\my_alu|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector26~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~8 .lut_mask = 16'hE455;
defparam \my_alu|Selector26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \my_alu|SRL_8~52 (
// Equation(s):
// \my_alu|SRL_8~52_combout  = (\r2[3]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q )) # (!\r2[3]~reg0_q  & ((\my_alu|SRL_4~12_combout )))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_4~12_combout ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~52 .lut_mask = 16'hAAF0;
defparam \my_alu|SRL_8~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneive_lcell_comb \my_alu|Selector26~2 (
// Equation(s):
// \my_alu|Selector26~2_combout  = (\alu_control[0]~reg0_q  & (\r1[7]~reg0_Duplicate_2_q  $ (\r2[7]~reg0_q )))

	.dataa(\r1[7]~reg0_Duplicate_2_q ),
	.datab(\r2[7]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~2 .lut_mask = 16'h6060;
defparam \my_alu|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
cycloneive_lcell_comb \my_alu|Selector26~9 (
// Equation(s):
// \my_alu|Selector26~9_combout  = (\my_alu|Selector30~0_combout  & ((\my_alu|Selector26~8_combout  & ((\my_alu|Selector26~2_combout ))) # (!\my_alu|Selector26~8_combout  & (\my_alu|SRL_8~52_combout )))) # (!\my_alu|Selector30~0_combout  & 
// (\my_alu|Selector26~8_combout ))

	.dataa(\my_alu|Selector30~0_combout ),
	.datab(\my_alu|Selector26~8_combout ),
	.datac(\my_alu|SRL_8~52_combout ),
	.datad(\my_alu|Selector26~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector26~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~9 .lut_mask = 16'hEC64;
defparam \my_alu|Selector26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneive_lcell_comb \my_alu|SRL_2~48 (
// Equation(s):
// \my_alu|SRL_2~48_combout  = (\r2[0]~reg0_q  & ((\my_alu|SRL_2~17_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~39_combout ))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~39_combout ),
	.datad(\my_alu|SRL_2~17_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~48 .lut_mask = 16'hFA50;
defparam \my_alu|SRL_2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
cycloneive_lcell_comb \my_alu|Selector26~1 (
// Equation(s):
// \my_alu|Selector26~1_combout  = (\r2[3]~reg0_q ) # (\my_alu|Selector30~8_combout )

	.dataa(gnd),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|Selector30~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~1 .lut_mask = 16'hFCFC;
defparam \my_alu|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
cycloneive_lcell_comb \my_alu|Selector26~10 (
// Equation(s):
// \my_alu|Selector26~10_combout  = (\my_alu|Selector26~0_combout  & (((\my_alu|SRL_2~50_combout ) # (\my_alu|Selector26~1_combout )))) # (!\my_alu|Selector26~0_combout  & (\my_alu|SRL_2~48_combout  & ((!\my_alu|Selector26~1_combout ))))

	.dataa(\my_alu|SRL_2~48_combout ),
	.datab(\my_alu|SRL_2~50_combout ),
	.datac(\my_alu|Selector26~0_combout ),
	.datad(\my_alu|Selector26~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector26~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~10 .lut_mask = 16'hF0CA;
defparam \my_alu|Selector26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N14
cycloneive_lcell_comb \my_alu|Selector26~11 (
// Equation(s):
// \my_alu|Selector26~11_combout  = (\my_alu|Selector26~10_combout  & (((\my_alu|SRL_4~13_combout ) # (!\my_alu|Selector26~1_combout )))) # (!\my_alu|Selector26~10_combout  & (\my_alu|Selector26~9_combout  & ((\my_alu|Selector26~1_combout ))))

	.dataa(\my_alu|Selector26~9_combout ),
	.datab(\my_alu|Selector26~10_combout ),
	.datac(\my_alu|SRL_4~13_combout ),
	.datad(\my_alu|Selector26~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector26~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector26~11 .lut_mask = 16'hE2CC;
defparam \my_alu|Selector26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
cycloneive_lcell_comb \my_alu|result[7] (
// Equation(s):
// \my_alu|result [7] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [7])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector26~11_combout )))

	.dataa(\my_alu|result [7]),
	.datab(\my_alu|Selector26~11_combout ),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [7]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[7] .lut_mask = 16'hAACC;
defparam \my_alu|result[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
cycloneive_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\my_alu|result [7]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [7]),
	.cin(gnd),
	.combout(\Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = 16'hFF0F;
defparam \Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N23
dffeas \wd[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector62~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[7]~reg0 .is_wysiwyg = "true";
defparam \wd[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N15
dffeas \register|reg_storage[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[7]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [39]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[39] .is_wysiwyg = "true";
defparam \register|reg_storage[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
cycloneive_lcell_comb \register|Mux24~10 (
// Equation(s):
// \register|Mux24~10_combout  = (\rr1[1]~reg0_q  & (\rr1[3]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [295]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [39]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [39]),
	.datad(\register|reg_storage [295]),
	.cin(gnd),
	.combout(\register|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~10 .lut_mask = 16'hDC98;
defparam \register|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
cycloneive_lcell_comb \register|Mux24~11 (
// Equation(s):
// \register|Mux24~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux24~10_combout  & ((\register|reg_storage [359]))) # (!\register|Mux24~10_combout  & (\register|reg_storage [103])))) # (!\rr1[1]~reg0_q  & (\register|Mux24~10_combout ))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux24~10_combout ),
	.datac(\register|reg_storage [103]),
	.datad(\register|reg_storage [359]),
	.cin(gnd),
	.combout(\register|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~11 .lut_mask = 16'hEC64;
defparam \register|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
cycloneive_lcell_comb \register|Mux24~14 (
// Equation(s):
// \register|Mux24~14_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [71])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [7])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [71]),
	.datac(\register|reg_storage [7]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~14 .lut_mask = 16'hEE50;
defparam \register|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N14
cycloneive_lcell_comb \register|Mux24~15 (
// Equation(s):
// \register|Mux24~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux24~14_combout  & ((\register|reg_storage [327]))) # (!\register|Mux24~14_combout  & (\register|reg_storage [263])))) # (!\rr1[3]~reg0_q  & (((\register|Mux24~14_combout ))))

	.dataa(\register|reg_storage [263]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [327]),
	.datad(\register|Mux24~14_combout ),
	.cin(gnd),
	.combout(\register|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~15 .lut_mask = 16'hF388;
defparam \register|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneive_lcell_comb \register|Mux24~12 (
// Equation(s):
// \register|Mux24~12_combout  = (\rr1[1]~reg0_q  & ((\register|reg_storage [199]) # ((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (((\register|reg_storage [135] & !\rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [199]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [135]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~12 .lut_mask = 16'hCCB8;
defparam \register|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneive_lcell_comb \register|Mux24~13 (
// Equation(s):
// \register|Mux24~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux24~12_combout  & ((\register|reg_storage [455]))) # (!\register|Mux24~12_combout  & (\register|reg_storage [391])))) # (!\rr1[3]~reg0_q  & (((\register|Mux24~12_combout ))))

	.dataa(\register|reg_storage [391]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [455]),
	.datad(\register|Mux24~12_combout ),
	.cin(gnd),
	.combout(\register|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~13 .lut_mask = 16'hF388;
defparam \register|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N8
cycloneive_lcell_comb \register|Mux24~16 (
// Equation(s):
// \register|Mux24~16_combout  = (\rr1[0]~reg0_q  & (\rr1[2]~reg0_q )) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|Mux24~13_combout ))) # (!\rr1[2]~reg0_q  & (\register|Mux24~15_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux24~15_combout ),
	.datad(\register|Mux24~13_combout ),
	.cin(gnd),
	.combout(\register|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~16 .lut_mask = 16'hDC98;
defparam \register|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
cycloneive_lcell_comb \register|Mux24~17 (
// Equation(s):
// \register|Mux24~17_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|reg_storage [423])))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & (\register|reg_storage [167])))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [167]),
	.datad(\register|reg_storage [423]),
	.cin(gnd),
	.combout(\register|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~17 .lut_mask = 16'hBA98;
defparam \register|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N18
cycloneive_lcell_comb \register|Mux24~18 (
// Equation(s):
// \register|Mux24~18_combout  = (\rr1[1]~reg0_q  & ((\register|Mux24~17_combout  & (\register|reg_storage [487])) # (!\register|Mux24~17_combout  & ((\register|reg_storage [231]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux24~17_combout ))))

	.dataa(\register|reg_storage [487]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [231]),
	.datad(\register|Mux24~17_combout ),
	.cin(gnd),
	.combout(\register|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~18 .lut_mask = 16'hBBC0;
defparam \register|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N26
cycloneive_lcell_comb \register|Mux24~19 (
// Equation(s):
// \register|Mux24~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux24~16_combout  & ((\register|Mux24~18_combout ))) # (!\register|Mux24~16_combout  & (\register|Mux24~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux24~16_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux24~11_combout ),
	.datac(\register|Mux24~16_combout ),
	.datad(\register|Mux24~18_combout ),
	.cin(gnd),
	.combout(\register|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~19 .lut_mask = 16'hF858;
defparam \register|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \register|Mux24~4 (
// Equation(s):
// \register|Mux24~4_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [551]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [519] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [551]),
	.datac(\register|reg_storage [519]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~4 .lut_mask = 16'hAAD8;
defparam \register|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \register|Mux24~5 (
// Equation(s):
// \register|Mux24~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux24~4_combout  & ((\register|reg_storage [679]))) # (!\register|Mux24~4_combout  & (\register|reg_storage [647])))) # (!\rr1[2]~reg0_q  & (((\register|Mux24~4_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [647]),
	.datac(\register|reg_storage [679]),
	.datad(\register|Mux24~4_combout ),
	.cin(gnd),
	.combout(\register|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~5 .lut_mask = 16'hF588;
defparam \register|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \register|Mux24~2 (
// Equation(s):
// \register|Mux24~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [711]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [583]))))

	.dataa(\register|reg_storage [583]),
	.datab(\register|reg_storage [711]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~2 .lut_mask = 16'hFC0A;
defparam \register|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \register|Mux24~3 (
// Equation(s):
// \register|Mux24~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux24~2_combout  & ((\register|reg_storage [743]))) # (!\register|Mux24~2_combout  & (\register|reg_storage [615])))) # (!\rr1[0]~reg0_q  & (((\register|Mux24~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [615]),
	.datac(\register|reg_storage [743]),
	.datad(\register|Mux24~2_combout ),
	.cin(gnd),
	.combout(\register|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~3 .lut_mask = 16'hF588;
defparam \register|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneive_lcell_comb \register|Mux24~6 (
// Equation(s):
// \register|Mux24~6_combout  = (\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q ) # ((\register|Mux24~3_combout )))) # (!\rr1[1]~reg0_q  & (!\rr1[3]~reg0_q  & (\register|Mux24~5_combout )))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux24~5_combout ),
	.datad(\register|Mux24~3_combout ),
	.cin(gnd),
	.combout(\register|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~6 .lut_mask = 16'hBA98;
defparam \register|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cycloneive_lcell_comb \register|Mux24~0 (
// Equation(s):
// \register|Mux24~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [807])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [775])))))

	.dataa(\register|reg_storage [807]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [775]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~0 .lut_mask = 16'hEE30;
defparam \register|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneive_lcell_comb \register|Mux24~1 (
// Equation(s):
// \register|Mux24~1_combout  = (\register|Mux24~0_combout  & (((\register|reg_storage [935]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux24~0_combout  & (\register|reg_storage [903] & (\rr1[2]~reg0_q )))

	.dataa(\register|reg_storage [903]),
	.datab(\register|Mux24~0_combout ),
	.datac(\rr1[2]~reg0_q ),
	.datad(\register|reg_storage [935]),
	.cin(gnd),
	.combout(\register|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~1 .lut_mask = 16'hEC2C;
defparam \register|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \register|Mux24~7 (
// Equation(s):
// \register|Mux24~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [973])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [839])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [973]),
	.datac(\register|reg_storage [839]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~7 .lut_mask = 16'hEE50;
defparam \register|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \register|Mux24~8 (
// Equation(s):
// \register|Mux24~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux24~7_combout  & ((\register|reg_storage [999]))) # (!\register|Mux24~7_combout  & (\register|reg_storage [871])))) # (!\rr1[0]~reg0_q  & (((\register|Mux24~7_combout ))))

	.dataa(\register|reg_storage [871]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [999]),
	.datad(\register|Mux24~7_combout ),
	.cin(gnd),
	.combout(\register|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~8 .lut_mask = 16'hF388;
defparam \register|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneive_lcell_comb \register|Mux24~9 (
// Equation(s):
// \register|Mux24~9_combout  = (\register|Mux24~6_combout  & (((\register|Mux24~8_combout )) # (!\rr1[3]~reg0_q ))) # (!\register|Mux24~6_combout  & (\rr1[3]~reg0_q  & (\register|Mux24~1_combout )))

	.dataa(\register|Mux24~6_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux24~1_combout ),
	.datad(\register|Mux24~8_combout ),
	.cin(gnd),
	.combout(\register|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~9 .lut_mask = 16'hEA62;
defparam \register|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneive_lcell_comb \Selector120~0 (
// Equation(s):
// \Selector120~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux24~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux24~19_combout ))))

	.dataa(\register|Mux24~19_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\register|Mux24~9_combout ),
	.cin(gnd),
	.combout(\Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector120~0 .lut_mask = 16'hE020;
defparam \Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \r1[7]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector120~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[7]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[7]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[7]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneive_lcell_comb \my_alu|SRL_2~39 (
// Equation(s):
// \my_alu|SRL_2~39_combout  = (\r2[1]~reg0_q  & ((\r1[9]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[7]~reg0_Duplicate_2_q ))

	.dataa(\r2[1]~reg0_q ),
	.datab(gnd),
	.datac(\r1[7]~reg0_Duplicate_2_q ),
	.datad(\r1[9]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~39 .lut_mask = 16'hFA50;
defparam \my_alu|SRL_2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
cycloneive_lcell_comb \my_alu|SRL_2~38 (
// Equation(s):
// \my_alu|SRL_2~38_combout  = (!\r2[0]~reg0_q  & ((\r2[1]~reg0_q  & ((\r1[8]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[6]~reg0_Duplicate_2_q ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[6]~reg0_Duplicate_2_q ),
	.datac(\r1[8]~reg0_Duplicate_2_q ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~38 .lut_mask = 16'h00E4;
defparam \my_alu|SRL_2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneive_lcell_comb \my_alu|SRL_2~40 (
// Equation(s):
// \my_alu|SRL_2~40_combout  = (\my_alu|SRL_2~38_combout ) # ((\r2[0]~reg0_q  & \my_alu|SRL_2~39_combout ))

	.dataa(\r2[0]~reg0_q ),
	.datab(\my_alu|SRL_2~39_combout ),
	.datac(gnd),
	.datad(\my_alu|SRL_2~38_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~40 .lut_mask = 16'hFF88;
defparam \my_alu|SRL_2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneive_lcell_comb \my_alu|SRL_8~37 (
// Equation(s):
// \my_alu|SRL_8~37_combout  = (\r2[3]~reg0_q  & ((\my_alu|SLL_4~0_combout  & (\r1[31]~reg0_Duplicate_1_q )) # (!\my_alu|SLL_4~0_combout  & ((\r1[30]~reg0_Duplicate_1_q )))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SLL_4~0_combout ),
	.datad(\r1[30]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~37 .lut_mask = 16'h8C80;
defparam \my_alu|SRL_8~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
cycloneive_lcell_comb \my_alu|SRL_8~38 (
// Equation(s):
// \my_alu|SRL_8~38_combout  = (\my_alu|SRL_8~37_combout ) # ((!\r2[3]~reg0_q  & \my_alu|SRL_4~10_combout ))

	.dataa(\r2[3]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_8~37_combout ),
	.datad(\my_alu|SRL_4~10_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~38 .lut_mask = 16'hF5F0;
defparam \my_alu|SRL_8~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N30
cycloneive_lcell_comb \my_alu|SLL_8~7 (
// Equation(s):
// \my_alu|SLL_8~7_combout  = (!\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & (\my_alu|SLL_2~1_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~8_combout )))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SLL_2~1_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SLL_2~8_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~7 .lut_mask = 16'h4540;
defparam \my_alu|SLL_8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N28
cycloneive_lcell_comb \my_alu|Selector27~2 (
// Equation(s):
// \my_alu|Selector27~2_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & ((\my_alu|Add0~12_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Add1~12_combout )))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Add1~12_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~2 .lut_mask = 16'hCB0B;
defparam \my_alu|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N2
cycloneive_lcell_comb \my_alu|Selector27~3 (
// Equation(s):
// \my_alu|Selector27~3_combout  = (\r1[6]~reg0_Duplicate_2_q  & ((\my_alu|Selector27~2_combout ) # ((\r2[6]~reg0_q  & !\alu_control[1]~reg0_q )))) # (!\r1[6]~reg0_Duplicate_2_q  & (\my_alu|Selector27~2_combout  & ((\r2[6]~reg0_q ) # (\alu_control[1]~reg0_q 
// ))))

	.dataa(\r1[6]~reg0_Duplicate_2_q ),
	.datab(\r2[6]~reg0_q ),
	.datac(\my_alu|Selector27~2_combout ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~3 .lut_mask = 16'hF0E8;
defparam \my_alu|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N8
cycloneive_lcell_comb \my_alu|Selector27~1 (
// Equation(s):
// \my_alu|Selector27~1_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [6])

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|Mult0|auto_generated|w513w [6]),
	.cin(gnd),
	.combout(\my_alu|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~1 .lut_mask = 16'hCC00;
defparam \my_alu|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N28
cycloneive_lcell_comb \my_alu|Selector27~4 (
// Equation(s):
// \my_alu|Selector27~4_combout  = (\my_alu|Selector30~3_combout  & (\my_alu|Selector30~2_combout  & ((\my_alu|Selector27~1_combout )))) # (!\my_alu|Selector30~3_combout  & (((\my_alu|Selector27~3_combout )) # (!\my_alu|Selector30~2_combout )))

	.dataa(\my_alu|Selector30~3_combout ),
	.datab(\my_alu|Selector30~2_combout ),
	.datac(\my_alu|Selector27~3_combout ),
	.datad(\my_alu|Selector27~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~4 .lut_mask = 16'hD951;
defparam \my_alu|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N28
cycloneive_lcell_comb \my_alu|SRL_8~39 (
// Equation(s):
// \my_alu|SRL_8~39_combout  = (\my_alu|SLL_8~8_combout  & ((\my_alu|SRL_1~0_combout ) # ((!\r2[3]~reg0_q  & \my_alu|SRL_4~10_combout )))) # (!\my_alu|SLL_8~8_combout  & (((!\r2[3]~reg0_q  & \my_alu|SRL_4~10_combout ))))

	.dataa(\my_alu|SLL_8~8_combout ),
	.datab(\my_alu|SRL_1~0_combout ),
	.datac(\r2[3]~reg0_q ),
	.datad(\my_alu|SRL_4~10_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~39 .lut_mask = 16'h8F88;
defparam \my_alu|SRL_8~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N10
cycloneive_lcell_comb \my_alu|Selector27~5 (
// Equation(s):
// \my_alu|Selector27~5_combout  = (\my_alu|Selector27~4_combout  & (((\my_alu|SRL_8~39_combout ) # (!\my_alu|Selector30~1_combout )))) # (!\my_alu|Selector27~4_combout  & (\my_alu|SLL_8~7_combout  & ((\my_alu|Selector30~1_combout ))))

	.dataa(\my_alu|SLL_8~7_combout ),
	.datab(\my_alu|Selector27~4_combout ),
	.datac(\my_alu|SRL_8~39_combout ),
	.datad(\my_alu|Selector30~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~5 .lut_mask = 16'hE2CC;
defparam \my_alu|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N24
cycloneive_lcell_comb \my_alu|Selector27~6 (
// Equation(s):
// \my_alu|Selector27~6_combout  = (\my_alu|Selector30~5_combout  & (\r1[6]~reg0_Duplicate_2_q  & ((\my_alu|Selector30~4_combout )))) # (!\my_alu|Selector30~5_combout  & (((\my_alu|Selector27~5_combout ) # (!\my_alu|Selector30~4_combout ))))

	.dataa(\r1[6]~reg0_Duplicate_2_q ),
	.datab(\my_alu|Selector27~5_combout ),
	.datac(\my_alu|Selector30~5_combout ),
	.datad(\my_alu|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~6 .lut_mask = 16'hAC0F;
defparam \my_alu|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N26
cycloneive_lcell_comb \my_alu|Selector27~0 (
// Equation(s):
// \my_alu|Selector27~0_combout  = (\alu_control[0]~reg0_q  & (\r1[6]~reg0_Duplicate_2_q  $ (\r2[6]~reg0_q )))

	.dataa(\r1[6]~reg0_Duplicate_2_q ),
	.datab(\r2[6]~reg0_q ),
	.datac(gnd),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~0 .lut_mask = 16'h6600;
defparam \my_alu|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneive_lcell_comb \my_alu|Selector27~7 (
// Equation(s):
// \my_alu|Selector27~7_combout  = (\my_alu|Selector30~0_combout  & ((\my_alu|Selector27~6_combout  & ((\my_alu|Selector27~0_combout ))) # (!\my_alu|Selector27~6_combout  & (\my_alu|SRL_8~38_combout )))) # (!\my_alu|Selector30~0_combout  & 
// (((\my_alu|Selector27~6_combout ))))

	.dataa(\my_alu|Selector30~0_combout ),
	.datab(\my_alu|SRL_8~38_combout ),
	.datac(\my_alu|Selector27~6_combout ),
	.datad(\my_alu|Selector27~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~7 .lut_mask = 16'hF858;
defparam \my_alu|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
cycloneive_lcell_comb \my_alu|Selector27~8 (
// Equation(s):
// \my_alu|Selector27~8_combout  = (\my_alu|Selector26~1_combout  & (((\my_alu|Selector26~0_combout ) # (\my_alu|Selector27~7_combout )))) # (!\my_alu|Selector26~1_combout  & (\my_alu|SRL_2~40_combout  & (!\my_alu|Selector26~0_combout )))

	.dataa(\my_alu|SRL_2~40_combout ),
	.datab(\my_alu|Selector26~1_combout ),
	.datac(\my_alu|Selector26~0_combout ),
	.datad(\my_alu|Selector27~7_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector27~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~8 .lut_mask = 16'hCEC2;
defparam \my_alu|Selector27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N8
cycloneive_lcell_comb \my_alu|SRL_2~42 (
// Equation(s):
// \my_alu|SRL_2~42_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~41_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~19_combout )))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~41_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SRL_2~19_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~42 .lut_mask = 16'hCFC0;
defparam \my_alu|SRL_2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N28
cycloneive_lcell_comb \my_alu|SRL_4~11 (
// Equation(s):
// \my_alu|SRL_4~11_combout  = (\r2[2]~reg0_q  & (\my_alu|SRL_2~37_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SRL_2~42_combout )))

	.dataa(\my_alu|SRL_2~37_combout ),
	.datab(\my_alu|SRL_2~42_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SRL_4~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~11 .lut_mask = 16'hACAC;
defparam \my_alu|SRL_4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
cycloneive_lcell_comb \my_alu|Selector27~9 (
// Equation(s):
// \my_alu|Selector27~9_combout  = (\my_alu|Selector27~8_combout  & (((\my_alu|SRL_4~11_combout ) # (!\my_alu|Selector26~0_combout )))) # (!\my_alu|Selector27~8_combout  & (\my_alu|SRL_2~44_combout  & ((\my_alu|Selector26~0_combout ))))

	.dataa(\my_alu|SRL_2~44_combout ),
	.datab(\my_alu|Selector27~8_combout ),
	.datac(\my_alu|SRL_4~11_combout ),
	.datad(\my_alu|Selector26~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector27~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector27~9 .lut_mask = 16'hE2CC;
defparam \my_alu|Selector27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
cycloneive_lcell_comb \my_alu|result[6] (
// Equation(s):
// \my_alu|result [6] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [6])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector27~9_combout )))

	.dataa(\my_alu|result [6]),
	.datab(\my_alu|Selector27~9_combout ),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [6]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[6] .lut_mask = 16'hAACC;
defparam \my_alu|result[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
cycloneive_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\my_alu|result [6]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [6]),
	.cin(gnd),
	.combout(\Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = 16'hFF0F;
defparam \Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N25
dffeas \wd[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector63~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[6]~reg0 .is_wysiwyg = "true";
defparam \wd[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y22_N11
dffeas \register|reg_storage[422] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[6]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [422]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[422] .is_wysiwyg = "true";
defparam \register|reg_storage[422] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
cycloneive_lcell_comb \register|Mux25~17 (
// Equation(s):
// \register|Mux25~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [230])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [166])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [230]),
	.datac(\register|reg_storage [166]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~17 .lut_mask = 16'hEE50;
defparam \register|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N8
cycloneive_lcell_comb \register|Mux25~18 (
// Equation(s):
// \register|Mux25~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux25~17_combout  & ((\register|reg_storage [486]))) # (!\register|Mux25~17_combout  & (\register|reg_storage [422])))) # (!\rr1[3]~reg0_q  & (((\register|Mux25~17_combout ))))

	.dataa(\register|reg_storage [422]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [486]),
	.datad(\register|Mux25~17_combout ),
	.cin(gnd),
	.combout(\register|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~18 .lut_mask = 16'hF388;
defparam \register|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneive_lcell_comb \register|Mux25~10 (
// Equation(s):
// \register|Mux25~10_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|reg_storage [390])))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & ((\register|reg_storage [134]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [390]),
	.datad(\register|reg_storage [134]),
	.cin(gnd),
	.combout(\register|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~10 .lut_mask = 16'hB9A8;
defparam \register|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
cycloneive_lcell_comb \register|Mux25~11 (
// Equation(s):
// \register|Mux25~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux25~10_combout  & ((\register|reg_storage [454]))) # (!\register|Mux25~10_combout  & (\register|reg_storage [198])))) # (!\rr1[1]~reg0_q  & (((\register|Mux25~10_combout ))))

	.dataa(\register|reg_storage [198]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux25~10_combout ),
	.datad(\register|reg_storage [454]),
	.cin(gnd),
	.combout(\register|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~11 .lut_mask = 16'hF838;
defparam \register|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N12
cycloneive_lcell_comb \register|Mux25~12 (
// Equation(s):
// \register|Mux25~12_combout  = (\rr1[1]~reg0_q  & (((\register|reg_storage [102]) # (\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [38] & ((!\rr1[3]~reg0_q ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [38]),
	.datac(\register|reg_storage [102]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~12 .lut_mask = 16'hAAE4;
defparam \register|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N22
cycloneive_lcell_comb \register|Mux25~13 (
// Equation(s):
// \register|Mux25~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux25~12_combout  & (\register|reg_storage [358])) # (!\register|Mux25~12_combout  & ((\register|reg_storage [294]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux25~12_combout ))))

	.dataa(\register|reg_storage [358]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [294]),
	.datad(\register|Mux25~12_combout ),
	.cin(gnd),
	.combout(\register|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~13 .lut_mask = 16'hBBC0;
defparam \register|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneive_lcell_comb \register|Mux25~14 (
// Equation(s):
// \register|Mux25~14_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|reg_storage [262])))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & (\register|reg_storage [6])))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [6]),
	.datad(\register|reg_storage [262]),
	.cin(gnd),
	.combout(\register|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~14 .lut_mask = 16'hBA98;
defparam \register|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N2
cycloneive_lcell_comb \register|Mux25~15 (
// Equation(s):
// \register|Mux25~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux25~14_combout  & (\register|reg_storage [326])) # (!\register|Mux25~14_combout  & ((\register|reg_storage [70]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux25~14_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [326]),
	.datac(\register|reg_storage [70]),
	.datad(\register|Mux25~14_combout ),
	.cin(gnd),
	.combout(\register|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~15 .lut_mask = 16'hDDA0;
defparam \register|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N0
cycloneive_lcell_comb \register|Mux25~16 (
// Equation(s):
// \register|Mux25~16_combout  = (\rr1[2]~reg0_q  & (\rr1[0]~reg0_q )) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|Mux25~13_combout )) # (!\rr1[0]~reg0_q  & ((\register|Mux25~15_combout )))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux25~13_combout ),
	.datad(\register|Mux25~15_combout ),
	.cin(gnd),
	.combout(\register|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~16 .lut_mask = 16'hD9C8;
defparam \register|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N20
cycloneive_lcell_comb \register|Mux25~19 (
// Equation(s):
// \register|Mux25~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux25~16_combout  & (\register|Mux25~18_combout )) # (!\register|Mux25~16_combout  & ((\register|Mux25~11_combout ))))) # (!\rr1[2]~reg0_q  & (((\register|Mux25~16_combout ))))

	.dataa(\register|Mux25~18_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux25~11_combout ),
	.datad(\register|Mux25~16_combout ),
	.cin(gnd),
	.combout(\register|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~19 .lut_mask = 16'hBBC0;
defparam \register|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneive_lcell_comb \register|Mux25~0 (
// Equation(s):
// \register|Mux25~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [614])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [582])))))

	.dataa(\register|reg_storage [614]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [582]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~0 .lut_mask = 16'hEE30;
defparam \register|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \register|Mux25~1 (
// Equation(s):
// \register|Mux25~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux25~0_combout  & (\register|reg_storage [742])) # (!\register|Mux25~0_combout  & ((\register|reg_storage [710]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux25~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [742]),
	.datac(\register|reg_storage [710]),
	.datad(\register|Mux25~0_combout ),
	.cin(gnd),
	.combout(\register|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~1 .lut_mask = 16'hDDA0;
defparam \register|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \register|Mux25~7 (
// Equation(s):
// \register|Mux25~7_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [870])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [838])))))

	.dataa(\register|reg_storage [870]),
	.datab(\register|reg_storage [838]),
	.datac(\rr1[2]~reg0_q ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~7 .lut_mask = 16'hFA0C;
defparam \register|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \register|Mux25~8 (
// Equation(s):
// \register|Mux25~8_combout  = (\register|Mux25~7_combout  & (((\register|reg_storage [998]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux25~7_combout  & (\register|reg_storage [972] & ((\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [972]),
	.datab(\register|Mux25~7_combout ),
	.datac(\register|reg_storage [998]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~8 .lut_mask = 16'hE2CC;
defparam \register|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \register|Mux25~2 (
// Equation(s):
// \register|Mux25~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [902])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [774])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [902]),
	.datac(\register|reg_storage [774]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~2 .lut_mask = 16'hEE50;
defparam \register|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \register|Mux25~3 (
// Equation(s):
// \register|Mux25~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux25~2_combout  & ((\register|reg_storage [934]))) # (!\register|Mux25~2_combout  & (\register|reg_storage [806])))) # (!\rr1[0]~reg0_q  & (((\register|Mux25~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [806]),
	.datac(\register|reg_storage [934]),
	.datad(\register|Mux25~2_combout ),
	.cin(gnd),
	.combout(\register|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~3 .lut_mask = 16'hF588;
defparam \register|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \register|Mux25~4 (
// Equation(s):
// \register|Mux25~4_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [646]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [518]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [518]),
	.datac(\register|reg_storage [646]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~4 .lut_mask = 16'hFA44;
defparam \register|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \register|Mux25~5 (
// Equation(s):
// \register|Mux25~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux25~4_combout  & ((\register|reg_storage [678]))) # (!\register|Mux25~4_combout  & (\register|reg_storage [550])))) # (!\rr1[0]~reg0_q  & (((\register|Mux25~4_combout ))))

	.dataa(\register|reg_storage [550]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [678]),
	.datad(\register|Mux25~4_combout ),
	.cin(gnd),
	.combout(\register|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~5 .lut_mask = 16'hF388;
defparam \register|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneive_lcell_comb \register|Mux25~6 (
// Equation(s):
// \register|Mux25~6_combout  = (\rr1[1]~reg0_q  & (\rr1[3]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|Mux25~3_combout )) # (!\rr1[3]~reg0_q  & ((\register|Mux25~5_combout )))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux25~3_combout ),
	.datad(\register|Mux25~5_combout ),
	.cin(gnd),
	.combout(\register|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~6 .lut_mask = 16'hD9C8;
defparam \register|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneive_lcell_comb \register|Mux25~9 (
// Equation(s):
// \register|Mux25~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux25~6_combout  & ((\register|Mux25~8_combout ))) # (!\register|Mux25~6_combout  & (\register|Mux25~1_combout )))) # (!\rr1[1]~reg0_q  & (((\register|Mux25~6_combout ))))

	.dataa(\register|Mux25~1_combout ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux25~8_combout ),
	.datad(\register|Mux25~6_combout ),
	.cin(gnd),
	.combout(\register|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~9 .lut_mask = 16'hF388;
defparam \register|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneive_lcell_comb \Selector121~0 (
// Equation(s):
// \Selector121~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux25~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux25~19_combout ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\register|Mux25~19_combout ),
	.datac(\rr1[4]~reg0_q ),
	.datad(\register|Mux25~9_combout ),
	.cin(gnd),
	.combout(\Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector121~0 .lut_mask = 16'hA808;
defparam \Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N7
dffeas \r1[6]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector121~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[6]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[6]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[6]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N8
cycloneive_lcell_comb \my_alu|SLL_2~7 (
// Equation(s):
// \my_alu|SLL_2~7_combout  = (\r2[1]~reg0_q  & ((\r1[4]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[6]~reg0_Duplicate_2_q ))

	.dataa(\r1[6]~reg0_Duplicate_2_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[4]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SLL_2~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~7 .lut_mask = 16'hE2E2;
defparam \my_alu|SLL_2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N2
cycloneive_lcell_comb \my_alu|SLL_2~11 (
// Equation(s):
// \my_alu|SLL_2~11_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~7_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~10_combout )))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\my_alu|SLL_2~7_combout ),
	.datad(\my_alu|SLL_2~10_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~11 .lut_mask = 16'hF3C0;
defparam \my_alu|SLL_2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \my_alu|SLL_8~9 (
// Equation(s):
// \my_alu|SLL_8~9_combout  = (!\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & ((\my_alu|SLL_2~9_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~11_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SLL_2~11_combout ),
	.datad(\my_alu|SLL_2~9_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~9 .lut_mask = 16'h3210;
defparam \my_alu|SLL_8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_lcell_comb \my_alu|Selector9~4 (
// Equation(s):
// \my_alu|Selector9~4_combout  = (\my_alu|Selector12~5_combout  & (((\my_alu|Selector12~6_combout )))) # (!\my_alu|Selector12~5_combout  & ((\my_alu|Selector12~6_combout  & (\my_alu|SLL_8~9_combout )) # (!\my_alu|Selector12~6_combout  & 
// ((\my_alu|SRL_8~40_combout )))))

	.dataa(\my_alu|Selector12~5_combout ),
	.datab(\my_alu|SLL_8~9_combout ),
	.datac(\my_alu|Selector12~6_combout ),
	.datad(\my_alu|SRL_8~40_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector9~4 .lut_mask = 16'hE5E0;
defparam \my_alu|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \my_alu|SLL_4~19 (
// Equation(s):
// \my_alu|SLL_4~19_combout  = (\r2[2]~reg0_q  & (\my_alu|SLL_2~36_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~44_combout )))

	.dataa(\r2[2]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~36_combout ),
	.datad(\my_alu|SLL_2~44_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~19 .lut_mask = 16'hF5A0;
defparam \my_alu|SLL_4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \my_alu|Selector9~5 (
// Equation(s):
// \my_alu|Selector9~5_combout  = (\my_alu|Selector9~4_combout  & (((\my_alu|SLL_4~10_combout ) # (\my_alu|Selector30~20_combout )))) # (!\my_alu|Selector9~4_combout  & (\my_alu|SLL_4~19_combout  & ((!\my_alu|Selector30~20_combout ))))

	.dataa(\my_alu|Selector9~4_combout ),
	.datab(\my_alu|SLL_4~19_combout ),
	.datac(\my_alu|SLL_4~10_combout ),
	.datad(\my_alu|Selector30~20_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector9~5 .lut_mask = 16'hAAE4;
defparam \my_alu|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N28
cycloneive_lcell_comb \my_alu|Selector9~6 (
// Equation(s):
// \my_alu|Selector9~6_combout  = (\my_alu|Selector12~4_combout  & ((\my_alu|Selector12~3_combout ) # ((\my_alu|Mult0|auto_generated|op_1~10_combout )))) # (!\my_alu|Selector12~4_combout  & (!\my_alu|Selector12~3_combout  & (\my_alu|Selector9~5_combout )))

	.dataa(\my_alu|Selector12~4_combout ),
	.datab(\my_alu|Selector12~3_combout ),
	.datac(\my_alu|Selector9~5_combout ),
	.datad(\my_alu|Mult0|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector9~6 .lut_mask = 16'hBA98;
defparam \my_alu|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N26
cycloneive_lcell_comb \my_alu|Selector9~7 (
// Equation(s):
// \my_alu|Selector9~7_combout  = (\my_alu|Selector9~6_combout  & ((\r2[11]~reg0_q ) # ((!\my_alu|Selector12~3_combout )))) # (!\my_alu|Selector9~6_combout  & (((\my_alu|Selector12~3_combout  & \my_alu|Add2~22_combout ))))

	.dataa(\r2[11]~reg0_q ),
	.datab(\my_alu|Selector9~6_combout ),
	.datac(\my_alu|Selector12~3_combout ),
	.datad(\my_alu|Add2~22_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector9~7 .lut_mask = 16'hBC8C;
defparam \my_alu|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N14
cycloneive_lcell_comb \my_alu|Selector9~0 (
// Equation(s):
// \my_alu|Selector9~0_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & ((\my_alu|Add0~46_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Add1~46_combout )))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Add1~46_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Add0~46_combout ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector9~0 .lut_mask = 16'hC0BB;
defparam \my_alu|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
cycloneive_lcell_comb \my_alu|Selector9~1 (
// Equation(s):
// \my_alu|Selector9~1_combout  = (\r1[23]~reg0_Duplicate_1_q  & ((\my_alu|Selector9~0_combout ) # ((!\alu_control[1]~reg0_q  & \r2[23]~reg0_q )))) # (!\r1[23]~reg0_Duplicate_1_q  & (\my_alu|Selector9~0_combout  & ((\alu_control[1]~reg0_q ) # (\r2[23]~reg0_q 
// ))))

	.dataa(\r1[23]~reg0_Duplicate_1_q ),
	.datab(\my_alu|Selector9~0_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\r2[23]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector9~1 .lut_mask = 16'hCEC8;
defparam \my_alu|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
cycloneive_lcell_comb \my_alu|result~23 (
// Equation(s):
// \my_alu|result~23_combout  = \r1[23]~reg0_Duplicate_1_q  $ (\r2[23]~reg0_q )

	.dataa(\r1[23]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\r2[23]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~23 .lut_mask = 16'h55AA;
defparam \my_alu|result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N6
cycloneive_lcell_comb \my_alu|Selector9~2 (
// Equation(s):
// \my_alu|Selector9~2_combout  = (\my_alu|Selector12~1_combout  & ((\my_alu|Selector12~2_combout  & ((\my_alu|result~23_combout ))) # (!\my_alu|Selector12~2_combout  & (\my_alu|Selector9~1_combout )))) # (!\my_alu|Selector12~1_combout  & 
// (((!\my_alu|Selector12~2_combout ))))

	.dataa(\my_alu|Selector9~1_combout ),
	.datab(\my_alu|result~23_combout ),
	.datac(\my_alu|Selector12~1_combout ),
	.datad(\my_alu|Selector12~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector9~2 .lut_mask = 16'hC0AF;
defparam \my_alu|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
cycloneive_lcell_comb \my_alu|Selector9~3 (
// Equation(s):
// \my_alu|Selector9~3_combout  = (\my_alu|Selector9~2_combout  & (((\my_alu|SRL_8~52_combout ) # (!\my_alu|Selector12~0_combout )))) # (!\my_alu|Selector9~2_combout  & (\r1[31]~reg0_Duplicate_1_q  & (\my_alu|Selector12~0_combout )))

	.dataa(\my_alu|Selector9~2_combout ),
	.datab(\r1[31]~reg0_Duplicate_1_q ),
	.datac(\my_alu|Selector12~0_combout ),
	.datad(\my_alu|SRL_8~52_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector9~3 .lut_mask = 16'hEA4A;
defparam \my_alu|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N20
cycloneive_lcell_comb \my_alu|Selector9~8 (
// Equation(s):
// \my_alu|Selector9~8_combout  = (\my_alu|Selector9~7_combout  & (((\my_alu|Selector9~3_combout  & \my_alu|Selector5~0_combout )) # (!\alu_control[3]~reg0_q ))) # (!\my_alu|Selector9~7_combout  & (\my_alu|Selector9~3_combout  & (\my_alu|Selector5~0_combout 
// )))

	.dataa(\my_alu|Selector9~7_combout ),
	.datab(\my_alu|Selector9~3_combout ),
	.datac(\my_alu|Selector5~0_combout ),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector9~8 .lut_mask = 16'hC0EA;
defparam \my_alu|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
cycloneive_lcell_comb \my_alu|result[23] (
// Equation(s):
// \my_alu|result [23] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [23]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector9~8_combout ))

	.dataa(\my_alu|Selector9~8_combout ),
	.datab(\my_alu|WideOr0~1clkctrl_outclk ),
	.datac(\my_alu|result [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|result [23]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[23] .lut_mask = 16'hE2E2;
defparam \my_alu|result[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N24
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\my_alu|result [23]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_alu|result [23]),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hF0FF;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N25
dffeas \wd[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[23]~reg0 .is_wysiwyg = "true";
defparam \wd[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N1
dffeas \register|reg_storage[119] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[23]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [119]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[119] .is_wysiwyg = "true";
defparam \register|reg_storage[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N4
cycloneive_lcell_comb \register|Mux8~10 (
// Equation(s):
// \register|Mux8~10_combout  = (\rr1[1]~reg0_q  & (\rr1[3]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|reg_storage [311])) # (!\rr1[3]~reg0_q  & ((\register|reg_storage [55])))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [311]),
	.datad(\register|reg_storage [55]),
	.cin(gnd),
	.combout(\register|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~10 .lut_mask = 16'hD9C8;
defparam \register|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N18
cycloneive_lcell_comb \register|Mux8~11 (
// Equation(s):
// \register|Mux8~11_combout  = (\register|Mux8~10_combout  & (((\register|reg_storage [375]) # (!\rr1[1]~reg0_q )))) # (!\register|Mux8~10_combout  & (\register|reg_storage [119] & ((\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [119]),
	.datab(\register|Mux8~10_combout ),
	.datac(\register|reg_storage [375]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~11 .lut_mask = 16'hE2CC;
defparam \register|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
cycloneive_lcell_comb \register|Mux8~17 (
// Equation(s):
// \register|Mux8~17_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [439]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [183] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [439]),
	.datab(\register|reg_storage [183]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~17 .lut_mask = 16'hF0AC;
defparam \register|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
cycloneive_lcell_comb \register|Mux8~18 (
// Equation(s):
// \register|Mux8~18_combout  = (\rr1[1]~reg0_q  & ((\register|Mux8~17_combout  & ((\register|reg_storage [503]))) # (!\register|Mux8~17_combout  & (\register|reg_storage [247])))) # (!\rr1[1]~reg0_q  & (((\register|Mux8~17_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [247]),
	.datac(\register|reg_storage [503]),
	.datad(\register|Mux8~17_combout ),
	.cin(gnd),
	.combout(\register|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~18 .lut_mask = 16'hF588;
defparam \register|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneive_lcell_comb \register|Mux8~14 (
// Equation(s):
// \register|Mux8~14_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [87]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [23]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [23]),
	.datac(\register|reg_storage [87]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~14 .lut_mask = 16'hFA44;
defparam \register|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneive_lcell_comb \register|Mux8~15 (
// Equation(s):
// \register|Mux8~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux8~14_combout  & (\register|reg_storage [343])) # (!\register|Mux8~14_combout  & ((\register|reg_storage [279]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux8~14_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [343]),
	.datac(\register|reg_storage [279]),
	.datad(\register|Mux8~14_combout ),
	.cin(gnd),
	.combout(\register|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~15 .lut_mask = 16'hDDA0;
defparam \register|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneive_lcell_comb \register|Mux8~12 (
// Equation(s):
// \register|Mux8~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [215]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [151]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [151]),
	.datac(\register|reg_storage [215]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~12 .lut_mask = 16'hFA44;
defparam \register|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneive_lcell_comb \register|Mux8~13 (
// Equation(s):
// \register|Mux8~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux8~12_combout  & (\register|reg_storage [471])) # (!\register|Mux8~12_combout  & ((\register|reg_storage [407]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux8~12_combout ))))

	.dataa(\register|reg_storage [471]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [407]),
	.datad(\register|Mux8~12_combout ),
	.cin(gnd),
	.combout(\register|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~13 .lut_mask = 16'hBBC0;
defparam \register|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N24
cycloneive_lcell_comb \register|Mux8~16 (
// Equation(s):
// \register|Mux8~16_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|Mux8~13_combout ))) # (!\rr1[2]~reg0_q  & (\register|Mux8~15_combout ))))

	.dataa(\register|Mux8~15_combout ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\rr1[2]~reg0_q ),
	.datad(\register|Mux8~13_combout ),
	.cin(gnd),
	.combout(\register|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~16 .lut_mask = 16'hF2C2;
defparam \register|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N10
cycloneive_lcell_comb \register|Mux8~19 (
// Equation(s):
// \register|Mux8~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux8~16_combout  & ((\register|Mux8~18_combout ))) # (!\register|Mux8~16_combout  & (\register|Mux8~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux8~16_combout ))))

	.dataa(\register|Mux8~11_combout ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux8~18_combout ),
	.datad(\register|Mux8~16_combout ),
	.cin(gnd),
	.combout(\register|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~19 .lut_mask = 16'hF388;
defparam \register|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneive_lcell_comb \register|Mux8~0 (
// Equation(s):
// \register|Mux8~0_combout  = (\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q ) # ((\register|reg_storage [823])))) # (!\rr1[0]~reg0_q  & (!\rr1[2]~reg0_q  & ((\register|reg_storage [791]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [823]),
	.datad(\register|reg_storage [791]),
	.cin(gnd),
	.combout(\register|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~0 .lut_mask = 16'hB9A8;
defparam \register|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneive_lcell_comb \register|Mux8~1 (
// Equation(s):
// \register|Mux8~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux8~0_combout  & ((\register|reg_storage [951]))) # (!\register|Mux8~0_combout  & (\register|reg_storage [919])))) # (!\rr1[2]~reg0_q  & (((\register|Mux8~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [919]),
	.datac(\register|reg_storage [951]),
	.datad(\register|Mux8~0_combout ),
	.cin(gnd),
	.combout(\register|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~1 .lut_mask = 16'hF588;
defparam \register|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \register|Mux8~7 (
// Equation(s):
// \register|Mux8~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [989]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [855]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [855]),
	.datac(\register|reg_storage [989]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~7 .lut_mask = 16'hFA44;
defparam \register|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \register|Mux8~8 (
// Equation(s):
// \register|Mux8~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux8~7_combout  & (\register|reg_storage [1015])) # (!\register|Mux8~7_combout  & ((\register|reg_storage [887]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux8~7_combout ))))

	.dataa(\register|reg_storage [1015]),
	.datab(\register|reg_storage [887]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\register|Mux8~7_combout ),
	.cin(gnd),
	.combout(\register|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~8 .lut_mask = 16'hAFC0;
defparam \register|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \register|Mux8~4 (
// Equation(s):
// \register|Mux8~4_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [567]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [535] & ((!\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [535]),
	.datac(\register|reg_storage [567]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~4 .lut_mask = 16'hAAE4;
defparam \register|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneive_lcell_comb \register|Mux8~5 (
// Equation(s):
// \register|Mux8~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux8~4_combout  & (\register|reg_storage [695])) # (!\register|Mux8~4_combout  & ((\register|reg_storage [663]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux8~4_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [695]),
	.datac(\register|reg_storage [663]),
	.datad(\register|Mux8~4_combout ),
	.cin(gnd),
	.combout(\register|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~5 .lut_mask = 16'hDDA0;
defparam \register|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cycloneive_lcell_comb \register|Mux8~2 (
// Equation(s):
// \register|Mux8~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [727]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [599]))))

	.dataa(\register|reg_storage [599]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [727]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~2 .lut_mask = 16'hFC22;
defparam \register|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneive_lcell_comb \register|Mux8~3 (
// Equation(s):
// \register|Mux8~3_combout  = (\register|Mux8~2_combout  & ((\register|reg_storage [759]) # ((!\rr1[0]~reg0_q )))) # (!\register|Mux8~2_combout  & (((\register|reg_storage [631] & \rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [759]),
	.datab(\register|reg_storage [631]),
	.datac(\register|Mux8~2_combout ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~3 .lut_mask = 16'hACF0;
defparam \register|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cycloneive_lcell_comb \register|Mux8~6 (
// Equation(s):
// \register|Mux8~6_combout  = (\rr1[3]~reg0_q  & (\rr1[1]~reg0_q )) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|Mux8~3_combout ))) # (!\rr1[1]~reg0_q  & (\register|Mux8~5_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux8~5_combout ),
	.datad(\register|Mux8~3_combout ),
	.cin(gnd),
	.combout(\register|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~6 .lut_mask = 16'hDC98;
defparam \register|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneive_lcell_comb \register|Mux8~9 (
// Equation(s):
// \register|Mux8~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux8~6_combout  & ((\register|Mux8~8_combout ))) # (!\register|Mux8~6_combout  & (\register|Mux8~1_combout )))) # (!\rr1[3]~reg0_q  & (((\register|Mux8~6_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|Mux8~1_combout ),
	.datac(\register|Mux8~8_combout ),
	.datad(\register|Mux8~6_combout ),
	.cin(gnd),
	.combout(\register|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~9 .lut_mask = 16'hF588;
defparam \register|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N14
cycloneive_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux8~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux8~19_combout ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux8~19_combout ),
	.datad(\register|Mux8~9_combout ),
	.cin(gnd),
	.combout(\Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector104~0 .lut_mask = 16'hA820;
defparam \Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N5
dffeas \r1[23]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector104~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[23]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[23]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[23]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N18
cycloneive_lcell_comb \my_alu|SRL_2~34 (
// Equation(s):
// \my_alu|SRL_2~34_combout  = (\r2[1]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q ))) # (!\r2[1]~reg0_q  & (\r1[23]~reg0_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\r2[1]~reg0_q ),
	.datac(\r1[23]~reg0_Duplicate_1_q ),
	.datad(\r1[25]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~34 .lut_mask = 16'hFC30;
defparam \my_alu|SRL_2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N12
cycloneive_lcell_comb \my_alu|SRL_2~35 (
// Equation(s):
// \my_alu|SRL_2~35_combout  = (\r2[0]~reg0_q  & ((\my_alu|SRL_2~34_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~25_combout ))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~25_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SRL_2~34_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~35 .lut_mask = 16'hFC0C;
defparam \my_alu|SRL_2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N6
cycloneive_lcell_comb \my_alu|SRL_4~10 (
// Equation(s):
// \my_alu|SRL_4~10_combout  = (\r2[2]~reg0_q  & ((\my_alu|SRL_2~33_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~35_combout ))

	.dataa(\my_alu|SRL_2~35_combout ),
	.datab(\r2[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|SRL_2~33_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~10 .lut_mask = 16'hEE22;
defparam \my_alu|SRL_4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N6
cycloneive_lcell_comb \my_alu|Selector18~0 (
// Equation(s):
// \my_alu|Selector18~0_combout  = (\alu_control[0]~reg0_q  & (\r1[14]~reg0_Duplicate_2_q  $ (\r2[14]~reg0_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\r1[14]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(\r2[14]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector18~0 .lut_mask = 16'h2288;
defparam \my_alu|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N10
cycloneive_lcell_comb \my_alu|SRL_8~50 (
// Equation(s):
// \my_alu|SRL_8~50_combout  = (!\r2[3]~reg0_q  & (\my_alu|SRL_1~0_combout  & (!\r2[1]~reg0_q  & !\r2[2]~reg0_q )))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SRL_1~0_combout ),
	.datac(\r2[1]~reg0_q ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~50 .lut_mask = 16'h0004;
defparam \my_alu|SRL_8~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N16
cycloneive_lcell_comb \my_alu|SLL_8~17 (
// Equation(s):
// \my_alu|SLL_8~17_combout  = (\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & (\my_alu|SLL_2~1_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~8_combout )))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SLL_2~1_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SLL_2~8_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~17 .lut_mask = 16'h8A80;
defparam \my_alu|SLL_8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneive_lcell_comb \my_alu|SLL_4~9 (
// Equation(s):
// \my_alu|SLL_4~9_combout  = (!\r2[2]~reg0_q  & ((\r2[0]~reg0_q  & ((\my_alu|SLL_2~23_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~25_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_2~25_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SLL_2~23_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~9 .lut_mask = 16'h5404;
defparam \my_alu|SLL_4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N20
cycloneive_lcell_comb \my_alu|SLL_4~8 (
// Equation(s):
// \my_alu|SLL_4~8_combout  = (\r2[2]~reg0_q  & ((\r2[0]~reg0_q  & ((\my_alu|SLL_2~15_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~17_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_2~17_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\my_alu|SLL_2~15_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~8 .lut_mask = 16'hA808;
defparam \my_alu|SLL_4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N26
cycloneive_lcell_comb \my_alu|SLL_8~18 (
// Equation(s):
// \my_alu|SLL_8~18_combout  = (\my_alu|SLL_8~17_combout ) # ((!\r2[3]~reg0_q  & ((\my_alu|SLL_4~9_combout ) # (\my_alu|SLL_4~8_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SLL_8~17_combout ),
	.datac(\my_alu|SLL_4~9_combout ),
	.datad(\my_alu|SLL_4~8_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~18 .lut_mask = 16'hDDDC;
defparam \my_alu|SLL_8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
cycloneive_lcell_comb \my_alu|Selector18~1 (
// Equation(s):
// \my_alu|Selector18~1_combout  = (\alu_control[0]~reg0_q  & (((\my_alu|SRL_8~50_combout )) # (!\my_alu|Selector20~3_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Selector20~3_combout  & ((\my_alu|SLL_8~18_combout ))))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\my_alu|Selector20~3_combout ),
	.datac(\my_alu|SRL_8~50_combout ),
	.datad(\my_alu|SLL_8~18_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector18~1 .lut_mask = 16'hE6A2;
defparam \my_alu|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
cycloneive_lcell_comb \my_alu|Selector18~2 (
// Equation(s):
// \my_alu|Selector18~2_combout  = (\alu_control[1]~reg0_q  & (\my_alu|Selector18~1_combout )) # (!\alu_control[1]~reg0_q  & ((\my_alu|Selector18~1_combout  & (\my_alu|Mult0|auto_generated|w513w [14])) # (!\my_alu|Selector18~1_combout  & ((\r2[2]~reg0_q 
// )))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Selector18~1_combout ),
	.datac(\my_alu|Mult0|auto_generated|w513w [14]),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector18~2 .lut_mask = 16'hD9C8;
defparam \my_alu|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N22
cycloneive_lcell_comb \my_alu|Selector18~3 (
// Equation(s):
// \my_alu|Selector18~3_combout  = (\alu_control[0]~reg0_q  & (((\my_alu|Add0~28_combout  & \alu_control[1]~reg0_q )))) # (!\alu_control[0]~reg0_q  & ((\my_alu|Add1~28_combout ) # ((!\alu_control[1]~reg0_q ))))

	.dataa(\my_alu|Add1~28_combout ),
	.datab(\my_alu|Add0~28_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector18~3 .lut_mask = 16'hCA0F;
defparam \my_alu|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N24
cycloneive_lcell_comb \my_alu|Selector18~4 (
// Equation(s):
// \my_alu|Selector18~4_combout  = (\r1[14]~reg0_Duplicate_2_q  & ((\my_alu|Selector18~3_combout ) # ((\r2[14]~reg0_q  & !\alu_control[1]~reg0_q )))) # (!\r1[14]~reg0_Duplicate_2_q  & (\my_alu|Selector18~3_combout  & ((\r2[14]~reg0_q ) # 
// (\alu_control[1]~reg0_q ))))

	.dataa(\r1[14]~reg0_Duplicate_2_q ),
	.datab(\r2[14]~reg0_q ),
	.datac(\my_alu|Selector18~3_combout ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector18~4 .lut_mask = 16'hF0E8;
defparam \my_alu|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
cycloneive_lcell_comb \my_alu|Selector18~5 (
// Equation(s):
// \my_alu|Selector18~5_combout  = (\my_alu|Selector30~4_combout  & ((\my_alu|Selector20~8_combout  & (\my_alu|Selector18~2_combout )) # (!\my_alu|Selector20~8_combout  & ((\my_alu|Selector18~4_combout ))))) # (!\my_alu|Selector30~4_combout  & 
// (((!\my_alu|Selector20~8_combout ))))

	.dataa(\my_alu|Selector30~4_combout ),
	.datab(\my_alu|Selector18~2_combout ),
	.datac(\my_alu|Selector20~8_combout ),
	.datad(\my_alu|Selector18~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector18~5 .lut_mask = 16'h8F85;
defparam \my_alu|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \my_alu|SRL_8~49 (
// Equation(s):
// \my_alu|SRL_8~49_combout  = (\r2[3]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q )) # (!\r2[3]~reg0_q  & ((\my_alu|SLL_4~0_combout  & (\r1[31]~reg0_Duplicate_1_q )) # (!\my_alu|SLL_4~0_combout  & ((\r1[30]~reg0_Duplicate_1_q )))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SLL_4~0_combout ),
	.datad(\r1[30]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~49 .lut_mask = 16'hABA8;
defparam \my_alu|SRL_8~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneive_lcell_comb \my_alu|Selector18~6 (
// Equation(s):
// \my_alu|Selector18~6_combout  = (\my_alu|Selector18~5_combout  & ((\my_alu|Selector18~0_combout ) # ((!\my_alu|Selector30~0_combout )))) # (!\my_alu|Selector18~5_combout  & (((\my_alu|Selector30~0_combout  & \my_alu|SRL_8~49_combout ))))

	.dataa(\my_alu|Selector18~0_combout ),
	.datab(\my_alu|Selector18~5_combout ),
	.datac(\my_alu|Selector30~0_combout ),
	.datad(\my_alu|SRL_8~49_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector18~6 .lut_mask = 16'hBC8C;
defparam \my_alu|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
cycloneive_lcell_comb \my_alu|Selector18~7 (
// Equation(s):
// \my_alu|Selector18~7_combout  = (\my_alu|Selector20~1_combout  & (((\my_alu|Selector20~0_combout )))) # (!\my_alu|Selector20~1_combout  & ((\my_alu|Selector20~0_combout  & ((\my_alu|Selector18~6_combout ))) # (!\my_alu|Selector20~0_combout  & 
// (\my_alu|SRL_4~11_combout ))))

	.dataa(\my_alu|Selector20~1_combout ),
	.datab(\my_alu|SRL_4~11_combout ),
	.datac(\my_alu|Selector20~0_combout ),
	.datad(\my_alu|Selector18~6_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector18~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector18~7 .lut_mask = 16'hF4A4;
defparam \my_alu|Selector18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
cycloneive_lcell_comb \my_alu|Selector18~8 (
// Equation(s):
// \my_alu|Selector18~8_combout  = (\my_alu|Selector18~7_combout  & (((\my_alu|Add2~4_combout ) # (!\my_alu|Selector20~1_combout )))) # (!\my_alu|Selector18~7_combout  & (\my_alu|SRL_4~10_combout  & (\my_alu|Selector20~1_combout )))

	.dataa(\my_alu|SRL_4~10_combout ),
	.datab(\my_alu|Selector18~7_combout ),
	.datac(\my_alu|Selector20~1_combout ),
	.datad(\my_alu|Add2~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector18~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector18~8 .lut_mask = 16'hEC2C;
defparam \my_alu|Selector18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
cycloneive_lcell_comb \my_alu|result[14] (
// Equation(s):
// \my_alu|result [14] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [14]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector18~8_combout ))

	.dataa(\my_alu|Selector18~8_combout ),
	.datab(gnd),
	.datac(\my_alu|result [14]),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [14]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[14] .lut_mask = 16'hF0AA;
defparam \my_alu|result[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
cycloneive_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (\my_alu|result [14]) # (!\S[2]~reg0_q )

	.dataa(\S[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_alu|result [14]),
	.cin(gnd),
	.combout(\Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = 16'hFF55;
defparam \Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N17
dffeas \wd[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector55~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[14]~reg0 .is_wysiwyg = "true";
defparam \wd[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneive_lcell_comb \register|reg_storage[718]~feeder (
// Equation(s):
// \register|reg_storage[718]~feeder_combout  = \wd[14]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[14]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[718]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[718]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[718]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N21
dffeas \register|reg_storage[718] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[718]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [718]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[718] .is_wysiwyg = "true";
defparam \register|reg_storage[718] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneive_lcell_comb \register|Mux17~0 (
// Equation(s):
// \register|Mux17~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [622]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [590]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [590]),
	.datac(\register|reg_storage [622]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~0 .lut_mask = 16'hFA44;
defparam \register|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \register|Mux17~1 (
// Equation(s):
// \register|Mux17~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux17~0_combout  & ((\register|reg_storage [750]))) # (!\register|Mux17~0_combout  & (\register|reg_storage [718])))) # (!\rr1[2]~reg0_q  & (((\register|Mux17~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [718]),
	.datac(\register|reg_storage [750]),
	.datad(\register|Mux17~0_combout ),
	.cin(gnd),
	.combout(\register|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~1 .lut_mask = 16'hF588;
defparam \register|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneive_lcell_comb \register|Mux17~7 (
// Equation(s):
// \register|Mux17~7_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [878]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [846]))))

	.dataa(\register|reg_storage [846]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [878]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~7 .lut_mask = 16'hFC22;
defparam \register|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneive_lcell_comb \register|Mux17~8 (
// Equation(s):
// \register|Mux17~8_combout  = (\register|Mux17~7_combout  & ((\register|reg_storage [1006]) # ((!\rr1[2]~reg0_q )))) # (!\register|Mux17~7_combout  & (((\register|reg_storage [980] & \rr1[2]~reg0_q ))))

	.dataa(\register|Mux17~7_combout ),
	.datab(\register|reg_storage [1006]),
	.datac(\register|reg_storage [980]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~8 .lut_mask = 16'hD8AA;
defparam \register|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneive_lcell_comb \register|Mux17~2 (
// Equation(s):
// \register|Mux17~2_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [910]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [782] & ((!\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [782]),
	.datac(\register|reg_storage [910]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~2 .lut_mask = 16'hAAE4;
defparam \register|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneive_lcell_comb \register|Mux17~3 (
// Equation(s):
// \register|Mux17~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux17~2_combout  & (\register|reg_storage [942])) # (!\register|Mux17~2_combout  & ((\register|reg_storage [814]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux17~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [942]),
	.datac(\register|reg_storage [814]),
	.datad(\register|Mux17~2_combout ),
	.cin(gnd),
	.combout(\register|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~3 .lut_mask = 16'hDDA0;
defparam \register|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneive_lcell_comb \register|Mux17~4 (
// Equation(s):
// \register|Mux17~4_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [654]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [526] & ((!\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [526]),
	.datac(\register|reg_storage [654]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~4 .lut_mask = 16'hAAE4;
defparam \register|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cycloneive_lcell_comb \register|Mux17~5 (
// Equation(s):
// \register|Mux17~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux17~4_combout  & (\register|reg_storage [686])) # (!\register|Mux17~4_combout  & ((\register|reg_storage [558]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux17~4_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [686]),
	.datac(\register|reg_storage [558]),
	.datad(\register|Mux17~4_combout ),
	.cin(gnd),
	.combout(\register|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~5 .lut_mask = 16'hDDA0;
defparam \register|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneive_lcell_comb \register|Mux17~6 (
// Equation(s):
// \register|Mux17~6_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|Mux17~3_combout )) # (!\rr1[3]~reg0_q  & ((\register|Mux17~5_combout )))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux17~3_combout ),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|Mux17~5_combout ),
	.cin(gnd),
	.combout(\register|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~6 .lut_mask = 16'hE5E0;
defparam \register|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
cycloneive_lcell_comb \register|Mux17~9 (
// Equation(s):
// \register|Mux17~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux17~6_combout  & ((\register|Mux17~8_combout ))) # (!\register|Mux17~6_combout  & (\register|Mux17~1_combout )))) # (!\rr1[1]~reg0_q  & (((\register|Mux17~6_combout ))))

	.dataa(\register|Mux17~1_combout ),
	.datab(\register|Mux17~8_combout ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux17~6_combout ),
	.cin(gnd),
	.combout(\register|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~9 .lut_mask = 16'hCFA0;
defparam \register|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneive_lcell_comb \register|Mux17~17 (
// Equation(s):
// \register|Mux17~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [238]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [174]))))

	.dataa(\register|reg_storage [174]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [238]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~17 .lut_mask = 16'hFC22;
defparam \register|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N24
cycloneive_lcell_comb \register|Mux17~18 (
// Equation(s):
// \register|Mux17~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux17~17_combout  & (\register|reg_storage [494])) # (!\register|Mux17~17_combout  & ((\register|reg_storage [430]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux17~17_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [494]),
	.datac(\register|reg_storage [430]),
	.datad(\register|Mux17~17_combout ),
	.cin(gnd),
	.combout(\register|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~18 .lut_mask = 16'hDDA0;
defparam \register|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N14
cycloneive_lcell_comb \register|Mux17~10 (
// Equation(s):
// \register|Mux17~10_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q ) # (\register|reg_storage [398])))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [142] & (!\rr1[1]~reg0_q )))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [142]),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|reg_storage [398]),
	.cin(gnd),
	.combout(\register|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~10 .lut_mask = 16'hAEA4;
defparam \register|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneive_lcell_comb \register|Mux17~11 (
// Equation(s):
// \register|Mux17~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux17~10_combout  & ((\register|reg_storage [462]))) # (!\register|Mux17~10_combout  & (\register|reg_storage [206])))) # (!\rr1[1]~reg0_q  & (((\register|Mux17~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [206]),
	.datac(\register|reg_storage [462]),
	.datad(\register|Mux17~10_combout ),
	.cin(gnd),
	.combout(\register|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~11 .lut_mask = 16'hF588;
defparam \register|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N18
cycloneive_lcell_comb \register|Mux17~14 (
// Equation(s):
// \register|Mux17~14_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [270]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [14] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [270]),
	.datac(\register|reg_storage [14]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~14 .lut_mask = 16'hAAD8;
defparam \register|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N16
cycloneive_lcell_comb \register|Mux17~15 (
// Equation(s):
// \register|Mux17~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux17~14_combout  & ((\register|reg_storage [334]))) # (!\register|Mux17~14_combout  & (\register|reg_storage [78])))) # (!\rr1[1]~reg0_q  & (((\register|Mux17~14_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [78]),
	.datac(\register|reg_storage [334]),
	.datad(\register|Mux17~14_combout ),
	.cin(gnd),
	.combout(\register|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~15 .lut_mask = 16'hF588;
defparam \register|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N8
cycloneive_lcell_comb \register|Mux17~12 (
// Equation(s):
// \register|Mux17~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [110]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [46]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [46]),
	.datac(\register|reg_storage [110]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~12 .lut_mask = 16'hFA44;
defparam \register|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N0
cycloneive_lcell_comb \register|Mux17~13 (
// Equation(s):
// \register|Mux17~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux17~12_combout  & (\register|reg_storage [366])) # (!\register|Mux17~12_combout  & ((\register|reg_storage [302]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux17~12_combout ))))

	.dataa(\register|reg_storage [366]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [302]),
	.datad(\register|Mux17~12_combout ),
	.cin(gnd),
	.combout(\register|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~13 .lut_mask = 16'hBBC0;
defparam \register|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N6
cycloneive_lcell_comb \register|Mux17~16 (
// Equation(s):
// \register|Mux17~16_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|Mux17~13_combout ))) # (!\rr1[0]~reg0_q  & (\register|Mux17~15_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|Mux17~15_combout ),
	.datac(\rr1[0]~reg0_q ),
	.datad(\register|Mux17~13_combout ),
	.cin(gnd),
	.combout(\register|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~16 .lut_mask = 16'hF4A4;
defparam \register|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N22
cycloneive_lcell_comb \register|Mux17~19 (
// Equation(s):
// \register|Mux17~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux17~16_combout  & (\register|Mux17~18_combout )) # (!\register|Mux17~16_combout  & ((\register|Mux17~11_combout ))))) # (!\rr1[2]~reg0_q  & (((\register|Mux17~16_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|Mux17~18_combout ),
	.datac(\register|Mux17~11_combout ),
	.datad(\register|Mux17~16_combout ),
	.cin(gnd),
	.combout(\register|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~19 .lut_mask = 16'hDDA0;
defparam \register|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneive_lcell_comb \Selector113~0 (
// Equation(s):
// \Selector113~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux17~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux17~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux17~9_combout ),
	.datad(\register|Mux17~19_combout ),
	.cin(gnd),
	.combout(\Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector113~0 .lut_mask = 16'hA280;
defparam \Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N17
dffeas \r1[14]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector113~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[14]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[14]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[14]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
cycloneive_lcell_comb \my_alu|SLL_2~25 (
// Equation(s):
// \my_alu|SLL_2~25_combout  = (\r2[1]~reg0_q  & ((\r1[12]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[14]~reg0_Duplicate_2_q ))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[14]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(\r1[12]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~25 .lut_mask = 16'hEE44;
defparam \my_alu|SLL_2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneive_lcell_comb \my_alu|SLL_2~32 (
// Equation(s):
// \my_alu|SLL_2~32_combout  = (\r2[0]~reg0_q  & (\my_alu|SLL_2~23_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SLL_2~25_combout )))

	.dataa(\r2[0]~reg0_q ),
	.datab(\my_alu|SLL_2~23_combout ),
	.datac(gnd),
	.datad(\my_alu|SLL_2~25_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~32 .lut_mask = 16'hDD88;
defparam \my_alu|SLL_2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \my_alu|SLL_4~18 (
// Equation(s):
// \my_alu|SLL_4~18_combout  = (\r2[2]~reg0_q  & ((\my_alu|SLL_2~18_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~32_combout ))

	.dataa(\my_alu|SLL_2~32_combout ),
	.datab(gnd),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SLL_2~18_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~18 .lut_mask = 16'hFA0A;
defparam \my_alu|SLL_4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneive_lcell_comb \my_alu|Selector10~4 (
// Equation(s):
// \my_alu|Selector10~4_combout  = (\my_alu|Selector12~6_combout  & ((\my_alu|SLL_8~7_combout ) # ((\my_alu|Selector12~5_combout )))) # (!\my_alu|Selector12~6_combout  & (((!\my_alu|Selector12~5_combout  & \my_alu|SRL_8~39_combout ))))

	.dataa(\my_alu|SLL_8~7_combout ),
	.datab(\my_alu|Selector12~6_combout ),
	.datac(\my_alu|Selector12~5_combout ),
	.datad(\my_alu|SRL_8~39_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector10~4 .lut_mask = 16'hCBC8;
defparam \my_alu|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N2
cycloneive_lcell_comb \my_alu|SLL_4~17 (
// Equation(s):
// \my_alu|SLL_4~17_combout  = (\r2[2]~reg0_q  & ((\my_alu|SLL_2~34_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~42_combout ))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_2~42_combout ),
	.datac(gnd),
	.datad(\my_alu|SLL_2~34_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~17 .lut_mask = 16'hEE44;
defparam \my_alu|SLL_4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
cycloneive_lcell_comb \my_alu|Selector10~5 (
// Equation(s):
// \my_alu|Selector10~5_combout  = (\my_alu|Selector30~20_combout  & (((\my_alu|Selector10~4_combout )))) # (!\my_alu|Selector30~20_combout  & ((\my_alu|Selector10~4_combout  & (\my_alu|SLL_4~18_combout )) # (!\my_alu|Selector10~4_combout  & 
// ((\my_alu|SLL_4~17_combout )))))

	.dataa(\my_alu|SLL_4~18_combout ),
	.datab(\my_alu|Selector30~20_combout ),
	.datac(\my_alu|Selector10~4_combout ),
	.datad(\my_alu|SLL_4~17_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector10~5 .lut_mask = 16'hE3E0;
defparam \my_alu|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneive_lcell_comb \my_alu|Selector10~6 (
// Equation(s):
// \my_alu|Selector10~6_combout  = (\my_alu|Selector12~4_combout  & (((\my_alu|Selector12~3_combout )))) # (!\my_alu|Selector12~4_combout  & ((\my_alu|Selector12~3_combout  & ((\my_alu|Add2~20_combout ))) # (!\my_alu|Selector12~3_combout  & 
// (\my_alu|Selector10~5_combout ))))

	.dataa(\my_alu|Selector10~5_combout ),
	.datab(\my_alu|Selector12~4_combout ),
	.datac(\my_alu|Add2~20_combout ),
	.datad(\my_alu|Selector12~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector10~6 .lut_mask = 16'hFC22;
defparam \my_alu|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
cycloneive_lcell_comb \my_alu|Selector10~7 (
// Equation(s):
// \my_alu|Selector10~7_combout  = (\my_alu|Selector10~6_combout  & ((\r2[10]~reg0_q ) # ((!\my_alu|Selector12~4_combout )))) # (!\my_alu|Selector10~6_combout  & (((\my_alu|Selector12~4_combout  & \my_alu|Mult0|auto_generated|op_1~8_combout ))))

	.dataa(\r2[10]~reg0_q ),
	.datab(\my_alu|Selector10~6_combout ),
	.datac(\my_alu|Selector12~4_combout ),
	.datad(\my_alu|Mult0|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector10~7 .lut_mask = 16'hBC8C;
defparam \my_alu|Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneive_lcell_comb \my_alu|Selector10~0 (
// Equation(s):
// \my_alu|Selector10~0_combout  = (\alu_control[0]~reg0_q  & (\alu_control[1]~reg0_q  & (\my_alu|Add0~44_combout ))) # (!\alu_control[0]~reg0_q  & (((\my_alu|Add1~44_combout )) # (!\alu_control[1]~reg0_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Add0~44_combout ),
	.datad(\my_alu|Add1~44_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector10~0 .lut_mask = 16'hD591;
defparam \my_alu|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N14
cycloneive_lcell_comb \my_alu|Selector10~1 (
// Equation(s):
// \my_alu|Selector10~1_combout  = (\r2[22]~reg0_q  & ((\my_alu|Selector10~0_combout ) # ((!\alu_control[1]~reg0_q  & \r1[22]~reg0_Duplicate_1_q )))) # (!\r2[22]~reg0_q  & (\my_alu|Selector10~0_combout  & ((\alu_control[1]~reg0_q ) # 
// (\r1[22]~reg0_Duplicate_1_q ))))

	.dataa(\r2[22]~reg0_q ),
	.datab(\my_alu|Selector10~0_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\r1[22]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector10~1 .lut_mask = 16'hCEC8;
defparam \my_alu|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneive_lcell_comb \my_alu|result~22 (
// Equation(s):
// \my_alu|result~22_combout  = \r2[22]~reg0_q  $ (\r1[22]~reg0_Duplicate_1_q )

	.dataa(\r2[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\r1[22]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|result~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~22 .lut_mask = 16'h55AA;
defparam \my_alu|result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneive_lcell_comb \my_alu|Selector10~2 (
// Equation(s):
// \my_alu|Selector10~2_combout  = (\my_alu|Selector12~1_combout  & ((\my_alu|Selector12~2_combout  & ((\my_alu|result~22_combout ))) # (!\my_alu|Selector12~2_combout  & (\my_alu|Selector10~1_combout )))) # (!\my_alu|Selector12~1_combout  & 
// (((!\my_alu|Selector12~2_combout ))))

	.dataa(\my_alu|Selector10~1_combout ),
	.datab(\my_alu|result~22_combout ),
	.datac(\my_alu|Selector12~1_combout ),
	.datad(\my_alu|Selector12~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector10~2 .lut_mask = 16'hC0AF;
defparam \my_alu|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
cycloneive_lcell_comb \my_alu|Selector10~3 (
// Equation(s):
// \my_alu|Selector10~3_combout  = (\my_alu|Selector10~2_combout  & (((\my_alu|SRL_8~38_combout ) # (!\my_alu|Selector12~0_combout )))) # (!\my_alu|Selector10~2_combout  & (\r1[31]~reg0_Duplicate_1_q  & ((\my_alu|Selector12~0_combout ))))

	.dataa(\my_alu|Selector10~2_combout ),
	.datab(\r1[31]~reg0_Duplicate_1_q ),
	.datac(\my_alu|SRL_8~38_combout ),
	.datad(\my_alu|Selector12~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector10~3 .lut_mask = 16'hE4AA;
defparam \my_alu|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
cycloneive_lcell_comb \my_alu|Selector10~8 (
// Equation(s):
// \my_alu|Selector10~8_combout  = (\my_alu|Selector10~7_combout  & (((\my_alu|Selector10~3_combout  & \my_alu|Selector5~0_combout )) # (!\alu_control[3]~reg0_q ))) # (!\my_alu|Selector10~7_combout  & (((\my_alu|Selector10~3_combout  & 
// \my_alu|Selector5~0_combout ))))

	.dataa(\my_alu|Selector10~7_combout ),
	.datab(\alu_control[3]~reg0_q ),
	.datac(\my_alu|Selector10~3_combout ),
	.datad(\my_alu|Selector5~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector10~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector10~8 .lut_mask = 16'hF222;
defparam \my_alu|Selector10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
cycloneive_lcell_comb \my_alu|result[22] (
// Equation(s):
// \my_alu|result [22] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [22]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector10~8_combout ))

	.dataa(\my_alu|Selector10~8_combout ),
	.datab(\my_alu|result [22]),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [22]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[22] .lut_mask = 16'hCCAA;
defparam \my_alu|result[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N20
cycloneive_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\my_alu|result [22]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [22]),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'hFF0F;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N21
dffeas \wd[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[22]~reg0 .is_wysiwyg = "true";
defparam \wd[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \register|reg_storage[598]~feeder (
// Equation(s):
// \register|reg_storage[598]~feeder_combout  = \wd[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wd[22]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register|reg_storage[598]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[598]~feeder .lut_mask = 16'hF0F0;
defparam \register|reg_storage[598]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N15
dffeas \register|reg_storage[598] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[598]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [598]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[598] .is_wysiwyg = "true";
defparam \register|reg_storage[598] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cycloneive_lcell_comb \register|Mux9~0 (
// Equation(s):
// \register|Mux9~0_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q ) # (\register|reg_storage [630])))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [598] & (!\rr1[2]~reg0_q )))

	.dataa(\register|reg_storage [598]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\rr1[2]~reg0_q ),
	.datad(\register|reg_storage [630]),
	.cin(gnd),
	.combout(\register|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~0 .lut_mask = 16'hCEC2;
defparam \register|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneive_lcell_comb \register|Mux9~1 (
// Equation(s):
// \register|Mux9~1_combout  = (\register|Mux9~0_combout  & (((\register|reg_storage [758])) # (!\rr1[2]~reg0_q ))) # (!\register|Mux9~0_combout  & (\rr1[2]~reg0_q  & ((\register|reg_storage [726]))))

	.dataa(\register|Mux9~0_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [758]),
	.datad(\register|reg_storage [726]),
	.cin(gnd),
	.combout(\register|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~1 .lut_mask = 16'hE6A2;
defparam \register|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneive_lcell_comb \register|Mux9~4 (
// Equation(s):
// \register|Mux9~4_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [662]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [534] & ((!\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [534]),
	.datac(\register|reg_storage [662]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~4 .lut_mask = 16'hAAE4;
defparam \register|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cycloneive_lcell_comb \register|Mux9~5 (
// Equation(s):
// \register|Mux9~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux9~4_combout  & ((\register|reg_storage [694]))) # (!\register|Mux9~4_combout  & (\register|reg_storage [566])))) # (!\rr1[0]~reg0_q  & (\register|Mux9~4_combout ))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux9~4_combout ),
	.datac(\register|reg_storage [566]),
	.datad(\register|reg_storage [694]),
	.cin(gnd),
	.combout(\register|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~5 .lut_mask = 16'hEC64;
defparam \register|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N8
cycloneive_lcell_comb \register|Mux9~2 (
// Equation(s):
// \register|Mux9~2_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [918]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [790] & ((!\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [790]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [918]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~2 .lut_mask = 16'hCCE2;
defparam \register|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N22
cycloneive_lcell_comb \register|Mux9~3 (
// Equation(s):
// \register|Mux9~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux9~2_combout  & ((\register|reg_storage [950]))) # (!\register|Mux9~2_combout  & (\register|reg_storage [822])))) # (!\rr1[0]~reg0_q  & (\register|Mux9~2_combout ))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux9~2_combout ),
	.datac(\register|reg_storage [822]),
	.datad(\register|reg_storage [950]),
	.cin(gnd),
	.combout(\register|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~3 .lut_mask = 16'hEC64;
defparam \register|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneive_lcell_comb \register|Mux9~6 (
// Equation(s):
// \register|Mux9~6_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|Mux9~3_combout )))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & (\register|Mux9~5_combout )))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux9~5_combout ),
	.datad(\register|Mux9~3_combout ),
	.cin(gnd),
	.combout(\register|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~6 .lut_mask = 16'hBA98;
defparam \register|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \register|Mux9~7 (
// Equation(s):
// \register|Mux9~7_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [886]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [854] & ((!\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [854]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [886]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~7 .lut_mask = 16'hCCE2;
defparam \register|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \register|Mux9~8 (
// Equation(s):
// \register|Mux9~8_combout  = (\rr1[2]~reg0_q  & ((\register|Mux9~7_combout  & (\register|reg_storage [1014])) # (!\register|Mux9~7_combout  & ((\register|reg_storage [988]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux9~7_combout ))))

	.dataa(\register|reg_storage [1014]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux9~7_combout ),
	.datad(\register|reg_storage [988]),
	.cin(gnd),
	.combout(\register|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~8 .lut_mask = 16'hBCB0;
defparam \register|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N30
cycloneive_lcell_comb \register|Mux9~9 (
// Equation(s):
// \register|Mux9~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux9~6_combout  & ((\register|Mux9~8_combout ))) # (!\register|Mux9~6_combout  & (\register|Mux9~1_combout )))) # (!\rr1[1]~reg0_q  & (((\register|Mux9~6_combout ))))

	.dataa(\register|Mux9~1_combout ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux9~6_combout ),
	.datad(\register|Mux9~8_combout ),
	.cin(gnd),
	.combout(\register|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~9 .lut_mask = 16'hF838;
defparam \register|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneive_lcell_comb \register|Mux9~10 (
// Equation(s):
// \register|Mux9~10_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [406]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [150]))))

	.dataa(\register|reg_storage [150]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [406]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~10 .lut_mask = 16'hFC22;
defparam \register|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneive_lcell_comb \register|Mux9~11 (
// Equation(s):
// \register|Mux9~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux9~10_combout  & (\register|reg_storage [470])) # (!\register|Mux9~10_combout  & ((\register|reg_storage [214]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux9~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [470]),
	.datac(\register|reg_storage [214]),
	.datad(\register|Mux9~10_combout ),
	.cin(gnd),
	.combout(\register|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~11 .lut_mask = 16'hDDA0;
defparam \register|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneive_lcell_comb \register|Mux9~17 (
// Equation(s):
// \register|Mux9~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [246]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [182]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [182]),
	.datac(\register|reg_storage [246]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~17 .lut_mask = 16'hFA44;
defparam \register|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N2
cycloneive_lcell_comb \register|Mux9~18 (
// Equation(s):
// \register|Mux9~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux9~17_combout  & (\register|reg_storage [502])) # (!\register|Mux9~17_combout  & ((\register|reg_storage [438]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux9~17_combout ))))

	.dataa(\register|reg_storage [502]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [438]),
	.datad(\register|Mux9~17_combout ),
	.cin(gnd),
	.combout(\register|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~18 .lut_mask = 16'hBBC0;
defparam \register|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N30
cycloneive_lcell_comb \register|Mux9~14 (
// Equation(s):
// \register|Mux9~14_combout  = (\rr1[3]~reg0_q  & (((\register|reg_storage [278]) # (\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [22] & ((!\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [22]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [278]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~14 .lut_mask = 16'hCCE2;
defparam \register|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N12
cycloneive_lcell_comb \register|Mux9~15 (
// Equation(s):
// \register|Mux9~15_combout  = (\register|Mux9~14_combout  & ((\register|reg_storage [342]) # ((!\rr1[1]~reg0_q )))) # (!\register|Mux9~14_combout  & (((\register|reg_storage [86] & \rr1[1]~reg0_q ))))

	.dataa(\register|Mux9~14_combout ),
	.datab(\register|reg_storage [342]),
	.datac(\register|reg_storage [86]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~15 .lut_mask = 16'hD8AA;
defparam \register|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N4
cycloneive_lcell_comb \register|Mux9~12 (
// Equation(s):
// \register|Mux9~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [118]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [54]))))

	.dataa(\register|reg_storage [54]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [118]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~12 .lut_mask = 16'hFC22;
defparam \register|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N20
cycloneive_lcell_comb \register|Mux9~13 (
// Equation(s):
// \register|Mux9~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux9~12_combout  & (\register|reg_storage [374])) # (!\register|Mux9~12_combout  & ((\register|reg_storage [310]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux9~12_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [374]),
	.datac(\register|reg_storage [310]),
	.datad(\register|Mux9~12_combout ),
	.cin(gnd),
	.combout(\register|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~13 .lut_mask = 16'hDDA0;
defparam \register|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneive_lcell_comb \register|Mux9~16 (
// Equation(s):
// \register|Mux9~16_combout  = (\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q ) # ((\register|Mux9~13_combout )))) # (!\rr1[0]~reg0_q  & (!\rr1[2]~reg0_q  & (\register|Mux9~15_combout )))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux9~15_combout ),
	.datad(\register|Mux9~13_combout ),
	.cin(gnd),
	.combout(\register|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~16 .lut_mask = 16'hBA98;
defparam \register|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
cycloneive_lcell_comb \register|Mux9~19 (
// Equation(s):
// \register|Mux9~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux9~16_combout  & ((\register|Mux9~18_combout ))) # (!\register|Mux9~16_combout  & (\register|Mux9~11_combout )))) # (!\rr1[2]~reg0_q  & (((\register|Mux9~16_combout ))))

	.dataa(\register|Mux9~11_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux9~18_combout ),
	.datad(\register|Mux9~16_combout ),
	.cin(gnd),
	.combout(\register|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~19 .lut_mask = 16'hF388;
defparam \register|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N22
cycloneive_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux9~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux9~19_combout )))))

	.dataa(\register|Mux9~9_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\register|Mux9~19_combout ),
	.cin(gnd),
	.combout(\Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector105~0 .lut_mask = 16'hB080;
defparam \Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N23
dffeas \r1[22]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector105~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[22]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[22]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[22]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N2
cycloneive_lcell_comb \my_alu|SRL_2~25 (
// Equation(s):
// \my_alu|SRL_2~25_combout  = (\r2[1]~reg0_q  & ((\r1[24]~reg0_Duplicate_1_q ))) # (!\r2[1]~reg0_q  & (\r1[22]~reg0_Duplicate_1_q ))

	.dataa(\r1[22]~reg0_Duplicate_1_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(gnd),
	.datad(\r1[24]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~25 .lut_mask = 16'hEE22;
defparam \my_alu|SRL_2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N30
cycloneive_lcell_comb \my_alu|SRL_2~26 (
// Equation(s):
// \my_alu|SRL_2~26_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~25_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~2_combout )))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\my_alu|SRL_2~25_combout ),
	.datad(\my_alu|SRL_2~2_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~26 .lut_mask = 16'hF3C0;
defparam \my_alu|SRL_2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N16
cycloneive_lcell_comb \my_alu|SRL_2~31 (
// Equation(s):
// \my_alu|SRL_2~31_combout  = (\r2[0]~reg0_q  & ((\my_alu|SRL_2~29_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~5_combout ))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~5_combout ),
	.datac(\my_alu|SRL_2~29_combout ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~31 .lut_mask = 16'hF0CC;
defparam \my_alu|SRL_2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
cycloneive_lcell_comb \my_alu|SRL_4~8 (
// Equation(s):
// \my_alu|SRL_4~8_combout  = (\r2[2]~reg0_q  & ((\my_alu|SRL_2~31_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~26_combout ))

	.dataa(\my_alu|SRL_2~26_combout ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~31_combout ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~8 .lut_mask = 16'hF0AA;
defparam \my_alu|SRL_4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N6
cycloneive_lcell_comb \my_alu|SRL_4~9 (
// Equation(s):
// \my_alu|SRL_4~9_combout  = (\r2[2]~reg0_q  & ((\my_alu|SRL_2~28_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~20_combout ))

	.dataa(gnd),
	.datab(\my_alu|SRL_2~20_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SRL_2~28_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~9 .lut_mask = 16'hFC0C;
defparam \my_alu|SRL_4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \my_alu|Selector19~7 (
// Equation(s):
// \my_alu|Selector19~7_combout  = (\my_alu|Selector20~1_combout  & ((\my_alu|SRL_4~8_combout ) # ((\my_alu|Selector20~0_combout )))) # (!\my_alu|Selector20~1_combout  & (((\my_alu|SRL_4~9_combout  & !\my_alu|Selector20~0_combout ))))

	.dataa(\my_alu|Selector20~1_combout ),
	.datab(\my_alu|SRL_4~8_combout ),
	.datac(\my_alu|SRL_4~9_combout ),
	.datad(\my_alu|Selector20~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector19~7 .lut_mask = 16'hAAD8;
defparam \my_alu|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \my_alu|Selector19~0 (
// Equation(s):
// \my_alu|Selector19~0_combout  = (\alu_control[0]~reg0_q  & (\r2[13]~reg0_q  $ (\r1[13]~reg0_Duplicate_2_q )))

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\r2[13]~reg0_q ),
	.datad(\r1[13]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector19~0 .lut_mask = 16'h0CC0;
defparam \my_alu|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneive_lcell_comb \my_alu|Selector19~3 (
// Equation(s):
// \my_alu|Selector19~3_combout  = (\alu_control[0]~reg0_q  & (\my_alu|Add0~26_combout  & ((\alu_control[1]~reg0_q )))) # (!\alu_control[0]~reg0_q  & (((\my_alu|Add1~26_combout ) # (!\alu_control[1]~reg0_q ))))

	.dataa(\my_alu|Add0~26_combout ),
	.datab(\my_alu|Add1~26_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector19~3 .lut_mask = 16'hAC0F;
defparam \my_alu|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \my_alu|Selector19~4 (
// Equation(s):
// \my_alu|Selector19~4_combout  = (\r1[13]~reg0_Duplicate_2_q  & ((\my_alu|Selector19~3_combout ) # ((\r2[13]~reg0_q  & !\alu_control[1]~reg0_q )))) # (!\r1[13]~reg0_Duplicate_2_q  & (\my_alu|Selector19~3_combout  & ((\r2[13]~reg0_q ) # 
// (\alu_control[1]~reg0_q ))))

	.dataa(\r1[13]~reg0_Duplicate_2_q ),
	.datab(\my_alu|Selector19~3_combout ),
	.datac(\r2[13]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector19~4 .lut_mask = 16'hCCE8;
defparam \my_alu|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
cycloneive_lcell_comb \my_alu|SRL_8~58 (
// Equation(s):
// \my_alu|SRL_8~58_combout  = (!\r2[2]~reg0_q  & (!\r2[3]~reg0_q  & \my_alu|SRL_2~30_combout ))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|SRL_2~30_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~58 .lut_mask = 16'h1100;
defparam \my_alu|SRL_8~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N26
cycloneive_lcell_comb \my_alu|SLL_8~16 (
// Equation(s):
// \my_alu|SLL_8~16_combout  = (\r2[3]~reg0_q  & ((\my_alu|SLL_8~5_combout ))) # (!\r2[3]~reg0_q  & (\my_alu|SLL_4~7_combout ))

	.dataa(gnd),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SLL_4~7_combout ),
	.datad(\my_alu|SLL_8~5_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~16 .lut_mask = 16'hFC30;
defparam \my_alu|SLL_8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \my_alu|Selector19~1 (
// Equation(s):
// \my_alu|Selector19~1_combout  = (\my_alu|Selector20~3_combout  & ((\alu_control[0]~reg0_q  & (\my_alu|SRL_8~58_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|SLL_8~16_combout ))))) # (!\my_alu|Selector20~3_combout  & (\alu_control[0]~reg0_q ))

	.dataa(\my_alu|Selector20~3_combout ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\my_alu|SRL_8~58_combout ),
	.datad(\my_alu|SLL_8~16_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector19~1 .lut_mask = 16'hE6C4;
defparam \my_alu|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \my_alu|Selector19~2 (
// Equation(s):
// \my_alu|Selector19~2_combout  = (\my_alu|Selector19~1_combout  & ((\alu_control[1]~reg0_q ) # ((\my_alu|Mult0|auto_generated|w513w [13])))) # (!\my_alu|Selector19~1_combout  & (!\alu_control[1]~reg0_q  & (\r2[1]~reg0_q )))

	.dataa(\my_alu|Selector19~1_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|w513w [13]),
	.cin(gnd),
	.combout(\my_alu|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector19~2 .lut_mask = 16'hBA98;
defparam \my_alu|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \my_alu|Selector19~5 (
// Equation(s):
// \my_alu|Selector19~5_combout  = (\my_alu|Selector20~8_combout  & (((\my_alu|Selector19~2_combout  & \my_alu|Selector30~4_combout )))) # (!\my_alu|Selector20~8_combout  & ((\my_alu|Selector19~4_combout ) # ((!\my_alu|Selector30~4_combout ))))

	.dataa(\my_alu|Selector20~8_combout ),
	.datab(\my_alu|Selector19~4_combout ),
	.datac(\my_alu|Selector19~2_combout ),
	.datad(\my_alu|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector19~5 .lut_mask = 16'hE455;
defparam \my_alu|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \my_alu|SLL_8~15 (
// Equation(s):
// \my_alu|SLL_8~15_combout  = (\r2[2]~reg0_q ) # ((\r2[3]~reg0_q ) # (\r2[1]~reg0_q ))

	.dataa(gnd),
	.datab(\r2[2]~reg0_q ),
	.datac(\r2[3]~reg0_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~15 .lut_mask = 16'hFFFC;
defparam \my_alu|SLL_8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \my_alu|SRL_8~48 (
// Equation(s):
// \my_alu|SRL_8~48_combout  = (\my_alu|SLL_8~15_combout  & ((\r1[31]~reg0_Duplicate_1_q ))) # (!\my_alu|SLL_8~15_combout  & (\my_alu|SRL_1~5_combout ))

	.dataa(\my_alu|SRL_1~5_combout ),
	.datab(gnd),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\my_alu|SLL_8~15_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~48 .lut_mask = 16'hF0AA;
defparam \my_alu|SRL_8~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \my_alu|Selector19~6 (
// Equation(s):
// \my_alu|Selector19~6_combout  = (\my_alu|Selector19~5_combout  & ((\my_alu|Selector19~0_combout ) # ((!\my_alu|Selector30~0_combout )))) # (!\my_alu|Selector19~5_combout  & (((\my_alu|SRL_8~48_combout  & \my_alu|Selector30~0_combout ))))

	.dataa(\my_alu|Selector19~0_combout ),
	.datab(\my_alu|Selector19~5_combout ),
	.datac(\my_alu|SRL_8~48_combout ),
	.datad(\my_alu|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector19~6 .lut_mask = 16'hB8CC;
defparam \my_alu|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \my_alu|Selector19~8 (
// Equation(s):
// \my_alu|Selector19~8_combout  = (\my_alu|Selector19~7_combout  & (((\my_alu|Add2~2_combout )) # (!\my_alu|Selector20~0_combout ))) # (!\my_alu|Selector19~7_combout  & (\my_alu|Selector20~0_combout  & (\my_alu|Selector19~6_combout )))

	.dataa(\my_alu|Selector19~7_combout ),
	.datab(\my_alu|Selector20~0_combout ),
	.datac(\my_alu|Selector19~6_combout ),
	.datad(\my_alu|Add2~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector19~8 .lut_mask = 16'hEA62;
defparam \my_alu|Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \my_alu|result[13] (
// Equation(s):
// \my_alu|result [13] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [13])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector19~8_combout )))

	.dataa(\my_alu|result [13]),
	.datab(gnd),
	.datac(\my_alu|Selector19~8_combout ),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [13]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[13] .lut_mask = 16'hAAF0;
defparam \my_alu|result[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (\my_alu|result [13]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [13]),
	.cin(gnd),
	.combout(\Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = 16'hFF33;
defparam \Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N25
dffeas \wd[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector56~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[13]~reg0 .is_wysiwyg = "true";
defparam \wd[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \register|reg_storage[877]~feeder (
// Equation(s):
// \register|reg_storage[877]~feeder_combout  = \wd[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[13]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[877]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[877]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[877]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N13
dffeas \register|reg_storage[877] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[877]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [877]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[877] .is_wysiwyg = "true";
defparam \register|reg_storage[877] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \register|Mux18~7 (
// Equation(s):
// \register|Mux18~7_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [979]) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|reg_storage [845] & !\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [979]),
	.datab(\register|reg_storage [845]),
	.datac(\rr1[2]~reg0_q ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~7 .lut_mask = 16'hF0AC;
defparam \register|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \register|Mux18~8 (
// Equation(s):
// \register|Mux18~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux18~7_combout  & ((\register|reg_storage [1005]))) # (!\register|Mux18~7_combout  & (\register|reg_storage [877])))) # (!\rr1[0]~reg0_q  & (((\register|Mux18~7_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [877]),
	.datac(\register|reg_storage [1005]),
	.datad(\register|Mux18~7_combout ),
	.cin(gnd),
	.combout(\register|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~8 .lut_mask = 16'hF588;
defparam \register|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneive_lcell_comb \register|Mux18~0 (
// Equation(s):
// \register|Mux18~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [813]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [781]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [781]),
	.datac(\register|reg_storage [813]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~0 .lut_mask = 16'hFA44;
defparam \register|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cycloneive_lcell_comb \register|Mux18~1 (
// Equation(s):
// \register|Mux18~1_combout  = (\register|Mux18~0_combout  & (((\register|reg_storage [941]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux18~0_combout  & (\register|reg_storage [909] & ((\rr1[2]~reg0_q ))))

	.dataa(\register|Mux18~0_combout ),
	.datab(\register|reg_storage [909]),
	.datac(\register|reg_storage [941]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~1 .lut_mask = 16'hE4AA;
defparam \register|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \register|Mux18~2 (
// Equation(s):
// \register|Mux18~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [717])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [589])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [717]),
	.datac(\register|reg_storage [589]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~2 .lut_mask = 16'hEE50;
defparam \register|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneive_lcell_comb \register|Mux18~3 (
// Equation(s):
// \register|Mux18~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux18~2_combout  & (\register|reg_storage [749])) # (!\register|Mux18~2_combout  & ((\register|reg_storage [621]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux18~2_combout ))))

	.dataa(\register|reg_storage [749]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [621]),
	.datad(\register|Mux18~2_combout ),
	.cin(gnd),
	.combout(\register|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~3 .lut_mask = 16'hBBC0;
defparam \register|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \register|Mux18~4 (
// Equation(s):
// \register|Mux18~4_combout  = (\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q ) # ((\register|reg_storage [557])))) # (!\rr1[0]~reg0_q  & (!\rr1[2]~reg0_q  & ((\register|reg_storage [525]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [557]),
	.datad(\register|reg_storage [525]),
	.cin(gnd),
	.combout(\register|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~4 .lut_mask = 16'hB9A8;
defparam \register|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneive_lcell_comb \register|Mux18~5 (
// Equation(s):
// \register|Mux18~5_combout  = (\register|Mux18~4_combout  & (((\register|reg_storage [685]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux18~4_combout  & (\register|reg_storage [653] & ((\rr1[2]~reg0_q ))))

	.dataa(\register|Mux18~4_combout ),
	.datab(\register|reg_storage [653]),
	.datac(\register|reg_storage [685]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~5 .lut_mask = 16'hE4AA;
defparam \register|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cycloneive_lcell_comb \register|Mux18~6 (
// Equation(s):
// \register|Mux18~6_combout  = (\rr1[3]~reg0_q  & (\rr1[1]~reg0_q )) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|Mux18~3_combout )) # (!\rr1[1]~reg0_q  & ((\register|Mux18~5_combout )))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux18~3_combout ),
	.datad(\register|Mux18~5_combout ),
	.cin(gnd),
	.combout(\register|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~6 .lut_mask = 16'hD9C8;
defparam \register|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneive_lcell_comb \register|Mux18~9 (
// Equation(s):
// \register|Mux18~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux18~6_combout  & (\register|Mux18~8_combout )) # (!\register|Mux18~6_combout  & ((\register|Mux18~1_combout ))))) # (!\rr1[3]~reg0_q  & (((\register|Mux18~6_combout ))))

	.dataa(\register|Mux18~8_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux18~1_combout ),
	.datad(\register|Mux18~6_combout ),
	.cin(gnd),
	.combout(\register|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~9 .lut_mask = 16'hBBC0;
defparam \register|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N28
cycloneive_lcell_comb \register|Mux18~10 (
// Equation(s):
// \register|Mux18~10_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [301]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [45] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [301]),
	.datab(\register|reg_storage [45]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~10 .lut_mask = 16'hF0AC;
defparam \register|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
cycloneive_lcell_comb \register|Mux18~11 (
// Equation(s):
// \register|Mux18~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux18~10_combout  & (\register|reg_storage [365])) # (!\register|Mux18~10_combout  & ((\register|reg_storage [109]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux18~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [365]),
	.datac(\register|reg_storage [109]),
	.datad(\register|Mux18~10_combout ),
	.cin(gnd),
	.combout(\register|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~11 .lut_mask = 16'hDDA0;
defparam \register|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneive_lcell_comb \register|Mux18~17 (
// Equation(s):
// \register|Mux18~17_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [429]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [173] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [429]),
	.datab(\register|reg_storage [173]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~17 .lut_mask = 16'hF0AC;
defparam \register|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
cycloneive_lcell_comb \register|Mux18~18 (
// Equation(s):
// \register|Mux18~18_combout  = (\register|Mux18~17_combout  & ((\register|reg_storage [493]) # ((!\rr1[1]~reg0_q )))) # (!\register|Mux18~17_combout  & (((\register|reg_storage [237] & \rr1[1]~reg0_q ))))

	.dataa(\register|Mux18~17_combout ),
	.datab(\register|reg_storage [493]),
	.datac(\register|reg_storage [237]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~18 .lut_mask = 16'hD8AA;
defparam \register|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N2
cycloneive_lcell_comb \register|Mux18~14 (
// Equation(s):
// \register|Mux18~14_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [77]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [13]))))

	.dataa(\register|reg_storage [13]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [77]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~14 .lut_mask = 16'hFC22;
defparam \register|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
cycloneive_lcell_comb \register|Mux18~15 (
// Equation(s):
// \register|Mux18~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux18~14_combout  & (\register|reg_storage [333])) # (!\register|Mux18~14_combout  & ((\register|reg_storage [269]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux18~14_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [333]),
	.datac(\register|reg_storage [269]),
	.datad(\register|Mux18~14_combout ),
	.cin(gnd),
	.combout(\register|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~15 .lut_mask = 16'hDDA0;
defparam \register|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneive_lcell_comb \register|Mux18~12 (
// Equation(s):
// \register|Mux18~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [205]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [141]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [141]),
	.datac(\register|reg_storage [205]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~12 .lut_mask = 16'hFA44;
defparam \register|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneive_lcell_comb \register|Mux18~13 (
// Equation(s):
// \register|Mux18~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux18~12_combout  & (\register|reg_storage [461])) # (!\register|Mux18~12_combout  & ((\register|reg_storage [397]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux18~12_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [461]),
	.datac(\register|reg_storage [397]),
	.datad(\register|Mux18~12_combout ),
	.cin(gnd),
	.combout(\register|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~13 .lut_mask = 16'hDDA0;
defparam \register|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
cycloneive_lcell_comb \register|Mux18~16 (
// Equation(s):
// \register|Mux18~16_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|Mux18~13_combout ))) # (!\rr1[2]~reg0_q  & (\register|Mux18~15_combout ))))

	.dataa(\register|Mux18~15_combout ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux18~13_combout ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~16 .lut_mask = 16'hFC22;
defparam \register|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
cycloneive_lcell_comb \register|Mux18~19 (
// Equation(s):
// \register|Mux18~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux18~16_combout  & ((\register|Mux18~18_combout ))) # (!\register|Mux18~16_combout  & (\register|Mux18~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux18~16_combout ))))

	.dataa(\register|Mux18~11_combout ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux18~18_combout ),
	.datad(\register|Mux18~16_combout ),
	.cin(gnd),
	.combout(\register|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~19 .lut_mask = 16'hF388;
defparam \register|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneive_lcell_comb \Selector114~0 (
// Equation(s):
// \Selector114~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux18~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux18~19_combout )))))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(\register|Mux18~9_combout ),
	.datad(\register|Mux18~19_combout ),
	.cin(gnd),
	.combout(\Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector114~0 .lut_mask = 16'hC480;
defparam \Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N21
dffeas \r1[13]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector114~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[13]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[13]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[13]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneive_lcell_comb \my_alu|SRL_2~43 (
// Equation(s):
// \my_alu|SRL_2~43_combout  = (\r2[1]~reg0_q  & ((\r1[13]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[11]~reg0_Duplicate_2_q ))

	.dataa(\r2[1]~reg0_q ),
	.datab(gnd),
	.datac(\r1[11]~reg0_Duplicate_2_q ),
	.datad(\r1[13]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~43 .lut_mask = 16'hFA50;
defparam \my_alu|SRL_2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneive_lcell_comb \my_alu|SRL_2~50 (
// Equation(s):
// \my_alu|SRL_2~50_combout  = (\r2[0]~reg0_q  & ((\my_alu|SRL_2~14_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SRL_2~43_combout ))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~43_combout ),
	.datad(\my_alu|SRL_2~14_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~50 .lut_mask = 16'hFA50;
defparam \my_alu|SRL_2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N10
cycloneive_lcell_comb \my_alu|SRL_4~5 (
// Equation(s):
// \my_alu|SRL_4~5_combout  = (\r2[2]~reg0_q  & ((\my_alu|SRL_2~49_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~50_combout ))

	.dataa(gnd),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~50_combout ),
	.datad(\my_alu|SRL_2~49_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~5 .lut_mask = 16'hFC30;
defparam \my_alu|SRL_4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \my_alu|Selector22~0 (
// Equation(s):
// \my_alu|Selector22~0_combout  = (\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & (\my_alu|SRL_2~51_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SRL_2~47_combout )))))

	.dataa(\my_alu|SRL_2~51_combout ),
	.datab(\my_alu|SRL_2~47_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~0 .lut_mask = 16'hAC00;
defparam \my_alu|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \my_alu|Selector22~1 (
// Equation(s):
// \my_alu|Selector22~1_combout  = (!\my_alu|Selector30~8_combout  & ((\my_alu|Selector22~0_combout ) # ((!\r2[3]~reg0_q  & \my_alu|SRL_4~5_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|Selector30~8_combout ),
	.datac(\my_alu|SRL_4~5_combout ),
	.datad(\my_alu|Selector22~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~1 .lut_mask = 16'h3310;
defparam \my_alu|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \my_alu|Selector22~4 (
// Equation(s):
// \my_alu|Selector22~4_combout  = (\alu_control[0]~reg0_q  & (\alu_control[1]~reg0_q  & ((\my_alu|Add0~22_combout )))) # (!\alu_control[0]~reg0_q  & (((\my_alu|Add1~22_combout )) # (!\alu_control[1]~reg0_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Add1~22_combout ),
	.datad(\my_alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~4 .lut_mask = 16'hD951;
defparam \my_alu|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \my_alu|Selector22~5 (
// Equation(s):
// \my_alu|Selector22~5_combout  = (\r1[11]~reg0_Duplicate_2_q  & ((\my_alu|Selector22~4_combout ) # ((\r2[11]~reg0_q  & !\alu_control[1]~reg0_q )))) # (!\r1[11]~reg0_Duplicate_2_q  & (\my_alu|Selector22~4_combout  & ((\r2[11]~reg0_q ) # 
// (\alu_control[1]~reg0_q ))))

	.dataa(\r1[11]~reg0_Duplicate_2_q ),
	.datab(\my_alu|Selector22~4_combout ),
	.datac(\r2[11]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~5 .lut_mask = 16'hCCE8;
defparam \my_alu|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \my_alu|Selector22~3 (
// Equation(s):
// \my_alu|Selector22~3_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [11])

	.dataa(\alu_control[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_alu|Mult0|auto_generated|w513w [11]),
	.cin(gnd),
	.combout(\my_alu|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~3 .lut_mask = 16'hAA00;
defparam \my_alu|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \my_alu|Selector22~6 (
// Equation(s):
// \my_alu|Selector22~6_combout  = (\my_alu|Selector30~2_combout  & ((\my_alu|Selector30~3_combout  & ((\my_alu|Selector22~3_combout ))) # (!\my_alu|Selector30~3_combout  & (\my_alu|Selector22~5_combout )))) # (!\my_alu|Selector30~2_combout  & 
// (!\my_alu|Selector30~3_combout ))

	.dataa(\my_alu|Selector30~2_combout ),
	.datab(\my_alu|Selector30~3_combout ),
	.datac(\my_alu|Selector22~5_combout ),
	.datad(\my_alu|Selector22~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~6 .lut_mask = 16'hB931;
defparam \my_alu|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \my_alu|Selector22~7 (
// Equation(s):
// \my_alu|Selector22~7_combout  = (\my_alu|Selector22~6_combout  & (((\my_alu|SRL_8~46_combout ) # (!\my_alu|Selector30~1_combout )))) # (!\my_alu|Selector22~6_combout  & (\my_alu|SLL_8~13_combout  & (\my_alu|Selector30~1_combout )))

	.dataa(\my_alu|Selector22~6_combout ),
	.datab(\my_alu|SLL_8~13_combout ),
	.datac(\my_alu|Selector30~1_combout ),
	.datad(\my_alu|SRL_8~46_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector22~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~7 .lut_mask = 16'hEA4A;
defparam \my_alu|Selector22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \my_alu|Selector22~8 (
// Equation(s):
// \my_alu|Selector22~8_combout  = (\my_alu|Selector30~4_combout  & ((\my_alu|Selector30~5_combout  & ((\r1[11]~reg0_Duplicate_2_q ))) # (!\my_alu|Selector30~5_combout  & (\my_alu|Selector22~7_combout )))) # (!\my_alu|Selector30~4_combout  & 
// (((!\my_alu|Selector30~5_combout ))))

	.dataa(\my_alu|Selector22~7_combout ),
	.datab(\my_alu|Selector30~4_combout ),
	.datac(\r1[11]~reg0_Duplicate_2_q ),
	.datad(\my_alu|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector22~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~8 .lut_mask = 16'hC0BB;
defparam \my_alu|Selector22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \my_alu|Selector22~2 (
// Equation(s):
// \my_alu|Selector22~2_combout  = (\alu_control[0]~reg0_q  & (\r1[11]~reg0_Duplicate_2_q  $ (\r2[11]~reg0_q )))

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\r1[11]~reg0_Duplicate_2_q ),
	.datad(\r2[11]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~2 .lut_mask = 16'h0CC0;
defparam \my_alu|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \my_alu|Selector22~9 (
// Equation(s):
// \my_alu|Selector22~9_combout  = (\my_alu|Selector22~8_combout  & (((\my_alu|Selector22~2_combout ) # (!\my_alu|Selector30~0_combout )))) # (!\my_alu|Selector22~8_combout  & (\my_alu|SRL_8~56_combout  & (\my_alu|Selector30~0_combout )))

	.dataa(\my_alu|SRL_8~56_combout ),
	.datab(\my_alu|Selector22~8_combout ),
	.datac(\my_alu|Selector30~0_combout ),
	.datad(\my_alu|Selector22~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector22~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~9 .lut_mask = 16'hEC2C;
defparam \my_alu|Selector22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \my_alu|Selector22~10 (
// Equation(s):
// \my_alu|Selector22~10_combout  = (\my_alu|Selector22~1_combout ) # ((\my_alu|Selector22~9_combout  & \my_alu|Selector30~8_combout ))

	.dataa(gnd),
	.datab(\my_alu|Selector22~1_combout ),
	.datac(\my_alu|Selector22~9_combout ),
	.datad(\my_alu|Selector30~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector22~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector22~10 .lut_mask = 16'hFCCC;
defparam \my_alu|Selector22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \my_alu|result[11] (
// Equation(s):
// \my_alu|result [11] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [11]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector22~10_combout ))

	.dataa(\my_alu|Selector22~10_combout ),
	.datab(gnd),
	.datac(\my_alu|WideOr0~1clkctrl_outclk ),
	.datad(\my_alu|result [11]),
	.cin(gnd),
	.combout(\my_alu|result [11]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[11] .lut_mask = 16'hFA0A;
defparam \my_alu|result[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = (\my_alu|result [11]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [11]),
	.cin(gnd),
	.combout(\Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = 16'hFF33;
defparam \Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N21
dffeas \wd[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector58~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[11]~reg0 .is_wysiwyg = "true";
defparam \wd[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N26
cycloneive_lcell_comb \register|reg_storage[107]~feeder (
// Equation(s):
// \register|reg_storage[107]~feeder_combout  = \wd[11]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[11]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[107]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y19_N27
dffeas \register|reg_storage[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [107]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[107] .is_wysiwyg = "true";
defparam \register|reg_storage[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N16
cycloneive_lcell_comb \register|Mux20~10 (
// Equation(s):
// \register|Mux20~10_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [299]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [43]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [43]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|reg_storage [299]),
	.cin(gnd),
	.combout(\register|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~10 .lut_mask = 16'hF4A4;
defparam \register|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N22
cycloneive_lcell_comb \register|Mux20~11 (
// Equation(s):
// \register|Mux20~11_combout  = (\register|Mux20~10_combout  & (((\register|reg_storage [363]) # (!\rr1[1]~reg0_q )))) # (!\register|Mux20~10_combout  & (\register|reg_storage [107] & ((\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [107]),
	.datab(\register|reg_storage [363]),
	.datac(\register|Mux20~10_combout ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~11 .lut_mask = 16'hCAF0;
defparam \register|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
cycloneive_lcell_comb \register|Mux20~17 (
// Equation(s):
// \register|Mux20~17_combout  = (\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q ) # ((\register|reg_storage [427])))) # (!\rr1[3]~reg0_q  & (!\rr1[1]~reg0_q  & (\register|reg_storage [171])))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [171]),
	.datad(\register|reg_storage [427]),
	.cin(gnd),
	.combout(\register|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~17 .lut_mask = 16'hBA98;
defparam \register|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
cycloneive_lcell_comb \register|Mux20~18 (
// Equation(s):
// \register|Mux20~18_combout  = (\rr1[1]~reg0_q  & ((\register|Mux20~17_combout  & ((\register|reg_storage [491]))) # (!\register|Mux20~17_combout  & (\register|reg_storage [235])))) # (!\rr1[1]~reg0_q  & (((\register|Mux20~17_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [235]),
	.datac(\register|reg_storage [491]),
	.datad(\register|Mux20~17_combout ),
	.cin(gnd),
	.combout(\register|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~18 .lut_mask = 16'hF588;
defparam \register|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N16
cycloneive_lcell_comb \register|Mux20~14 (
// Equation(s):
// \register|Mux20~14_combout  = (\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q ) # ((\register|reg_storage [75])))) # (!\rr1[1]~reg0_q  & (!\rr1[3]~reg0_q  & (\register|reg_storage [11])))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [11]),
	.datad(\register|reg_storage [75]),
	.cin(gnd),
	.combout(\register|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~14 .lut_mask = 16'hBA98;
defparam \register|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N30
cycloneive_lcell_comb \register|Mux20~15 (
// Equation(s):
// \register|Mux20~15_combout  = (\rr1[3]~reg0_q  & ((\register|Mux20~14_combout  & ((\register|reg_storage [331]))) # (!\register|Mux20~14_combout  & (\register|reg_storage [267])))) # (!\rr1[3]~reg0_q  & (((\register|Mux20~14_combout ))))

	.dataa(\register|reg_storage [267]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [331]),
	.datad(\register|Mux20~14_combout ),
	.cin(gnd),
	.combout(\register|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~15 .lut_mask = 16'hF388;
defparam \register|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneive_lcell_comb \register|Mux20~12 (
// Equation(s):
// \register|Mux20~12_combout  = (\rr1[3]~reg0_q  & (\rr1[1]~reg0_q )) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [203]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [139]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [139]),
	.datad(\register|reg_storage [203]),
	.cin(gnd),
	.combout(\register|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~12 .lut_mask = 16'hDC98;
defparam \register|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
cycloneive_lcell_comb \register|Mux20~13 (
// Equation(s):
// \register|Mux20~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux20~12_combout  & ((\register|reg_storage [459]))) # (!\register|Mux20~12_combout  & (\register|reg_storage [395])))) # (!\rr1[3]~reg0_q  & (((\register|Mux20~12_combout ))))

	.dataa(\register|reg_storage [395]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [459]),
	.datad(\register|Mux20~12_combout ),
	.cin(gnd),
	.combout(\register|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~13 .lut_mask = 16'hF388;
defparam \register|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N10
cycloneive_lcell_comb \register|Mux20~16 (
// Equation(s):
// \register|Mux20~16_combout  = (\rr1[0]~reg0_q  & (\rr1[2]~reg0_q )) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|Mux20~13_combout ))) # (!\rr1[2]~reg0_q  & (\register|Mux20~15_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux20~15_combout ),
	.datad(\register|Mux20~13_combout ),
	.cin(gnd),
	.combout(\register|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~16 .lut_mask = 16'hDC98;
defparam \register|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneive_lcell_comb \register|Mux20~19 (
// Equation(s):
// \register|Mux20~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux20~16_combout  & ((\register|Mux20~18_combout ))) # (!\register|Mux20~16_combout  & (\register|Mux20~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux20~16_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux20~11_combout ),
	.datac(\register|Mux20~18_combout ),
	.datad(\register|Mux20~16_combout ),
	.cin(gnd),
	.combout(\register|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~19 .lut_mask = 16'hF588;
defparam \register|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneive_lcell_comb \register|Mux20~0 (
// Equation(s):
// \register|Mux20~0_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [811]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((!\rr1[2]~reg0_q  & \register|reg_storage [779]))))

	.dataa(\register|reg_storage [811]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\rr1[2]~reg0_q ),
	.datad(\register|reg_storage [779]),
	.cin(gnd),
	.combout(\register|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~0 .lut_mask = 16'hCBC8;
defparam \register|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneive_lcell_comb \register|Mux20~1 (
// Equation(s):
// \register|Mux20~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux20~0_combout  & (\register|reg_storage [939])) # (!\register|Mux20~0_combout  & ((\register|reg_storage [907]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux20~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [939]),
	.datac(\register|reg_storage [907]),
	.datad(\register|Mux20~0_combout ),
	.cin(gnd),
	.combout(\register|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~1 .lut_mask = 16'hDDA0;
defparam \register|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneive_lcell_comb \register|Mux20~7 (
// Equation(s):
// \register|Mux20~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [977])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [843])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [977]),
	.datac(\register|reg_storage [843]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~7 .lut_mask = 16'hEE50;
defparam \register|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \register|Mux20~8 (
// Equation(s):
// \register|Mux20~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux20~7_combout  & ((\register|reg_storage [1003]))) # (!\register|Mux20~7_combout  & (\register|reg_storage [875])))) # (!\rr1[0]~reg0_q  & (((\register|Mux20~7_combout ))))

	.dataa(\register|reg_storage [875]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [1003]),
	.datad(\register|Mux20~7_combout ),
	.cin(gnd),
	.combout(\register|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~8 .lut_mask = 16'hF388;
defparam \register|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneive_lcell_comb \register|Mux20~2 (
// Equation(s):
// \register|Mux20~2_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [715]) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|reg_storage [587] & !\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [715]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [587]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~2 .lut_mask = 16'hCCB8;
defparam \register|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \register|Mux20~3 (
// Equation(s):
// \register|Mux20~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux20~2_combout  & ((\register|reg_storage [747]))) # (!\register|Mux20~2_combout  & (\register|reg_storage [619])))) # (!\rr1[0]~reg0_q  & (((\register|Mux20~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [619]),
	.datac(\register|reg_storage [747]),
	.datad(\register|Mux20~2_combout ),
	.cin(gnd),
	.combout(\register|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~3 .lut_mask = 16'hF588;
defparam \register|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \register|Mux20~4 (
// Equation(s):
// \register|Mux20~4_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [555]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [523] & !\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [555]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [523]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~4 .lut_mask = 16'hCCB8;
defparam \register|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneive_lcell_comb \register|Mux20~5 (
// Equation(s):
// \register|Mux20~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux20~4_combout  & ((\register|reg_storage [683]))) # (!\register|Mux20~4_combout  & (\register|reg_storage [651])))) # (!\rr1[2]~reg0_q  & (((\register|Mux20~4_combout ))))

	.dataa(\register|reg_storage [651]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [683]),
	.datad(\register|Mux20~4_combout ),
	.cin(gnd),
	.combout(\register|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~5 .lut_mask = 16'hF388;
defparam \register|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cycloneive_lcell_comb \register|Mux20~6 (
// Equation(s):
// \register|Mux20~6_combout  = (\rr1[3]~reg0_q  & (\rr1[1]~reg0_q )) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|Mux20~3_combout )) # (!\rr1[1]~reg0_q  & ((\register|Mux20~5_combout )))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux20~3_combout ),
	.datad(\register|Mux20~5_combout ),
	.cin(gnd),
	.combout(\register|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~6 .lut_mask = 16'hD9C8;
defparam \register|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneive_lcell_comb \register|Mux20~9 (
// Equation(s):
// \register|Mux20~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux20~6_combout  & ((\register|Mux20~8_combout ))) # (!\register|Mux20~6_combout  & (\register|Mux20~1_combout )))) # (!\rr1[3]~reg0_q  & (((\register|Mux20~6_combout ))))

	.dataa(\register|Mux20~1_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux20~8_combout ),
	.datad(\register|Mux20~6_combout ),
	.cin(gnd),
	.combout(\register|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~9 .lut_mask = 16'hF388;
defparam \register|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneive_lcell_comb \Selector116~0 (
// Equation(s):
// \Selector116~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux20~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux20~19_combout ))))

	.dataa(\register|Mux20~19_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\register|Mux20~9_combout ),
	.cin(gnd),
	.combout(\Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~0 .lut_mask = 16'hE020;
defparam \Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \r1[11]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector116~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[11]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[11]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[11]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneive_lcell_comb \my_alu|SLL_2~19 (
// Equation(s):
// \my_alu|SLL_2~19_combout  = (\r2[1]~reg0_q  & ((\r1[9]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[11]~reg0_Duplicate_2_q ))

	.dataa(\r2[1]~reg0_q ),
	.datab(gnd),
	.datac(\r1[11]~reg0_Duplicate_2_q ),
	.datad(\r1[9]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~19 .lut_mask = 16'hFA50;
defparam \my_alu|SLL_2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneive_lcell_comb \my_alu|SLL_2~20 (
// Equation(s):
// \my_alu|SLL_2~20_combout  = (\r2[0]~reg0_q  & ((\my_alu|SLL_2~17_combout ))) # (!\r2[0]~reg0_q  & (\my_alu|SLL_2~19_combout ))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_2~19_combout ),
	.datad(\my_alu|SLL_2~17_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_2~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_2~20 .lut_mask = 16'hFA50;
defparam \my_alu|SLL_2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneive_lcell_comb \my_alu|SLL_4~10 (
// Equation(s):
// \my_alu|SLL_4~10_combout  = (\r2[2]~reg0_q  & (\my_alu|SLL_2~20_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SLL_2~27_combout )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_2~20_combout ),
	.datac(gnd),
	.datad(\my_alu|SLL_2~27_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_4~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_4~10 .lut_mask = 16'hDD88;
defparam \my_alu|SLL_4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \my_alu|SLL_8~19 (
// Equation(s):
// \my_alu|SLL_8~19_combout  = (\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & ((\my_alu|SLL_2~9_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~11_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SLL_2~11_combout ),
	.datad(\my_alu|SLL_2~9_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~19 .lut_mask = 16'hC840;
defparam \my_alu|SLL_8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_lcell_comb \my_alu|SLL_8~20 (
// Equation(s):
// \my_alu|SLL_8~20_combout  = (\my_alu|SLL_8~19_combout ) # ((!\r2[3]~reg0_q  & \my_alu|SLL_4~10_combout ))

	.dataa(\r2[3]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_4~10_combout ),
	.datad(\my_alu|SLL_8~19_combout ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~20 .lut_mask = 16'hFF50;
defparam \my_alu|SLL_8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N8
cycloneive_lcell_comb \my_alu|SLL_1~4 (
// Equation(s):
// \my_alu|SLL_1~4_combout  = (\r2[0]~reg0_q  & ((\r1[28]~reg0_Duplicate_1_q ))) # (!\r2[0]~reg0_q  & (\r1[29]~reg0_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\r1[29]~reg0_Duplicate_1_q ),
	.datac(\r1[28]~reg0_Duplicate_1_q ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_1~4 .lut_mask = 16'hF0CC;
defparam \my_alu|SLL_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N18
cycloneive_lcell_comb \my_alu|result~35 (
// Equation(s):
// \my_alu|result~35_combout  = (!\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & (\r1[30]~reg0_Duplicate_1_q )) # (!\r2[0]~reg0_q  & ((\r1[31]~reg0_Duplicate_1_q )))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[30]~reg0_Duplicate_1_q ),
	.datac(\r2[0]~reg0_q ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|result~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~35 .lut_mask = 16'h4540;
defparam \my_alu|result~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N24
cycloneive_lcell_comb \my_alu|result~36 (
// Equation(s):
// \my_alu|result~36_combout  = (!\r2[2]~reg0_q  & ((\my_alu|result~35_combout ) # ((\r2[1]~reg0_q  & \my_alu|SLL_1~4_combout ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\my_alu|SLL_1~4_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|result~35_combout ),
	.cin(gnd),
	.combout(\my_alu|result~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~36 .lut_mask = 16'h0F08;
defparam \my_alu|result~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \my_alu|result~37 (
// Equation(s):
// \my_alu|result~37_combout  = (!\r2[3]~reg0_q  & ((\my_alu|result~36_combout ) # ((\r2[2]~reg0_q  & \my_alu|SLL_2~52_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|result~36_combout ),
	.datad(\my_alu|SLL_2~52_combout ),
	.cin(gnd),
	.combout(\my_alu|result~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~37 .lut_mask = 16'h3230;
defparam \my_alu|result~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \my_alu|result~38 (
// Equation(s):
// \my_alu|result~38_combout  = (!\r2[4]~reg0_q  & ((\my_alu|result~37_combout ) # ((\my_alu|SLL_4~19_combout  & \r2[3]~reg0_q ))))

	.dataa(\my_alu|result~37_combout ),
	.datab(\my_alu|SLL_4~19_combout ),
	.datac(\r2[4]~reg0_q ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~38 .lut_mask = 16'h0E0A;
defparam \my_alu|result~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \my_alu|result~39 (
// Equation(s):
// \my_alu|result~39_combout  = (\my_alu|result~38_combout ) # ((\r2[4]~reg0_q  & \my_alu|SLL_8~20_combout ))

	.dataa(\r2[4]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SLL_8~20_combout ),
	.datad(\my_alu|result~38_combout ),
	.cin(gnd),
	.combout(\my_alu|result~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~39 .lut_mask = 16'hFFA0;
defparam \my_alu|result~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \my_alu|Selector1~0 (
// Equation(s):
// \my_alu|Selector1~0_combout  = (\alu_control[0]~reg0_q  & (\alu_control[1]~reg0_q  & (\my_alu|result~40_combout ))) # (!\alu_control[0]~reg0_q  & (((\my_alu|result~39_combout )) # (!\alu_control[1]~reg0_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|result~40_combout ),
	.datad(\my_alu|result~39_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector1~0 .lut_mask = 16'hD591;
defparam \my_alu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~22 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~22_combout  = (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT11  & (\my_alu|Mult0|auto_generated|op_2~21  & VCC)) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// (!\my_alu|Mult0|auto_generated|op_2~21 )))) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\my_alu|Mult0|auto_generated|op_2~21 )) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// ((\my_alu|Mult0|auto_generated|op_2~21 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_2~23  = CARRY((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT11  & !\my_alu|Mult0|auto_generated|op_2~21 )) # (!\my_alu|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((!\my_alu|Mult0|auto_generated|op_2~21 ) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~21 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~22_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~22 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~24 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~24_combout  = ((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\my_alu|Mult0|auto_generated|op_2~23 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_2~25  = CARRY((\my_alu|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\my_alu|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\my_alu|Mult0|auto_generated|op_2~23 ))) # (!\my_alu|Mult0|auto_generated|mac_out6~DATAOUT12  & 
// (\my_alu|Mult0|auto_generated|mac_out4~DATAOUT12  & !\my_alu|Mult0|auto_generated|op_2~23 )))

	.dataa(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_2~23 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~24_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_2~25 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~24 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_2~26 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_2~26_combout  = \my_alu|Mult0|auto_generated|mac_out4~DATAOUT13  $ (\my_alu|Mult0|auto_generated|op_2~25  $ (\my_alu|Mult0|auto_generated|mac_out6~DATAOUT13 ))

	.dataa(\my_alu|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_alu|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.cin(\my_alu|Mult0|auto_generated|op_2~25 ),
	.combout(\my_alu|Mult0|auto_generated|op_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_2~26 .lut_mask = 16'hA55A;
defparam \my_alu|Mult0|auto_generated|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~22_combout  = (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\my_alu|Mult0|auto_generated|op_2~22_combout  & (\my_alu|Mult0|auto_generated|op_1~21  & VCC)) # (!\my_alu|Mult0|auto_generated|op_2~22_combout  & 
// (!\my_alu|Mult0|auto_generated|op_1~21 )))) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\my_alu|Mult0|auto_generated|op_2~22_combout  & (!\my_alu|Mult0|auto_generated|op_1~21 )) # (!\my_alu|Mult0|auto_generated|op_2~22_combout  & 
// ((\my_alu|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \my_alu|Mult0|auto_generated|op_1~23  = CARRY((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\my_alu|Mult0|auto_generated|op_2~22_combout  & !\my_alu|Mult0|auto_generated|op_1~21 )) # (!\my_alu|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((!\my_alu|Mult0|auto_generated|op_1~21 ) # (!\my_alu|Mult0|auto_generated|op_2~22_combout ))))

	.dataa(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\my_alu|Mult0|auto_generated|op_2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~21 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~22_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \my_alu|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~24_combout  = ((\my_alu|Mult0|auto_generated|op_2~24_combout  $ (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\my_alu|Mult0|auto_generated|op_1~23 )))) # (GND)
// \my_alu|Mult0|auto_generated|op_1~25  = CARRY((\my_alu|Mult0|auto_generated|op_2~24_combout  & ((\my_alu|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\my_alu|Mult0|auto_generated|op_1~23 ))) # (!\my_alu|Mult0|auto_generated|op_2~24_combout  & 
// (\my_alu|Mult0|auto_generated|mac_out2~DATAOUT30  & !\my_alu|Mult0|auto_generated|op_1~23 )))

	.dataa(\my_alu|Mult0|auto_generated|op_2~24_combout ),
	.datab(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Mult0|auto_generated|op_1~23 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~24_combout ),
	.cout(\my_alu|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \my_alu|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
cycloneive_lcell_comb \my_alu|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \my_alu|Mult0|auto_generated|op_1~26_combout  = \my_alu|Mult0|auto_generated|mac_out2~DATAOUT31  $ (\my_alu|Mult0|auto_generated|op_1~25  $ (\my_alu|Mult0|auto_generated|op_2~26_combout ))

	.dataa(gnd),
	.datab(\my_alu|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(\my_alu|Mult0|auto_generated|op_2~26_combout ),
	.cin(\my_alu|Mult0|auto_generated|op_1~25 ),
	.combout(\my_alu|Mult0|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Mult0|auto_generated|op_1~26 .lut_mask = 16'hC33C;
defparam \my_alu|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneive_lcell_comb \my_alu|Selector1~1 (
// Equation(s):
// \my_alu|Selector1~1_combout  = (\my_alu|Selector1~0_combout  & ((\r2[19]~reg0_q ) # ((\alu_control[1]~reg0_q )))) # (!\my_alu|Selector1~0_combout  & (((!\alu_control[1]~reg0_q  & \my_alu|Mult0|auto_generated|op_1~26_combout ))))

	.dataa(\my_alu|Selector1~0_combout ),
	.datab(\r2[19]~reg0_q ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector1~1 .lut_mask = 16'hADA8;
defparam \my_alu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
cycloneive_lcell_comb \my_alu|Add2~34 (
// Equation(s):
// \my_alu|Add2~34_combout  = (\r1[29]~reg0_Duplicate_1_q  & ((\r2[17]~reg0_q  & (\my_alu|Add2~33  & VCC)) # (!\r2[17]~reg0_q  & (!\my_alu|Add2~33 )))) # (!\r1[29]~reg0_Duplicate_1_q  & ((\r2[17]~reg0_q  & (!\my_alu|Add2~33 )) # (!\r2[17]~reg0_q  & 
// ((\my_alu|Add2~33 ) # (GND)))))
// \my_alu|Add2~35  = CARRY((\r1[29]~reg0_Duplicate_1_q  & (!\r2[17]~reg0_q  & !\my_alu|Add2~33 )) # (!\r1[29]~reg0_Duplicate_1_q  & ((!\my_alu|Add2~33 ) # (!\r2[17]~reg0_q ))))

	.dataa(\r1[29]~reg0_Duplicate_1_q ),
	.datab(\r2[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~33 ),
	.combout(\my_alu|Add2~34_combout ),
	.cout(\my_alu|Add2~35 ));
// synopsys translate_off
defparam \my_alu|Add2~34 .lut_mask = 16'h9617;
defparam \my_alu|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
cycloneive_lcell_comb \my_alu|Add2~36 (
// Equation(s):
// \my_alu|Add2~36_combout  = ((\r2[18]~reg0_q  $ (\r1[30]~reg0_Duplicate_1_q  $ (!\my_alu|Add2~35 )))) # (GND)
// \my_alu|Add2~37  = CARRY((\r2[18]~reg0_q  & ((\r1[30]~reg0_Duplicate_1_q ) # (!\my_alu|Add2~35 ))) # (!\r2[18]~reg0_q  & (\r1[30]~reg0_Duplicate_1_q  & !\my_alu|Add2~35 )))

	.dataa(\r2[18]~reg0_q ),
	.datab(\r1[30]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add2~35 ),
	.combout(\my_alu|Add2~36_combout ),
	.cout(\my_alu|Add2~37 ));
// synopsys translate_off
defparam \my_alu|Add2~36 .lut_mask = 16'h698E;
defparam \my_alu|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
cycloneive_lcell_comb \my_alu|Add2~38 (
// Equation(s):
// \my_alu|Add2~38_combout  = \r2[19]~reg0_q  $ (\my_alu|Add2~37  $ (\r1[31]~reg0_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\r2[19]~reg0_q ),
	.datac(gnd),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(\my_alu|Add2~37 ),
	.combout(\my_alu|Add2~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Add2~38 .lut_mask = 16'hC33C;
defparam \my_alu|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneive_lcell_comb \my_alu|Selector1~6 (
// Equation(s):
// \my_alu|Selector1~6_combout  = (\alu_control[0]~reg0_q  & (\alu_control[1]~reg0_q  & \my_alu|Add2~38_combout ))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(gnd),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Add2~38_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector1~6 .lut_mask = 16'hA000;
defparam \my_alu|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N28
cycloneive_lcell_comb \my_alu|Add0~60 (
// Equation(s):
// \my_alu|Add0~60_combout  = ((\r1[30]~reg0_Duplicate_1_q  $ (\r2[30]~reg0_q  $ (!\my_alu|Add0~59 )))) # (GND)
// \my_alu|Add0~61  = CARRY((\r1[30]~reg0_Duplicate_1_q  & ((\r2[30]~reg0_q ) # (!\my_alu|Add0~59 ))) # (!\r1[30]~reg0_Duplicate_1_q  & (\r2[30]~reg0_q  & !\my_alu|Add0~59 )))

	.dataa(\r1[30]~reg0_Duplicate_1_q ),
	.datab(\r2[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~59 ),
	.combout(\my_alu|Add0~60_combout ),
	.cout(\my_alu|Add0~61 ));
// synopsys translate_off
defparam \my_alu|Add0~60 .lut_mask = 16'h698E;
defparam \my_alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N30
cycloneive_lcell_comb \my_alu|Add0~62 (
// Equation(s):
// \my_alu|Add0~62_combout  = \r1[31]~reg0_Duplicate_1_q  $ (\my_alu|Add0~61  $ (\r2[31]~reg0_q ))

	.dataa(gnd),
	.datab(\r1[31]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(\r2[31]~reg0_q ),
	.cin(\my_alu|Add0~61 ),
	.combout(\my_alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Add0~62 .lut_mask = 16'hC33C;
defparam \my_alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneive_lcell_comb \my_alu|Selector1~3 (
// Equation(s):
// \my_alu|Selector1~3_combout  = (\alu_control[1]~reg0_q  & (!\alu_control[0]~reg0_q )) # (!\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q  & \r2[31]~reg0_q )) # (!\alu_control[0]~reg0_q  & ((\r1[31]~reg0_Duplicate_1_q ) # 
// (\r2[31]~reg0_q )))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\r2[31]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector1~3 .lut_mask = 16'h7332;
defparam \my_alu|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N26
cycloneive_lcell_comb \my_alu|Add1~58 (
// Equation(s):
// \my_alu|Add1~58_combout  = (\r2[29]~reg0_q  & ((\r1[29]~reg0_Duplicate_1_q  & (!\my_alu|Add1~57 )) # (!\r1[29]~reg0_Duplicate_1_q  & ((\my_alu|Add1~57 ) # (GND))))) # (!\r2[29]~reg0_q  & ((\r1[29]~reg0_Duplicate_1_q  & (\my_alu|Add1~57  & VCC)) # 
// (!\r1[29]~reg0_Duplicate_1_q  & (!\my_alu|Add1~57 ))))
// \my_alu|Add1~59  = CARRY((\r2[29]~reg0_q  & ((!\my_alu|Add1~57 ) # (!\r1[29]~reg0_Duplicate_1_q ))) # (!\r2[29]~reg0_q  & (!\r1[29]~reg0_Duplicate_1_q  & !\my_alu|Add1~57 )))

	.dataa(\r2[29]~reg0_q ),
	.datab(\r1[29]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~57 ),
	.combout(\my_alu|Add1~58_combout ),
	.cout(\my_alu|Add1~59 ));
// synopsys translate_off
defparam \my_alu|Add1~58 .lut_mask = 16'h692B;
defparam \my_alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N28
cycloneive_lcell_comb \my_alu|Add1~60 (
// Equation(s):
// \my_alu|Add1~60_combout  = ((\r1[30]~reg0_Duplicate_1_q  $ (\r2[30]~reg0_q  $ (\my_alu|Add1~59 )))) # (GND)
// \my_alu|Add1~61  = CARRY((\r1[30]~reg0_Duplicate_1_q  & ((!\my_alu|Add1~59 ) # (!\r2[30]~reg0_q ))) # (!\r1[30]~reg0_Duplicate_1_q  & (!\r2[30]~reg0_q  & !\my_alu|Add1~59 )))

	.dataa(\r1[30]~reg0_Duplicate_1_q ),
	.datab(\r2[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add1~59 ),
	.combout(\my_alu|Add1~60_combout ),
	.cout(\my_alu|Add1~61 ));
// synopsys translate_off
defparam \my_alu|Add1~60 .lut_mask = 16'h962B;
defparam \my_alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N30
cycloneive_lcell_comb \my_alu|Add1~62 (
// Equation(s):
// \my_alu|Add1~62_combout  = \r1[31]~reg0_Duplicate_1_q  $ (\my_alu|Add1~61  $ (!\r2[31]~reg0_q ))

	.dataa(gnd),
	.datab(\r1[31]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(\r2[31]~reg0_q ),
	.cin(\my_alu|Add1~61 ),
	.combout(\my_alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Add1~62 .lut_mask = 16'h3CC3;
defparam \my_alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneive_lcell_comb \my_alu|Selector1~4 (
// Equation(s):
// \my_alu|Selector1~4_combout  = (\my_alu|Selector1~3_combout  & (((\my_alu|Add1~62_combout ) # (!\alu_control[1]~reg0_q )))) # (!\my_alu|Selector1~3_combout  & (\my_alu|Add0~62_combout  & (\alu_control[1]~reg0_q )))

	.dataa(\my_alu|Add0~62_combout ),
	.datab(\my_alu|Selector1~3_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Add1~62_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector1~4 .lut_mask = 16'hEC2C;
defparam \my_alu|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneive_lcell_comb \my_alu|Selector1~2 (
// Equation(s):
// \my_alu|Selector1~2_combout  = (\alu_control[1]~reg0_q  & (\alu_control[0]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q  $ (\r2[31]~reg0_q )))) # (!\alu_control[1]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q  & (!\alu_control[0]~reg0_q )))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\r2[31]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector1~2 .lut_mask = 16'h4282;
defparam \my_alu|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneive_lcell_comb \my_alu|Selector1~5 (
// Equation(s):
// \my_alu|Selector1~5_combout  = (\alu_control[3]~reg0_q  & ((\alu_control[2]~reg0_q  & (\my_alu|Selector1~4_combout )) # (!\alu_control[2]~reg0_q  & ((\my_alu|Selector1~2_combout ))))) # (!\alu_control[3]~reg0_q  & (((!\alu_control[2]~reg0_q ))))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\my_alu|Selector1~4_combout ),
	.datac(\my_alu|Selector1~2_combout ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector1~5 .lut_mask = 16'h88F5;
defparam \my_alu|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneive_lcell_comb \my_alu|Selector1~7 (
// Equation(s):
// \my_alu|Selector1~7_combout  = (\my_alu|Selector1~5_combout  & (((\my_alu|Selector1~6_combout ) # (\alu_control[3]~reg0_q )))) # (!\my_alu|Selector1~5_combout  & (\my_alu|Selector1~1_combout  & ((!\alu_control[3]~reg0_q ))))

	.dataa(\my_alu|Selector1~1_combout ),
	.datab(\my_alu|Selector1~6_combout ),
	.datac(\my_alu|Selector1~5_combout ),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector1~7 .lut_mask = 16'hF0CA;
defparam \my_alu|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneive_lcell_comb \my_alu|Selector1~8 (
// Equation(s):
// \my_alu|Selector1~8_combout  = (\my_alu|Selector1~7_combout  & \alu_control[4]~reg0_q )

	.dataa(\my_alu|Selector1~7_combout ),
	.datab(\alu_control[4]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector1~8 .lut_mask = 16'h8888;
defparam \my_alu|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneive_lcell_comb \my_alu|result[31] (
// Equation(s):
// \my_alu|result [31] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [31]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector1~8_combout ))

	.dataa(\my_alu|Selector1~8_combout ),
	.datab(\my_alu|result [31]),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [31]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[31] .lut_mask = 16'hCCAA;
defparam \my_alu|result[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\my_alu|result [31]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [31]),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'hFF33;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N17
dffeas \wd[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[31]~reg0 .is_wysiwyg = "true";
defparam \wd[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N31
dffeas \register|reg_storage[703] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[31]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [703]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[703] .is_wysiwyg = "true";
defparam \register|reg_storage[703] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cycloneive_lcell_comb \register|Mux0~10 (
// Equation(s):
// \register|Mux0~10_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [735])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [671])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [735]),
	.datac(\register|reg_storage [671]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~10 .lut_mask = 16'hEE50;
defparam \register|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneive_lcell_comb \register|Mux0~11 (
// Equation(s):
// \register|Mux0~11_combout  = (\rr1[0]~reg0_q  & ((\register|Mux0~10_combout  & ((\register|reg_storage [767]))) # (!\register|Mux0~10_combout  & (\register|reg_storage [703])))) # (!\rr1[0]~reg0_q  & (((\register|Mux0~10_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [703]),
	.datac(\register|reg_storage [767]),
	.datad(\register|Mux0~10_combout ),
	.cin(gnd),
	.combout(\register|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~11 .lut_mask = 16'hF588;
defparam \register|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \register|Mux0~12 (
// Equation(s):
// \register|Mux0~12_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [575]) # ((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [543] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [575]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [543]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~12 .lut_mask = 16'hCCB8;
defparam \register|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneive_lcell_comb \register|Mux0~13 (
// Equation(s):
// \register|Mux0~13_combout  = (\register|Mux0~12_combout  & (((\register|reg_storage [639]) # (!\rr1[1]~reg0_q )))) # (!\register|Mux0~12_combout  & (\register|reg_storage [607] & ((\rr1[1]~reg0_q ))))

	.dataa(\register|Mux0~12_combout ),
	.datab(\register|reg_storage [607]),
	.datac(\register|reg_storage [639]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~13 .lut_mask = 16'hE4AA;
defparam \register|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneive_lcell_comb \register|Mux0~14 (
// Equation(s):
// \register|Mux0~14_combout  = (\register|Mux2~0_combout  & ((\register|Mux2~1_combout ) # ((\register|Mux0~11_combout )))) # (!\register|Mux2~0_combout  & (!\register|Mux2~1_combout  & ((\register|Mux0~13_combout ))))

	.dataa(\register|Mux2~0_combout ),
	.datab(\register|Mux2~1_combout ),
	.datac(\register|Mux0~11_combout ),
	.datad(\register|Mux0~13_combout ),
	.cin(gnd),
	.combout(\register|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~14 .lut_mask = 16'hB9A8;
defparam \register|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N26
cycloneive_lcell_comb \register|Mux0~7 (
// Equation(s):
// \register|Mux0~7_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [255])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [127])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [255]),
	.datac(\register|reg_storage [127]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~7 .lut_mask = 16'hEE50;
defparam \register|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N18
cycloneive_lcell_comb \register|Mux0~8 (
// Equation(s):
// \register|Mux0~8_combout  = (\rr1[3]~reg0_q  & ((\register|Mux0~7_combout  & ((\register|reg_storage [511]))) # (!\register|Mux0~7_combout  & (\register|reg_storage [383])))) # (!\rr1[3]~reg0_q  & (((\register|Mux0~7_combout ))))

	.dataa(\register|reg_storage [383]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [511]),
	.datad(\register|Mux0~7_combout ),
	.cin(gnd),
	.combout(\register|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~8 .lut_mask = 16'hF388;
defparam \register|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N8
cycloneive_lcell_comb \register|Mux0~0 (
// Equation(s):
// \register|Mux0~0_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [319]) # ((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [63] & !\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [319]),
	.datab(\register|reg_storage [63]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~0 .lut_mask = 16'hF0AC;
defparam \register|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N6
cycloneive_lcell_comb \register|Mux0~1 (
// Equation(s):
// \register|Mux0~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux0~0_combout  & (\register|reg_storage [447])) # (!\register|Mux0~0_combout  & ((\register|reg_storage [191]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux0~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [447]),
	.datac(\register|reg_storage [191]),
	.datad(\register|Mux0~0_combout ),
	.cin(gnd),
	.combout(\register|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~1 .lut_mask = 16'hDDA0;
defparam \register|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneive_lcell_comb \register|Mux0~2 (
// Equation(s):
// \register|Mux0~2_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [223])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [95])))))

	.dataa(\register|reg_storage [223]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [95]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~2 .lut_mask = 16'hEE30;
defparam \register|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
cycloneive_lcell_comb \register|Mux0~3 (
// Equation(s):
// \register|Mux0~3_combout  = (\rr1[3]~reg0_q  & ((\register|Mux0~2_combout  & ((\register|reg_storage [479]))) # (!\register|Mux0~2_combout  & (\register|reg_storage [351])))) # (!\rr1[3]~reg0_q  & (((\register|Mux0~2_combout ))))

	.dataa(\register|reg_storage [351]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [479]),
	.datad(\register|Mux0~2_combout ),
	.cin(gnd),
	.combout(\register|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~3 .lut_mask = 16'hF388;
defparam \register|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
cycloneive_lcell_comb \register|Mux0~4 (
// Equation(s):
// \register|Mux0~4_combout  = (\rr1[2]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|reg_storage [287])) # (!\rr1[3]~reg0_q  & ((\register|reg_storage [31])))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [287]),
	.datac(\register|reg_storage [31]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~4 .lut_mask = 16'hEE50;
defparam \register|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N0
cycloneive_lcell_comb \register|Mux0~5 (
// Equation(s):
// \register|Mux0~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux0~4_combout  & ((\register|reg_storage [415]))) # (!\register|Mux0~4_combout  & (\register|reg_storage [159])))) # (!\rr1[2]~reg0_q  & (((\register|Mux0~4_combout ))))

	.dataa(\register|reg_storage [159]),
	.datab(\register|reg_storage [415]),
	.datac(\rr1[2]~reg0_q ),
	.datad(\register|Mux0~4_combout ),
	.cin(gnd),
	.combout(\register|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~5 .lut_mask = 16'hCFA0;
defparam \register|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneive_lcell_comb \register|Mux0~6 (
// Equation(s):
// \register|Mux0~6_combout  = (\rr1[0]~reg0_q  & (\rr1[1]~reg0_q )) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|Mux0~3_combout )) # (!\rr1[1]~reg0_q  & ((\register|Mux0~5_combout )))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux0~3_combout ),
	.datad(\register|Mux0~5_combout ),
	.cin(gnd),
	.combout(\register|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~6 .lut_mask = 16'hD9C8;
defparam \register|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
cycloneive_lcell_comb \register|Mux0~9 (
// Equation(s):
// \register|Mux0~9_combout  = (\rr1[0]~reg0_q  & ((\register|Mux0~6_combout  & (\register|Mux0~8_combout )) # (!\register|Mux0~6_combout  & ((\register|Mux0~1_combout ))))) # (!\rr1[0]~reg0_q  & (((\register|Mux0~6_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux0~8_combout ),
	.datac(\register|Mux0~1_combout ),
	.datad(\register|Mux0~6_combout ),
	.cin(gnd),
	.combout(\register|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~9 .lut_mask = 16'hDDA0;
defparam \register|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneive_lcell_comb \register|Mux0~15 (
// Equation(s):
// \register|Mux0~15_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [863])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [799])))))

	.dataa(\register|reg_storage [863]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [799]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~15 .lut_mask = 16'hEE30;
defparam \register|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneive_lcell_comb \register|Mux0~16 (
// Equation(s):
// \register|Mux0~16_combout  = (\rr1[0]~reg0_q  & ((\register|Mux0~15_combout  & ((\register|reg_storage [895]))) # (!\register|Mux0~15_combout  & (\register|reg_storage [831])))) # (!\rr1[0]~reg0_q  & (((\register|Mux0~15_combout ))))

	.dataa(\register|reg_storage [831]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [895]),
	.datad(\register|Mux0~15_combout ),
	.cin(gnd),
	.combout(\register|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~16 .lut_mask = 16'hF388;
defparam \register|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneive_lcell_comb \register|Mux0~17 (
// Equation(s):
// \register|Mux0~17_combout  = (\register|Mux2~3_combout  & ((\register|Mux2~4_combout  & (\register|reg_storage [1023])) # (!\register|Mux2~4_combout  & ((\register|Mux0~16_combout ))))) # (!\register|Mux2~3_combout  & (!\register|Mux2~4_combout ))

	.dataa(\register|Mux2~3_combout ),
	.datab(\register|Mux2~4_combout ),
	.datac(\register|reg_storage [1023]),
	.datad(\register|Mux0~16_combout ),
	.cin(gnd),
	.combout(\register|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~17 .lut_mask = 16'hB391;
defparam \register|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneive_lcell_comb \register|Mux0~18 (
// Equation(s):
// \register|Mux0~18_combout  = (\register|Mux2~2_combout  & (((\register|Mux0~17_combout )))) # (!\register|Mux2~2_combout  & ((\register|Mux0~17_combout  & (\register|reg_storage [927])) # (!\register|Mux0~17_combout  & ((\register|reg_storage [959])))))

	.dataa(\register|reg_storage [927]),
	.datab(\register|Mux2~2_combout ),
	.datac(\register|reg_storage [959]),
	.datad(\register|Mux0~17_combout ),
	.cin(gnd),
	.combout(\register|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~18 .lut_mask = 16'hEE30;
defparam \register|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneive_lcell_comb \register|Mux0~19 (
// Equation(s):
// \register|Mux0~19_combout  = (\register|Mux0~14_combout  & (((\register|Mux0~18_combout )) # (!\register|Mux2~1_combout ))) # (!\register|Mux0~14_combout  & (\register|Mux2~1_combout  & (\register|Mux0~9_combout )))

	.dataa(\register|Mux0~14_combout ),
	.datab(\register|Mux2~1_combout ),
	.datac(\register|Mux0~9_combout ),
	.datad(\register|Mux0~18_combout ),
	.cin(gnd),
	.combout(\register|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux0~19 .lut_mask = 16'hEA62;
defparam \register|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N16
cycloneive_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = (\S[1]~reg0_q  & \register|Mux0~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~reg0_q ),
	.datad(\register|Mux0~19_combout ),
	.cin(gnd),
	.combout(\Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~0 .lut_mask = 16'hF000;
defparam \Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N17
dffeas \r1[31]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector96~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[31]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[31]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[31]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N18
cycloneive_lcell_comb \my_alu|SRL_8~15 (
// Equation(s):
// \my_alu|SRL_8~15_combout  = (!\r2[2]~reg0_q  & ((\r2[3]~reg0_q  & (\my_alu|SRL_2~7_combout )) # (!\r2[3]~reg0_q  & ((\my_alu|SRL_2~10_combout )))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SRL_2~7_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SRL_2~10_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~15 .lut_mask = 16'h0D08;
defparam \my_alu|SRL_8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N14
cycloneive_lcell_comb \my_alu|SRL_8~14 (
// Equation(s):
// \my_alu|SRL_8~14_combout  = (\r2[2]~reg0_q  & ((\r2[3]~reg0_q  & ((\my_alu|SRL_2~1_combout ))) # (!\r2[3]~reg0_q  & (\my_alu|SRL_2~4_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SRL_2~4_combout ),
	.datac(\r2[3]~reg0_q ),
	.datad(\my_alu|SRL_2~1_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~14 .lut_mask = 16'hA808;
defparam \my_alu|SRL_8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \my_alu|Selector16~0 (
// Equation(s):
// \my_alu|Selector16~0_combout  = (\r2[4]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q )) # (!\r2[4]~reg0_q  & (((\my_alu|SRL_8~15_combout ) # (\my_alu|SRL_8~14_combout ))))

	.dataa(\r2[4]~reg0_q ),
	.datab(\r1[31]~reg0_Duplicate_1_q ),
	.datac(\my_alu|SRL_8~15_combout ),
	.datad(\my_alu|SRL_8~14_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~0 .lut_mask = 16'hDDD8;
defparam \my_alu|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \my_alu|Selector16~2 (
// Equation(s):
// \my_alu|Selector16~2_combout  = (\alu_control[1]~reg0_q  & (\my_alu|Selector16~1_combout  & (\alu_control[0]~reg0_q ))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q  & \my_alu|Selector16~0_combout ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Selector16~1_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Selector16~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~2 .lut_mask = 16'h8580;
defparam \my_alu|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \my_alu|Selector16~5 (
// Equation(s):
// \my_alu|Selector16~5_combout  = (\alu_control[0]~reg0_q  & ((\alu_control[1]~reg0_q ) # ((\r1[16]~reg0_Duplicate_2_q  & \r2[16]~reg0_q )))) # (!\alu_control[0]~reg0_q  & (!\alu_control[1]~reg0_q  & ((\r1[16]~reg0_Duplicate_2_q ) # (\r2[16]~reg0_q ))))

	.dataa(\r1[16]~reg0_Duplicate_2_q ),
	.datab(\r2[16]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~5 .lut_mask = 16'hF08E;
defparam \my_alu|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N0
cycloneive_lcell_comb \my_alu|Add0~32 (
// Equation(s):
// \my_alu|Add0~32_combout  = ((\r1[16]~reg0_Duplicate_2_q  $ (\r2[16]~reg0_q  $ (!\my_alu|Add0~31 )))) # (GND)
// \my_alu|Add0~33  = CARRY((\r1[16]~reg0_Duplicate_2_q  & ((\r2[16]~reg0_q ) # (!\my_alu|Add0~31 ))) # (!\r1[16]~reg0_Duplicate_2_q  & (\r2[16]~reg0_q  & !\my_alu|Add0~31 )))

	.dataa(\r1[16]~reg0_Duplicate_2_q ),
	.datab(\r2[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~31 ),
	.combout(\my_alu|Add0~32_combout ),
	.cout(\my_alu|Add0~33 ));
// synopsys translate_off
defparam \my_alu|Add0~32 .lut_mask = 16'h698E;
defparam \my_alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_lcell_comb \my_alu|Selector16~6 (
// Equation(s):
// \my_alu|Selector16~6_combout  = (\my_alu|Selector16~5_combout  & (((\my_alu|Add0~32_combout ) # (!\alu_control[1]~reg0_q )))) # (!\my_alu|Selector16~5_combout  & (\my_alu|Add1~32_combout  & ((\alu_control[1]~reg0_q ))))

	.dataa(\my_alu|Add1~32_combout ),
	.datab(\my_alu|Selector16~5_combout ),
	.datac(\my_alu|Add0~32_combout ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~6 .lut_mask = 16'hE2CC;
defparam \my_alu|Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \my_alu|result~16 (
// Equation(s):
// \my_alu|result~16_combout  = (!\r2[4]~reg0_q  & ((\my_alu|SRL_8~15_combout ) # (\my_alu|SRL_8~14_combout )))

	.dataa(gnd),
	.datab(\my_alu|SRL_8~15_combout ),
	.datac(\r2[4]~reg0_q ),
	.datad(\my_alu|SRL_8~14_combout ),
	.cin(gnd),
	.combout(\my_alu|result~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~16 .lut_mask = 16'h0F0C;
defparam \my_alu|result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \my_alu|result~14 (
// Equation(s):
// \my_alu|result~14_combout  = (\r2[4]~reg0_q  & (!\my_alu|SLL_4~0_combout  & (\r1[0]~reg0_Duplicate_2_q ))) # (!\r2[4]~reg0_q  & (((\my_alu|SLL_4~11_combout ))))

	.dataa(\my_alu|SLL_4~0_combout ),
	.datab(\r1[0]~reg0_Duplicate_2_q ),
	.datac(\r2[4]~reg0_q ),
	.datad(\my_alu|SLL_4~11_combout ),
	.cin(gnd),
	.combout(\my_alu|result~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~14 .lut_mask = 16'h4F40;
defparam \my_alu|result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \my_alu|result~15 (
// Equation(s):
// \my_alu|result~15_combout  = (\r2[3]~reg0_q  & (!\r2[4]~reg0_q  & ((\my_alu|result~13_combout )))) # (!\r2[3]~reg0_q  & (((\my_alu|result~14_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r2[4]~reg0_q ),
	.datac(\my_alu|result~14_combout ),
	.datad(\my_alu|result~13_combout ),
	.cin(gnd),
	.combout(\my_alu|result~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~15 .lut_mask = 16'h7250;
defparam \my_alu|result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \my_alu|Selector16~3 (
// Equation(s):
// \my_alu|Selector16~3_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\my_alu|result~16_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|result~15_combout ))))) # (!\alu_control[1]~reg0_q  & (!\alu_control[0]~reg0_q ))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\my_alu|result~16_combout ),
	.datad(\my_alu|result~15_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~3 .lut_mask = 16'hB391;
defparam \my_alu|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \my_alu|Selector16~4 (
// Equation(s):
// \my_alu|Selector16~4_combout  = (\alu_control[1]~reg0_q  & (((\my_alu|Selector16~3_combout )))) # (!\alu_control[1]~reg0_q  & ((\my_alu|Selector16~3_combout  & (\r2[4]~reg0_q )) # (!\my_alu|Selector16~3_combout  & ((\my_alu|Mult0|auto_generated|w513w 
// [16])))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\r2[4]~reg0_q ),
	.datac(\my_alu|Selector16~3_combout ),
	.datad(\my_alu|Mult0|auto_generated|w513w [16]),
	.cin(gnd),
	.combout(\my_alu|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~4 .lut_mask = 16'hE5E0;
defparam \my_alu|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \my_alu|Selector16~7 (
// Equation(s):
// \my_alu|Selector16~7_combout  = (\alu_control[3]~reg0_q  & (\my_alu|Selector16~6_combout  & ((\alu_control[2]~reg0_q )))) # (!\alu_control[3]~reg0_q  & (((\my_alu|Selector16~4_combout ) # (!\alu_control[2]~reg0_q ))))

	.dataa(\alu_control[3]~reg0_q ),
	.datab(\my_alu|Selector16~6_combout ),
	.datac(\my_alu|Selector16~4_combout ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector16~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~7 .lut_mask = 16'hD855;
defparam \my_alu|Selector16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \my_alu|Selector16~8 (
// Equation(s):
// \my_alu|Selector16~8_combout  = (\alu_control[1]~reg0_q  & (\alu_control[0]~reg0_q  & \my_alu|Add2~8_combout ))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(gnd),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Add2~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector16~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~8 .lut_mask = 16'hA000;
defparam \my_alu|Selector16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \my_alu|Selector16~9 (
// Equation(s):
// \my_alu|Selector16~9_combout  = (\alu_control[2]~reg0_q  & (((\my_alu|Selector16~7_combout )))) # (!\alu_control[2]~reg0_q  & ((\my_alu|Selector16~7_combout  & ((\my_alu|Selector16~8_combout ))) # (!\my_alu|Selector16~7_combout  & 
// (\my_alu|Selector16~2_combout ))))

	.dataa(\my_alu|Selector16~2_combout ),
	.datab(\alu_control[2]~reg0_q ),
	.datac(\my_alu|Selector16~7_combout ),
	.datad(\my_alu|Selector16~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector16~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~9 .lut_mask = 16'hF2C2;
defparam \my_alu|Selector16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneive_lcell_comb \my_alu|Selector16~10 (
// Equation(s):
// \my_alu|Selector16~10_combout  = (\my_alu|Selector16~9_combout  & \alu_control[4]~reg0_q )

	.dataa(\my_alu|Selector16~9_combout ),
	.datab(\alu_control[4]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector16~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector16~10 .lut_mask = 16'h8888;
defparam \my_alu|Selector16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneive_lcell_comb \my_alu|result[16] (
// Equation(s):
// \my_alu|result [16] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [16]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector16~10_combout ))

	.dataa(gnd),
	.datab(\my_alu|Selector16~10_combout ),
	.datac(\my_alu|WideOr0~1clkctrl_outclk ),
	.datad(\my_alu|result [16]),
	.cin(gnd),
	.combout(\my_alu|result [16]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[16] .lut_mask = 16'hFC0C;
defparam \my_alu|result[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneive_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (\my_alu|result [16]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [16]),
	.cin(gnd),
	.combout(\Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = 16'hFF33;
defparam \Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N27
dffeas \wd[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector53~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[16]~reg0 .is_wysiwyg = "true";
defparam \wd[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N25
dffeas \register|reg_storage[208] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[16]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [208]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[208] .is_wysiwyg = "true";
defparam \register|reg_storage[208] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
cycloneive_lcell_comb \register|Mux15~10 (
// Equation(s):
// \register|Mux15~10_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [400]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [144]))))

	.dataa(\register|reg_storage [144]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [400]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~10 .lut_mask = 16'hFC22;
defparam \register|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneive_lcell_comb \register|Mux15~11 (
// Equation(s):
// \register|Mux15~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux15~10_combout  & ((\register|reg_storage [464]))) # (!\register|Mux15~10_combout  & (\register|reg_storage [208])))) # (!\rr1[1]~reg0_q  & (((\register|Mux15~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [208]),
	.datac(\register|reg_storage [464]),
	.datad(\register|Mux15~10_combout ),
	.cin(gnd),
	.combout(\register|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~11 .lut_mask = 16'hF588;
defparam \register|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneive_lcell_comb \register|Mux15~17 (
// Equation(s):
// \register|Mux15~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [240]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [176]))))

	.dataa(\register|reg_storage [176]),
	.datab(\register|reg_storage [240]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~17 .lut_mask = 16'hFC0A;
defparam \register|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N4
cycloneive_lcell_comb \register|Mux15~18 (
// Equation(s):
// \register|Mux15~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux15~17_combout  & (\register|reg_storage [496])) # (!\register|Mux15~17_combout  & ((\register|reg_storage [432]))))) # (!\rr1[3]~reg0_q  & (((\register|Mux15~17_combout ))))

	.dataa(\register|reg_storage [496]),
	.datab(\register|reg_storage [432]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|Mux15~17_combout ),
	.cin(gnd),
	.combout(\register|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~18 .lut_mask = 16'hAFC0;
defparam \register|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneive_lcell_comb \register|Mux15~14 (
// Equation(s):
// \register|Mux15~14_combout  = (\rr1[3]~reg0_q  & (((\register|reg_storage [272]) # (\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [16] & ((!\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [16]),
	.datac(\register|reg_storage [272]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~14 .lut_mask = 16'hAAE4;
defparam \register|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneive_lcell_comb \register|Mux15~15 (
// Equation(s):
// \register|Mux15~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux15~14_combout  & (\register|reg_storage [336])) # (!\register|Mux15~14_combout  & ((\register|reg_storage [80]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux15~14_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [336]),
	.datac(\register|reg_storage [80]),
	.datad(\register|Mux15~14_combout ),
	.cin(gnd),
	.combout(\register|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~15 .lut_mask = 16'hDDA0;
defparam \register|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N4
cycloneive_lcell_comb \register|Mux15~12 (
// Equation(s):
// \register|Mux15~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [112]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [48]))))

	.dataa(\register|reg_storage [48]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [112]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~12 .lut_mask = 16'hFC22;
defparam \register|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N16
cycloneive_lcell_comb \register|Mux15~13 (
// Equation(s):
// \register|Mux15~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux15~12_combout  & ((\register|reg_storage [368]))) # (!\register|Mux15~12_combout  & (\register|reg_storage [304])))) # (!\rr1[3]~reg0_q  & (((\register|Mux15~12_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [304]),
	.datac(\register|reg_storage [368]),
	.datad(\register|Mux15~12_combout ),
	.cin(gnd),
	.combout(\register|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~13 .lut_mask = 16'hF588;
defparam \register|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneive_lcell_comb \register|Mux15~16 (
// Equation(s):
// \register|Mux15~16_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|Mux15~13_combout ))) # (!\rr1[0]~reg0_q  & (\register|Mux15~15_combout ))))

	.dataa(\register|Mux15~15_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\rr1[0]~reg0_q ),
	.datad(\register|Mux15~13_combout ),
	.cin(gnd),
	.combout(\register|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~16 .lut_mask = 16'hF2C2;
defparam \register|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
cycloneive_lcell_comb \register|Mux15~19 (
// Equation(s):
// \register|Mux15~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux15~16_combout  & ((\register|Mux15~18_combout ))) # (!\register|Mux15~16_combout  & (\register|Mux15~11_combout )))) # (!\rr1[2]~reg0_q  & (((\register|Mux15~16_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|Mux15~11_combout ),
	.datac(\register|Mux15~18_combout ),
	.datad(\register|Mux15~16_combout ),
	.cin(gnd),
	.combout(\register|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~19 .lut_mask = 16'hF588;
defparam \register|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
cycloneive_lcell_comb \register|Mux15~0 (
// Equation(s):
// \register|Mux15~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [624]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [592]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [592]),
	.datac(\register|reg_storage [624]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~0 .lut_mask = 16'hFA44;
defparam \register|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \register|Mux15~1 (
// Equation(s):
// \register|Mux15~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux15~0_combout  & (\register|reg_storage [752])) # (!\register|Mux15~0_combout  & ((\register|reg_storage [720]))))) # (!\rr1[2]~reg0_q  & (\register|Mux15~0_combout ))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|Mux15~0_combout ),
	.datac(\register|reg_storage [752]),
	.datad(\register|reg_storage [720]),
	.cin(gnd),
	.combout(\register|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~1 .lut_mask = 16'hE6C4;
defparam \register|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneive_lcell_comb \register|Mux15~2 (
// Equation(s):
// \register|Mux15~2_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [912]) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|reg_storage [784] & !\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [912]),
	.datab(\register|reg_storage [784]),
	.datac(\rr1[2]~reg0_q ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~2 .lut_mask = 16'hF0AC;
defparam \register|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneive_lcell_comb \register|Mux15~3 (
// Equation(s):
// \register|Mux15~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux15~2_combout  & (\register|reg_storage [944])) # (!\register|Mux15~2_combout  & ((\register|reg_storage [816]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux15~2_combout ))))

	.dataa(\register|reg_storage [944]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [816]),
	.datad(\register|Mux15~2_combout ),
	.cin(gnd),
	.combout(\register|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~3 .lut_mask = 16'hBBC0;
defparam \register|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneive_lcell_comb \register|Mux15~4 (
// Equation(s):
// \register|Mux15~4_combout  = (\rr1[2]~reg0_q  & (((\register|reg_storage [656]) # (\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [528] & ((!\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [528]),
	.datab(\register|reg_storage [656]),
	.datac(\rr1[2]~reg0_q ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~4 .lut_mask = 16'hF0CA;
defparam \register|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneive_lcell_comb \register|Mux15~5 (
// Equation(s):
// \register|Mux15~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux15~4_combout  & (\register|reg_storage [688])) # (!\register|Mux15~4_combout  & ((\register|reg_storage [560]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux15~4_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [688]),
	.datac(\register|reg_storage [560]),
	.datad(\register|Mux15~4_combout ),
	.cin(gnd),
	.combout(\register|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~5 .lut_mask = 16'hDDA0;
defparam \register|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \register|Mux15~6 (
// Equation(s):
// \register|Mux15~6_combout  = (\rr1[1]~reg0_q  & (\rr1[3]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|Mux15~3_combout )) # (!\rr1[3]~reg0_q  & ((\register|Mux15~5_combout )))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux15~3_combout ),
	.datad(\register|Mux15~5_combout ),
	.cin(gnd),
	.combout(\register|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~6 .lut_mask = 16'hD9C8;
defparam \register|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneive_lcell_comb \register|Mux15~7 (
// Equation(s):
// \register|Mux15~7_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [880]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [848]))))

	.dataa(\register|reg_storage [848]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [880]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~7 .lut_mask = 16'hFC22;
defparam \register|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneive_lcell_comb \register|Mux15~8 (
// Equation(s):
// \register|Mux15~8_combout  = (\rr1[2]~reg0_q  & ((\register|Mux15~7_combout  & (\register|reg_storage [1008])) # (!\register|Mux15~7_combout  & ((\register|reg_storage [982]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux15~7_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [1008]),
	.datac(\register|reg_storage [982]),
	.datad(\register|Mux15~7_combout ),
	.cin(gnd),
	.combout(\register|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~8 .lut_mask = 16'hDDA0;
defparam \register|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \register|Mux15~9 (
// Equation(s):
// \register|Mux15~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux15~6_combout  & ((\register|Mux15~8_combout ))) # (!\register|Mux15~6_combout  & (\register|Mux15~1_combout )))) # (!\rr1[1]~reg0_q  & (((\register|Mux15~6_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux15~1_combout ),
	.datac(\register|Mux15~6_combout ),
	.datad(\register|Mux15~8_combout ),
	.cin(gnd),
	.combout(\register|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~9 .lut_mask = 16'hF858;
defparam \register|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneive_lcell_comb \Selector111~0 (
// Equation(s):
// \Selector111~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & ((\register|Mux15~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux15~19_combout ))))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(\register|Mux15~19_combout ),
	.datad(\register|Mux15~9_combout ),
	.cin(gnd),
	.combout(\Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector111~0 .lut_mask = 16'hC840;
defparam \Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N1
dffeas \r1[16]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector111~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[16]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[16]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[16]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N10
cycloneive_lcell_comb \my_alu|Selector15~0 (
// Equation(s):
// \my_alu|Selector15~0_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & (\my_alu|Add0~34_combout )) # (!\alu_control[0]~reg0_q  & ((\my_alu|Add1~34_combout ))))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Add0~34_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Add1~34_combout ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector15~0 .lut_mask = 16'h88F3;
defparam \my_alu|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N20
cycloneive_lcell_comb \my_alu|Selector15~1 (
// Equation(s):
// \my_alu|Selector15~1_combout  = (\r1[17]~reg0_Duplicate_2_q  & ((\my_alu|Selector15~0_combout ) # ((!\alu_control[1]~reg0_q  & \r2[17]~reg0_q )))) # (!\r1[17]~reg0_Duplicate_2_q  & (\my_alu|Selector15~0_combout  & ((\alu_control[1]~reg0_q ) # 
// (\r2[17]~reg0_q ))))

	.dataa(\r1[17]~reg0_Duplicate_2_q ),
	.datab(\my_alu|Selector15~0_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\r2[17]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector15~1 .lut_mask = 16'hCEC8;
defparam \my_alu|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N16
cycloneive_lcell_comb \my_alu|result~17 (
// Equation(s):
// \my_alu|result~17_combout  = \r1[17]~reg0_Duplicate_2_q  $ (\r2[17]~reg0_q )

	.dataa(\r1[17]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\r2[17]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~17 .lut_mask = 16'h55AA;
defparam \my_alu|result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
cycloneive_lcell_comb \my_alu|Selector15~2 (
// Equation(s):
// \my_alu|Selector15~2_combout  = (\my_alu|Selector12~1_combout  & ((\my_alu|Selector12~2_combout  & ((\my_alu|result~17_combout ))) # (!\my_alu|Selector12~2_combout  & (\my_alu|Selector15~1_combout )))) # (!\my_alu|Selector12~1_combout  & 
// (((!\my_alu|Selector12~2_combout ))))

	.dataa(\my_alu|Selector15~1_combout ),
	.datab(\my_alu|result~17_combout ),
	.datac(\my_alu|Selector12~1_combout ),
	.datad(\my_alu|Selector12~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector15~2 .lut_mask = 16'hC0AF;
defparam \my_alu|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N26
cycloneive_lcell_comb \my_alu|SRL_8~17 (
// Equation(s):
// \my_alu|SRL_8~17_combout  = (!\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & ((\my_alu|SRL_2~26_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~28_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SRL_2~28_combout ),
	.datad(\my_alu|SRL_2~26_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~17 .lut_mask = 16'h3210;
defparam \my_alu|SRL_8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N20
cycloneive_lcell_comb \my_alu|SRL_8~18 (
// Equation(s):
// \my_alu|SRL_8~18_combout  = (\my_alu|SRL_8~17_combout ) # ((\r2[3]~reg0_q  & ((\my_alu|SRL_4~1_combout ) # (\my_alu|SRL_4~0_combout ))))

	.dataa(\my_alu|SRL_4~1_combout ),
	.datab(\r2[3]~reg0_q ),
	.datac(\my_alu|SRL_8~17_combout ),
	.datad(\my_alu|SRL_4~0_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~18 .lut_mask = 16'hFCF8;
defparam \my_alu|SRL_8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N20
cycloneive_lcell_comb \my_alu|Selector15~3 (
// Equation(s):
// \my_alu|Selector15~3_combout  = (\my_alu|Selector12~0_combout  & ((\my_alu|Selector15~2_combout  & (\my_alu|SRL_8~18_combout )) # (!\my_alu|Selector15~2_combout  & ((\r1[31]~reg0_Duplicate_1_q ))))) # (!\my_alu|Selector12~0_combout  & 
// (\my_alu|Selector15~2_combout ))

	.dataa(\my_alu|Selector12~0_combout ),
	.datab(\my_alu|Selector15~2_combout ),
	.datac(\my_alu|SRL_8~18_combout ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector15~3 .lut_mask = 16'hE6C4;
defparam \my_alu|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N28
cycloneive_lcell_comb \my_alu|SLL_8~21 (
// Equation(s):
// \my_alu|SLL_8~21_combout  = (!\r2[1]~reg0_q  & (\my_alu|SLL_1~0_combout  & (!\r2[2]~reg0_q  & !\r2[3]~reg0_q )))

	.dataa(\r2[1]~reg0_q ),
	.datab(\my_alu|SLL_1~0_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SLL_8~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SLL_8~21 .lut_mask = 16'h0004;
defparam \my_alu|SLL_8~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N26
cycloneive_lcell_comb \my_alu|SRL_8~19 (
// Equation(s):
// \my_alu|SRL_8~19_combout  = (\r2[3]~reg0_q  & ((\r2[2]~reg0_q ) # ((\my_alu|SRL_2~31_combout )))) # (!\r2[3]~reg0_q  & (!\r2[2]~reg0_q  & (\my_alu|SRL_2~28_combout )))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~28_combout ),
	.datad(\my_alu|SRL_2~31_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~19 .lut_mask = 16'hBA98;
defparam \my_alu|SRL_8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N14
cycloneive_lcell_comb \my_alu|SRL_8~20 (
// Equation(s):
// \my_alu|SRL_8~20_combout  = (\r2[2]~reg0_q  & ((\my_alu|SRL_8~19_combout  & (\my_alu|SRL_2~30_combout )) # (!\my_alu|SRL_8~19_combout  & ((\my_alu|SRL_2~26_combout ))))) # (!\r2[2]~reg0_q  & (((\my_alu|SRL_8~19_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SRL_2~30_combout ),
	.datac(\my_alu|SRL_8~19_combout ),
	.datad(\my_alu|SRL_2~26_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~20 .lut_mask = 16'hDAD0;
defparam \my_alu|SRL_8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
cycloneive_lcell_comb \my_alu|Selector15~4 (
// Equation(s):
// \my_alu|Selector15~4_combout  = (\my_alu|Selector12~6_combout  & ((\my_alu|SLL_8~21_combout ) # ((\my_alu|Selector12~5_combout )))) # (!\my_alu|Selector12~6_combout  & (((!\my_alu|Selector12~5_combout  & \my_alu|SRL_8~20_combout ))))

	.dataa(\my_alu|Selector12~6_combout ),
	.datab(\my_alu|SLL_8~21_combout ),
	.datac(\my_alu|Selector12~5_combout ),
	.datad(\my_alu|SRL_8~20_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector15~4 .lut_mask = 16'hADA8;
defparam \my_alu|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N8
cycloneive_lcell_comb \my_alu|Selector15~5 (
// Equation(s):
// \my_alu|Selector15~5_combout  = (\my_alu|Selector30~20_combout  & (((\my_alu|Selector15~4_combout )))) # (!\my_alu|Selector30~20_combout  & ((\my_alu|Selector15~4_combout  & ((\my_alu|SLL_4~3_combout ))) # (!\my_alu|Selector15~4_combout  & 
// (\my_alu|SLL_4~12_combout ))))

	.dataa(\my_alu|SLL_4~12_combout ),
	.datab(\my_alu|SLL_4~3_combout ),
	.datac(\my_alu|Selector30~20_combout ),
	.datad(\my_alu|Selector15~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector15~5 .lut_mask = 16'hFC0A;
defparam \my_alu|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N6
cycloneive_lcell_comb \my_alu|Selector15~6 (
// Equation(s):
// \my_alu|Selector15~6_combout  = (\my_alu|Selector12~3_combout  & (((\my_alu|Selector12~4_combout )))) # (!\my_alu|Selector12~3_combout  & ((\my_alu|Selector12~4_combout  & ((\my_alu|Mult0|auto_generated|w513w [17]))) # (!\my_alu|Selector12~4_combout  & 
// (\my_alu|Selector15~5_combout ))))

	.dataa(\my_alu|Selector12~3_combout ),
	.datab(\my_alu|Selector15~5_combout ),
	.datac(\my_alu|Mult0|auto_generated|w513w [17]),
	.datad(\my_alu|Selector12~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector15~6 .lut_mask = 16'hFA44;
defparam \my_alu|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N28
cycloneive_lcell_comb \my_alu|Selector15~7 (
// Equation(s):
// \my_alu|Selector15~7_combout  = (\my_alu|Selector12~3_combout  & ((\my_alu|Selector15~6_combout  & ((\r2[5]~reg0_q ))) # (!\my_alu|Selector15~6_combout  & (\my_alu|Add2~10_combout )))) # (!\my_alu|Selector12~3_combout  & (((\my_alu|Selector15~6_combout 
// ))))

	.dataa(\my_alu|Selector12~3_combout ),
	.datab(\my_alu|Add2~10_combout ),
	.datac(\r2[5]~reg0_q ),
	.datad(\my_alu|Selector15~6_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector15~7 .lut_mask = 16'hF588;
defparam \my_alu|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N22
cycloneive_lcell_comb \my_alu|Selector15~8 (
// Equation(s):
// \my_alu|Selector15~8_combout  = (\my_alu|Selector15~3_combout  & ((\my_alu|Selector5~0_combout ) # ((\my_alu|Selector15~7_combout  & !\alu_control[3]~reg0_q )))) # (!\my_alu|Selector15~3_combout  & (\my_alu|Selector15~7_combout  & (!\alu_control[3]~reg0_q 
// )))

	.dataa(\my_alu|Selector15~3_combout ),
	.datab(\my_alu|Selector15~7_combout ),
	.datac(\alu_control[3]~reg0_q ),
	.datad(\my_alu|Selector5~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector15~8 .lut_mask = 16'hAE0C;
defparam \my_alu|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N10
cycloneive_lcell_comb \my_alu|result[17] (
// Equation(s):
// \my_alu|result [17] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [17])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector15~8_combout )))

	.dataa(\my_alu|result [17]),
	.datab(\my_alu|Selector15~8_combout ),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [17]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[17] .lut_mask = 16'hAACC;
defparam \my_alu|result[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N4
cycloneive_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\my_alu|result [17]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [17]),
	.cin(gnd),
	.combout(\Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = 16'hFF33;
defparam \Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N5
dffeas \wd[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector52~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[17]~reg0 .is_wysiwyg = "true";
defparam \wd[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N17
dffeas \register|reg_storage[305] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[17]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [305]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[305] .is_wysiwyg = "true";
defparam \register|reg_storage[305] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N22
cycloneive_lcell_comb \register|Mux46~10 (
// Equation(s):
// \register|Mux46~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [305])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [49])))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [305]),
	.datac(\register|reg_storage [49]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~10 .lut_mask = 16'hEE50;
defparam \register|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N20
cycloneive_lcell_comb \register|Mux46~11 (
// Equation(s):
// \register|Mux46~11_combout  = (\register|Mux46~10_combout  & ((\register|reg_storage [369]) # ((!\rr2[1]~reg0_q )))) # (!\register|Mux46~10_combout  & (((\register|reg_storage [113] & \rr2[1]~reg0_q ))))

	.dataa(\register|Mux46~10_combout ),
	.datab(\register|reg_storage [369]),
	.datac(\register|reg_storage [113]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~11 .lut_mask = 16'hD8AA;
defparam \register|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneive_lcell_comb \register|Mux46~12 (
// Equation(s):
// \register|Mux46~12_combout  = (\rr2[1]~reg0_q  & ((\register|reg_storage [209]) # ((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & (((\register|reg_storage [145] & !\rr2[3]~reg0_q ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\register|reg_storage [209]),
	.datac(\register|reg_storage [145]),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~12 .lut_mask = 16'hAAD8;
defparam \register|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneive_lcell_comb \register|Mux46~13 (
// Equation(s):
// \register|Mux46~13_combout  = (\rr2[3]~reg0_q  & ((\register|Mux46~12_combout  & ((\register|reg_storage [465]))) # (!\register|Mux46~12_combout  & (\register|reg_storage [401])))) # (!\rr2[3]~reg0_q  & (((\register|Mux46~12_combout ))))

	.dataa(\register|reg_storage [401]),
	.datab(\register|reg_storage [465]),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux46~12_combout ),
	.cin(gnd),
	.combout(\register|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~13 .lut_mask = 16'hCFA0;
defparam \register|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N8
cycloneive_lcell_comb \register|Mux46~14 (
// Equation(s):
// \register|Mux46~14_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & (\register|reg_storage [81])) # (!\rr2[1]~reg0_q  & ((\register|reg_storage [17])))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|reg_storage [81]),
	.datac(\register|reg_storage [17]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~14 .lut_mask = 16'hEE50;
defparam \register|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N14
cycloneive_lcell_comb \register|Mux46~15 (
// Equation(s):
// \register|Mux46~15_combout  = (\rr2[3]~reg0_q  & ((\register|Mux46~14_combout  & (\register|reg_storage [337])) # (!\register|Mux46~14_combout  & ((\register|reg_storage [273]))))) # (!\rr2[3]~reg0_q  & (\register|Mux46~14_combout ))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux46~14_combout ),
	.datac(\register|reg_storage [337]),
	.datad(\register|reg_storage [273]),
	.cin(gnd),
	.combout(\register|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~15 .lut_mask = 16'hE6C4;
defparam \register|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneive_lcell_comb \register|Mux46~16 (
// Equation(s):
// \register|Mux46~16_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|Mux46~13_combout )) # (!\rr2[2]~reg0_q  & ((\register|Mux46~15_combout )))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux46~13_combout ),
	.datac(\register|Mux46~15_combout ),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~16 .lut_mask = 16'hEE50;
defparam \register|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
cycloneive_lcell_comb \register|Mux46~17 (
// Equation(s):
// \register|Mux46~17_combout  = (\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q ) # ((\register|reg_storage [433])))) # (!\rr2[3]~reg0_q  & (!\rr2[1]~reg0_q  & (\register|reg_storage [177])))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [177]),
	.datad(\register|reg_storage [433]),
	.cin(gnd),
	.combout(\register|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~17 .lut_mask = 16'hBA98;
defparam \register|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneive_lcell_comb \register|Mux46~18 (
// Equation(s):
// \register|Mux46~18_combout  = (\rr2[1]~reg0_q  & ((\register|Mux46~17_combout  & ((\register|reg_storage [497]))) # (!\register|Mux46~17_combout  & (\register|reg_storage [241])))) # (!\rr2[1]~reg0_q  & (((\register|Mux46~17_combout ))))

	.dataa(\register|reg_storage [241]),
	.datab(\register|reg_storage [497]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\register|Mux46~17_combout ),
	.cin(gnd),
	.combout(\register|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~18 .lut_mask = 16'hCFA0;
defparam \register|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneive_lcell_comb \register|Mux46~19 (
// Equation(s):
// \register|Mux46~19_combout  = (\rr2[0]~reg0_q  & ((\register|Mux46~16_combout  & ((\register|Mux46~18_combout ))) # (!\register|Mux46~16_combout  & (\register|Mux46~11_combout )))) # (!\rr2[0]~reg0_q  & (((\register|Mux46~16_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux46~11_combout ),
	.datac(\register|Mux46~16_combout ),
	.datad(\register|Mux46~18_combout ),
	.cin(gnd),
	.combout(\register|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~19 .lut_mask = 16'hF858;
defparam \register|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cycloneive_lcell_comb \register|Mux46~0 (
// Equation(s):
// \register|Mux46~0_combout  = (\rr2[0]~reg0_q  & ((\register|reg_storage [817]) # ((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & (((\register|reg_storage [785] & !\rr2[2]~reg0_q ))))

	.dataa(\register|reg_storage [817]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [785]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~0 .lut_mask = 16'hCCB8;
defparam \register|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \register|Mux46~1 (
// Equation(s):
// \register|Mux46~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux46~0_combout  & (\register|reg_storage [945])) # (!\register|Mux46~0_combout  & ((\register|reg_storage [913]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux46~0_combout ))))

	.dataa(\register|reg_storage [945]),
	.datab(\register|reg_storage [913]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\register|Mux46~0_combout ),
	.cin(gnd),
	.combout(\register|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~1 .lut_mask = 16'hAFC0;
defparam \register|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneive_lcell_comb \register|Mux46~7 (
// Equation(s):
// \register|Mux46~7_combout  = (\rr2[2]~reg0_q  & (((\register|reg_storage [983]) # (\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [849] & ((!\rr2[0]~reg0_q ))))

	.dataa(\register|reg_storage [849]),
	.datab(\register|reg_storage [983]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~7 .lut_mask = 16'hF0CA;
defparam \register|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \register|Mux46~8 (
// Equation(s):
// \register|Mux46~8_combout  = (\rr2[0]~reg0_q  & ((\register|Mux46~7_combout  & (\register|reg_storage [1009])) # (!\register|Mux46~7_combout  & ((\register|reg_storage [881]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux46~7_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [1009]),
	.datac(\register|reg_storage [881]),
	.datad(\register|Mux46~7_combout ),
	.cin(gnd),
	.combout(\register|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~8 .lut_mask = 16'hDDA0;
defparam \register|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneive_lcell_comb \register|Mux46~2 (
// Equation(s):
// \register|Mux46~2_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [721])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [593])))))

	.dataa(\register|reg_storage [721]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [593]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~2 .lut_mask = 16'hEE30;
defparam \register|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneive_lcell_comb \register|Mux46~3 (
// Equation(s):
// \register|Mux46~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux46~2_combout  & ((\register|reg_storage [753]))) # (!\register|Mux46~2_combout  & (\register|reg_storage [625])))) # (!\rr2[0]~reg0_q  & (((\register|Mux46~2_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [625]),
	.datac(\register|reg_storage [753]),
	.datad(\register|Mux46~2_combout ),
	.cin(gnd),
	.combout(\register|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~3 .lut_mask = 16'hF588;
defparam \register|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneive_lcell_comb \register|Mux46~4 (
// Equation(s):
// \register|Mux46~4_combout  = (\rr2[2]~reg0_q  & (\rr2[0]~reg0_q )) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [561]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [529]))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [529]),
	.datad(\register|reg_storage [561]),
	.cin(gnd),
	.combout(\register|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~4 .lut_mask = 16'hDC98;
defparam \register|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneive_lcell_comb \register|Mux46~5 (
// Equation(s):
// \register|Mux46~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux46~4_combout  & ((\register|reg_storage [689]))) # (!\register|Mux46~4_combout  & (\register|reg_storage [657])))) # (!\rr2[2]~reg0_q  & (((\register|Mux46~4_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [657]),
	.datac(\register|reg_storage [689]),
	.datad(\register|Mux46~4_combout ),
	.cin(gnd),
	.combout(\register|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~5 .lut_mask = 16'hF588;
defparam \register|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneive_lcell_comb \register|Mux46~6 (
// Equation(s):
// \register|Mux46~6_combout  = (\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q ) # ((\register|Mux46~3_combout )))) # (!\rr2[1]~reg0_q  & (!\rr2[3]~reg0_q  & ((\register|Mux46~5_combout ))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux46~3_combout ),
	.datad(\register|Mux46~5_combout ),
	.cin(gnd),
	.combout(\register|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~6 .lut_mask = 16'hB9A8;
defparam \register|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \register|Mux46~9 (
// Equation(s):
// \register|Mux46~9_combout  = (\rr2[3]~reg0_q  & ((\register|Mux46~6_combout  & ((\register|Mux46~8_combout ))) # (!\register|Mux46~6_combout  & (\register|Mux46~1_combout )))) # (!\rr2[3]~reg0_q  & (((\register|Mux46~6_combout ))))

	.dataa(\register|Mux46~1_combout ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|Mux46~8_combout ),
	.datad(\register|Mux46~6_combout ),
	.cin(gnd),
	.combout(\register|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~9 .lut_mask = 16'hF388;
defparam \register|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \register|Mux46~20 (
// Equation(s):
// \register|Mux46~20_combout  = (\rr2[4]~reg0_q  & ((\register|Mux46~9_combout ))) # (!\rr2[4]~reg0_q  & (\register|Mux46~19_combout ))

	.dataa(gnd),
	.datab(\rr2[4]~reg0_q ),
	.datac(\register|Mux46~19_combout ),
	.datad(\register|Mux46~9_combout ),
	.cin(gnd),
	.combout(\register|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux46~20 .lut_mask = 16'hFC30;
defparam \register|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\WideNor0~0_combout  & ((\r2[17]~reg0_q ) # ((!\Equal2~0_combout  & \register|Mux46~20_combout )))) # (!\WideNor0~0_combout  & (!\Equal2~0_combout  & ((\register|Mux46~20_combout ))))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\r2[17]~reg0_q ),
	.datad(\register|Mux46~20_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hB3A0;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N3
dffeas \r2[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(gnd),
	.ena(\r2[13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[17]~reg0 .is_wysiwyg = "true";
defparam \r2[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneive_lcell_comb \my_alu|Selector3~0 (
// Equation(s):
// \my_alu|Selector3~0_combout  = (\my_alu|Selector4~2_combout  & (((\my_alu|Mult0|auto_generated|op_1~22_combout )) # (!\my_alu|Selector4~1_combout ))) # (!\my_alu|Selector4~2_combout  & (\my_alu|Selector4~1_combout  & ((\my_alu|SRL_8~58_combout ))))

	.dataa(\my_alu|Selector4~2_combout ),
	.datab(\my_alu|Selector4~1_combout ),
	.datac(\my_alu|Mult0|auto_generated|op_1~22_combout ),
	.datad(\my_alu|SRL_8~58_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~0 .lut_mask = 16'hE6A2;
defparam \my_alu|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N14
cycloneive_lcell_comb \my_alu|Selector3~1 (
// Equation(s):
// \my_alu|Selector3~1_combout  = (\my_alu|Selector30~6_combout  & (((!\my_alu|SLL_8~2_combout )))) # (!\my_alu|Selector30~6_combout  & ((\my_alu|SLL_8~2_combout  & ((\my_alu|SLL_2~48_combout ))) # (!\my_alu|SLL_8~2_combout  & (\my_alu|SLL_1~4_combout ))))

	.dataa(\my_alu|SLL_1~4_combout ),
	.datab(\my_alu|SLL_2~48_combout ),
	.datac(\my_alu|Selector30~6_combout ),
	.datad(\my_alu|SLL_8~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~1 .lut_mask = 16'h0CFA;
defparam \my_alu|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N16
cycloneive_lcell_comb \my_alu|Selector3~2 (
// Equation(s):
// \my_alu|Selector3~2_combout  = (\my_alu|Selector3~1_combout  & ((\my_alu|SLL_1~2_combout ) # ((!\my_alu|Selector30~6_combout )))) # (!\my_alu|Selector3~1_combout  & (((\my_alu|Selector30~6_combout  & \my_alu|SLL_4~16_combout ))))

	.dataa(\my_alu|SLL_1~2_combout ),
	.datab(\my_alu|Selector3~1_combout ),
	.datac(\my_alu|Selector30~6_combout ),
	.datad(\my_alu|SLL_4~16_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~2 .lut_mask = 16'hBC8C;
defparam \my_alu|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneive_lcell_comb \my_alu|Selector3~3 (
// Equation(s):
// \my_alu|Selector3~3_combout  = (\my_alu|Selector3~0_combout  & (((\my_alu|SLL_8~16_combout )) # (!\my_alu|Selector4~0_combout ))) # (!\my_alu|Selector3~0_combout  & (\my_alu|Selector4~0_combout  & ((\my_alu|Selector3~2_combout ))))

	.dataa(\my_alu|Selector3~0_combout ),
	.datab(\my_alu|Selector4~0_combout ),
	.datac(\my_alu|SLL_8~16_combout ),
	.datad(\my_alu|Selector3~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~3 .lut_mask = 16'hE6A2;
defparam \my_alu|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N26
cycloneive_lcell_comb \my_alu|Add0~58 (
// Equation(s):
// \my_alu|Add0~58_combout  = (\r1[29]~reg0_Duplicate_1_q  & ((\r2[29]~reg0_q  & (\my_alu|Add0~57  & VCC)) # (!\r2[29]~reg0_q  & (!\my_alu|Add0~57 )))) # (!\r1[29]~reg0_Duplicate_1_q  & ((\r2[29]~reg0_q  & (!\my_alu|Add0~57 )) # (!\r2[29]~reg0_q  & 
// ((\my_alu|Add0~57 ) # (GND)))))
// \my_alu|Add0~59  = CARRY((\r1[29]~reg0_Duplicate_1_q  & (!\r2[29]~reg0_q  & !\my_alu|Add0~57 )) # (!\r1[29]~reg0_Duplicate_1_q  & ((!\my_alu|Add0~57 ) # (!\r2[29]~reg0_q ))))

	.dataa(\r1[29]~reg0_Duplicate_1_q ),
	.datab(\r2[29]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|Add0~57 ),
	.combout(\my_alu|Add0~58_combout ),
	.cout(\my_alu|Add0~59 ));
// synopsys translate_off
defparam \my_alu|Add0~58 .lut_mask = 16'h9617;
defparam \my_alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \my_alu|Selector3~4 (
// Equation(s):
// \my_alu|Selector3~4_combout  = (\alu_control[0]~reg0_q  & (!\alu_control[1]~reg0_q  & (\r1[29]~reg0_Duplicate_1_q  & \r2[29]~reg0_q ))) # (!\alu_control[0]~reg0_q  & ((\alu_control[1]~reg0_q ) # ((\r1[29]~reg0_Duplicate_1_q ) # (\r2[29]~reg0_q ))))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\r1[29]~reg0_Duplicate_1_q ),
	.datad(\r2[29]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~4 .lut_mask = 16'h7554;
defparam \my_alu|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \my_alu|Selector3~5 (
// Equation(s):
// \my_alu|Selector3~5_combout  = (\my_alu|Selector3~4_combout  & (((\my_alu|Add1~58_combout ) # (!\alu_control[1]~reg0_q )))) # (!\my_alu|Selector3~4_combout  & (\my_alu|Add0~58_combout  & ((\alu_control[1]~reg0_q ))))

	.dataa(\my_alu|Add0~58_combout ),
	.datab(\my_alu|Selector3~4_combout ),
	.datac(\my_alu|Add1~58_combout ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~5 .lut_mask = 16'hE2CC;
defparam \my_alu|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \my_alu|result~29 (
// Equation(s):
// \my_alu|result~29_combout  = \r1[29]~reg0_Duplicate_1_q  $ (\r2[29]~reg0_q )

	.dataa(gnd),
	.datab(\r1[29]~reg0_Duplicate_1_q ),
	.datac(\r2[29]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|result~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~29 .lut_mask = 16'h3C3C;
defparam \my_alu|result~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \my_alu|Selector3~6 (
// Equation(s):
// \my_alu|Selector3~6_combout  = (\my_alu|Selector12~1_combout  & ((\my_alu|Selector12~2_combout  & ((\my_alu|result~29_combout ))) # (!\my_alu|Selector12~2_combout  & (\my_alu|Selector3~5_combout )))) # (!\my_alu|Selector12~1_combout  & 
// (((!\my_alu|Selector12~2_combout ))))

	.dataa(\my_alu|Selector3~5_combout ),
	.datab(\my_alu|Selector12~1_combout ),
	.datac(\my_alu|result~29_combout ),
	.datad(\my_alu|Selector12~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~6 .lut_mask = 16'hC0BB;
defparam \my_alu|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \my_alu|Selector3~7 (
// Equation(s):
// \my_alu|Selector3~7_combout  = (\my_alu|Selector12~0_combout  & ((\my_alu|Selector3~6_combout  & ((\my_alu|SRL_8~48_combout ))) # (!\my_alu|Selector3~6_combout  & (\r1[31]~reg0_Duplicate_1_q )))) # (!\my_alu|Selector12~0_combout  & 
// (((\my_alu|Selector3~6_combout ))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\my_alu|Selector12~0_combout ),
	.datac(\my_alu|SRL_8~48_combout ),
	.datad(\my_alu|Selector3~6_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~7 .lut_mask = 16'hF388;
defparam \my_alu|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneive_lcell_comb \my_alu|Selector3~8 (
// Equation(s):
// \my_alu|Selector3~8_combout  = (\my_alu|Selector4~12_combout  & ((\my_alu|Selector4~13_combout  & ((\my_alu|Add2~34_combout ))) # (!\my_alu|Selector4~13_combout  & (\my_alu|Selector3~7_combout )))) # (!\my_alu|Selector4~12_combout  & 
// (((\my_alu|Selector4~13_combout ))))

	.dataa(\my_alu|Selector3~7_combout ),
	.datab(\my_alu|Add2~34_combout ),
	.datac(\my_alu|Selector4~12_combout ),
	.datad(\my_alu|Selector4~13_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~8 .lut_mask = 16'hCFA0;
defparam \my_alu|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneive_lcell_comb \my_alu|Selector3~9 (
// Equation(s):
// \my_alu|Selector3~9_combout  = (\my_alu|Selector4~7_combout  & (((\my_alu|Selector3~8_combout )))) # (!\my_alu|Selector4~7_combout  & ((\my_alu|Selector3~8_combout  & (\r2[17]~reg0_q )) # (!\my_alu|Selector3~8_combout  & ((\my_alu|Selector3~3_combout 
// )))))

	.dataa(\r2[17]~reg0_q ),
	.datab(\my_alu|Selector4~7_combout ),
	.datac(\my_alu|Selector3~3_combout ),
	.datad(\my_alu|Selector3~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector3~9 .lut_mask = 16'hEE30;
defparam \my_alu|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneive_lcell_comb \my_alu|result[29] (
// Equation(s):
// \my_alu|result [29] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [29])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector3~9_combout )))

	.dataa(\my_alu|result [29]),
	.datab(gnd),
	.datac(\my_alu|Selector3~9_combout ),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [29]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[29] .lut_mask = 16'hAAF0;
defparam \my_alu|result[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\my_alu|result [29]) # (!\S[2]~reg0_q )

	.dataa(\S[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_alu|result [29]),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'hFF55;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \wd[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[29]~reg0 .is_wysiwyg = "true";
defparam \wd[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \register|reg_storage[541] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[29]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [541]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[541] .is_wysiwyg = "true";
defparam \register|reg_storage[541] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \register|Mux2~17 (
// Equation(s):
// \register|Mux2~17_combout  = (\rr1[1]~reg0_q  & (\rr1[0]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [573]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [541]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [541]),
	.datad(\register|reg_storage [573]),
	.cin(gnd),
	.combout(\register|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~17 .lut_mask = 16'hDC98;
defparam \register|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
cycloneive_lcell_comb \register|Mux2~18 (
// Equation(s):
// \register|Mux2~18_combout  = (\register|Mux2~17_combout  & (((\register|reg_storage [637])) # (!\rr1[1]~reg0_q ))) # (!\register|Mux2~17_combout  & (\rr1[1]~reg0_q  & ((\register|reg_storage [605]))))

	.dataa(\register|Mux2~17_combout ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [637]),
	.datad(\register|reg_storage [605]),
	.cin(gnd),
	.combout(\register|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~18 .lut_mask = 16'hE6A2;
defparam \register|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cycloneive_lcell_comb \register|Mux2~15 (
// Equation(s):
// \register|Mux2~15_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [733])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [669])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [733]),
	.datac(\register|reg_storage [669]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~15 .lut_mask = 16'hEE50;
defparam \register|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneive_lcell_comb \register|Mux2~16 (
// Equation(s):
// \register|Mux2~16_combout  = (\rr1[0]~reg0_q  & ((\register|Mux2~15_combout  & (\register|reg_storage [765])) # (!\register|Mux2~15_combout  & ((\register|reg_storage [701]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux2~15_combout ))))

	.dataa(\register|reg_storage [765]),
	.datab(\register|reg_storage [701]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\register|Mux2~15_combout ),
	.cin(gnd),
	.combout(\register|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~16 .lut_mask = 16'hAFC0;
defparam \register|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneive_lcell_comb \register|Mux2~19 (
// Equation(s):
// \register|Mux2~19_combout  = (\register|Mux2~0_combout  & ((\register|Mux2~1_combout ) # ((\register|Mux2~16_combout )))) # (!\register|Mux2~0_combout  & (!\register|Mux2~1_combout  & (\register|Mux2~18_combout )))

	.dataa(\register|Mux2~0_combout ),
	.datab(\register|Mux2~1_combout ),
	.datac(\register|Mux2~18_combout ),
	.datad(\register|Mux2~16_combout ),
	.cin(gnd),
	.combout(\register|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~19 .lut_mask = 16'hBA98;
defparam \register|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneive_lcell_comb \register|Mux2~20 (
// Equation(s):
// \register|Mux2~20_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [861])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [797])))))

	.dataa(\register|reg_storage [861]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [797]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~20 .lut_mask = 16'hEE30;
defparam \register|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneive_lcell_comb \register|Mux2~21 (
// Equation(s):
// \register|Mux2~21_combout  = (\rr1[0]~reg0_q  & ((\register|Mux2~20_combout  & ((\register|reg_storage [893]))) # (!\register|Mux2~20_combout  & (\register|reg_storage [829])))) # (!\rr1[0]~reg0_q  & (((\register|Mux2~20_combout ))))

	.dataa(\register|reg_storage [829]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [893]),
	.datad(\register|Mux2~20_combout ),
	.cin(gnd),
	.combout(\register|Mux2~21_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~21 .lut_mask = 16'hF388;
defparam \register|Mux2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneive_lcell_comb \register|Mux2~22 (
// Equation(s):
// \register|Mux2~22_combout  = (\register|Mux2~3_combout  & ((\register|Mux2~4_combout  & (\register|reg_storage [1021])) # (!\register|Mux2~4_combout  & ((\register|Mux2~21_combout ))))) # (!\register|Mux2~3_combout  & (!\register|Mux2~4_combout ))

	.dataa(\register|Mux2~3_combout ),
	.datab(\register|Mux2~4_combout ),
	.datac(\register|reg_storage [1021]),
	.datad(\register|Mux2~21_combout ),
	.cin(gnd),
	.combout(\register|Mux2~22_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~22 .lut_mask = 16'hB391;
defparam \register|Mux2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneive_lcell_comb \register|Mux2~23 (
// Equation(s):
// \register|Mux2~23_combout  = (\register|Mux2~2_combout  & (((\register|Mux2~22_combout )))) # (!\register|Mux2~2_combout  & ((\register|Mux2~22_combout  & (\register|reg_storage [925])) # (!\register|Mux2~22_combout  & ((\register|reg_storage [957])))))

	.dataa(\register|reg_storage [925]),
	.datab(\register|Mux2~2_combout ),
	.datac(\register|reg_storage [957]),
	.datad(\register|Mux2~22_combout ),
	.cin(gnd),
	.combout(\register|Mux2~23_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~23 .lut_mask = 16'hEE30;
defparam \register|Mux2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N16
cycloneive_lcell_comb \register|Mux2~9 (
// Equation(s):
// \register|Mux2~9_combout  = (\rr1[2]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [285]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [29]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [29]),
	.datac(\register|reg_storage [285]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~9 .lut_mask = 16'hFA44;
defparam \register|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N18
cycloneive_lcell_comb \register|Mux2~10 (
// Equation(s):
// \register|Mux2~10_combout  = (\rr1[2]~reg0_q  & ((\register|Mux2~9_combout  & (\register|reg_storage [413])) # (!\register|Mux2~9_combout  & ((\register|reg_storage [157]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux2~9_combout ))))

	.dataa(\register|reg_storage [413]),
	.datab(\register|reg_storage [157]),
	.datac(\rr1[2]~reg0_q ),
	.datad(\register|Mux2~9_combout ),
	.cin(gnd),
	.combout(\register|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~10 .lut_mask = 16'hAFC0;
defparam \register|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneive_lcell_comb \register|Mux2~7 (
// Equation(s):
// \register|Mux2~7_combout  = (\rr1[2]~reg0_q  & ((\rr1[3]~reg0_q ) # ((\register|reg_storage [221])))) # (!\rr1[2]~reg0_q  & (!\rr1[3]~reg0_q  & (\register|reg_storage [93])))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [93]),
	.datad(\register|reg_storage [221]),
	.cin(gnd),
	.combout(\register|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~7 .lut_mask = 16'hBA98;
defparam \register|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneive_lcell_comb \register|Mux2~8 (
// Equation(s):
// \register|Mux2~8_combout  = (\rr1[3]~reg0_q  & ((\register|Mux2~7_combout  & ((\register|reg_storage [477]))) # (!\register|Mux2~7_combout  & (\register|reg_storage [349])))) # (!\rr1[3]~reg0_q  & (((\register|Mux2~7_combout ))))

	.dataa(\register|reg_storage [349]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [477]),
	.datad(\register|Mux2~7_combout ),
	.cin(gnd),
	.combout(\register|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~8 .lut_mask = 16'hF388;
defparam \register|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneive_lcell_comb \register|Mux2~11 (
// Equation(s):
// \register|Mux2~11_combout  = (\rr1[0]~reg0_q  & (\rr1[1]~reg0_q )) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|Mux2~8_combout ))) # (!\rr1[1]~reg0_q  & (\register|Mux2~10_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux2~10_combout ),
	.datad(\register|Mux2~8_combout ),
	.cin(gnd),
	.combout(\register|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~11 .lut_mask = 16'hDC98;
defparam \register|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
cycloneive_lcell_comb \register|Mux2~12 (
// Equation(s):
// \register|Mux2~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [253])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [125])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [253]),
	.datac(\register|reg_storage [125]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~12 .lut_mask = 16'hEE50;
defparam \register|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N8
cycloneive_lcell_comb \register|Mux2~13 (
// Equation(s):
// \register|Mux2~13_combout  = (\register|Mux2~12_combout  & ((\register|reg_storage [509]) # ((!\rr1[3]~reg0_q )))) # (!\register|Mux2~12_combout  & (((\register|reg_storage [381] & \rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [509]),
	.datab(\register|Mux2~12_combout ),
	.datac(\register|reg_storage [381]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~13 .lut_mask = 16'hB8CC;
defparam \register|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N26
cycloneive_lcell_comb \register|Mux2~5 (
// Equation(s):
// \register|Mux2~5_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [317]) # ((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [61] & !\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [317]),
	.datab(\register|reg_storage [61]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~5 .lut_mask = 16'hF0AC;
defparam \register|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N24
cycloneive_lcell_comb \register|Mux2~6 (
// Equation(s):
// \register|Mux2~6_combout  = (\rr1[2]~reg0_q  & ((\register|Mux2~5_combout  & (\register|reg_storage [445])) # (!\register|Mux2~5_combout  & ((\register|reg_storage [189]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux2~5_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [445]),
	.datac(\register|reg_storage [189]),
	.datad(\register|Mux2~5_combout ),
	.cin(gnd),
	.combout(\register|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~6 .lut_mask = 16'hDDA0;
defparam \register|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneive_lcell_comb \register|Mux2~14 (
// Equation(s):
// \register|Mux2~14_combout  = (\rr1[0]~reg0_q  & ((\register|Mux2~11_combout  & (\register|Mux2~13_combout )) # (!\register|Mux2~11_combout  & ((\register|Mux2~6_combout ))))) # (!\rr1[0]~reg0_q  & (\register|Mux2~11_combout ))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux2~11_combout ),
	.datac(\register|Mux2~13_combout ),
	.datad(\register|Mux2~6_combout ),
	.cin(gnd),
	.combout(\register|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~14 .lut_mask = 16'hE6C4;
defparam \register|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneive_lcell_comb \register|Mux2~24 (
// Equation(s):
// \register|Mux2~24_combout  = (\register|Mux2~19_combout  & (((\register|Mux2~23_combout )) # (!\register|Mux2~1_combout ))) # (!\register|Mux2~19_combout  & (\register|Mux2~1_combout  & ((\register|Mux2~14_combout ))))

	.dataa(\register|Mux2~19_combout ),
	.datab(\register|Mux2~1_combout ),
	.datac(\register|Mux2~23_combout ),
	.datad(\register|Mux2~14_combout ),
	.cin(gnd),
	.combout(\register|Mux2~24_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux2~24 .lut_mask = 16'hE6A2;
defparam \register|Mux2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneive_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = (\S[1]~reg0_q  & \register|Mux2~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~reg0_q ),
	.datad(\register|Mux2~24_combout ),
	.cin(gnd),
	.combout(\Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~0 .lut_mask = 16'hF000;
defparam \Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N3
dffeas \r1[29]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector98~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[29]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[29]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[29]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N16
cycloneive_lcell_comb \my_alu|Selector2~2 (
// Equation(s):
// \my_alu|Selector2~2_combout  = (\alu_control[0]~reg0_q  & ((\alu_control[1]~reg0_q ) # ((\r1[30]~reg0_Duplicate_1_q  & \r2[30]~reg0_q )))) # (!\alu_control[0]~reg0_q  & (!\alu_control[1]~reg0_q  & ((\r1[30]~reg0_Duplicate_1_q ) # (\r2[30]~reg0_q ))))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\r1[30]~reg0_Duplicate_1_q ),
	.datad(\r2[30]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~2 .lut_mask = 16'hB998;
defparam \my_alu|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N14
cycloneive_lcell_comb \my_alu|Selector2~3 (
// Equation(s):
// \my_alu|Selector2~3_combout  = (\my_alu|Selector2~2_combout  & ((\my_alu|Add0~60_combout ) # ((!\alu_control[1]~reg0_q )))) # (!\my_alu|Selector2~2_combout  & (((\alu_control[1]~reg0_q  & \my_alu|Add1~60_combout ))))

	.dataa(\my_alu|Add0~60_combout ),
	.datab(\my_alu|Selector2~2_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Add1~60_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~3 .lut_mask = 16'hBC8C;
defparam \my_alu|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
cycloneive_lcell_comb \my_alu|result~2 (
// Equation(s):
// \my_alu|result~2_combout  = (\r2[3]~reg0_q ) # ((\my_alu|SLL_4~0_combout ) # (\r2[4]~reg0_q ))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SLL_4~0_combout ),
	.datac(\r2[4]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~2 .lut_mask = 16'hFEFE;
defparam \my_alu|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N4
cycloneive_lcell_comb \my_alu|Selector2~0 (
// Equation(s):
// \my_alu|Selector2~0_combout  = (\my_alu|result~2_combout  & ((\alu_control[0]~reg0_q  & ((\r1[30]~reg0_Duplicate_1_q ))) # (!\alu_control[0]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q )))) # (!\my_alu|result~2_combout  & (((\r1[30]~reg0_Duplicate_1_q ))))

	.dataa(\my_alu|result~2_combout ),
	.datab(\r1[31]~reg0_Duplicate_1_q ),
	.datac(\r1[30]~reg0_Duplicate_1_q ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~0 .lut_mask = 16'hF0D8;
defparam \my_alu|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
cycloneive_lcell_comb \my_alu|Selector2~1 (
// Equation(s):
// \my_alu|Selector2~1_combout  = (\alu_control[0]~reg0_q  & (\alu_control[1]~reg0_q  & (\my_alu|Selector2~0_combout  $ (\r2[30]~reg0_q )))) # (!\alu_control[0]~reg0_q  & (\my_alu|Selector2~0_combout  & (!\alu_control[1]~reg0_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\my_alu|Selector2~0_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\r2[30]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~1 .lut_mask = 16'h2484;
defparam \my_alu|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N12
cycloneive_lcell_comb \my_alu|Selector2~4 (
// Equation(s):
// \my_alu|Selector2~4_combout  = (\alu_control[2]~reg0_q  & ((\my_alu|Selector2~3_combout ) # ((!\alu_control[3]~reg0_q )))) # (!\alu_control[2]~reg0_q  & (((\my_alu|Selector2~1_combout  & \alu_control[3]~reg0_q ))))

	.dataa(\my_alu|Selector2~3_combout ),
	.datab(\my_alu|Selector2~1_combout ),
	.datac(\alu_control[2]~reg0_q ),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~4 .lut_mask = 16'hACF0;
defparam \my_alu|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N10
cycloneive_lcell_comb \my_alu|result~31 (
// Equation(s):
// \my_alu|result~31_combout  = (!\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & ((\r1[29]~reg0_Duplicate_1_q ))) # (!\r2[0]~reg0_q  & (\r1[30]~reg0_Duplicate_1_q ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[30]~reg0_Duplicate_1_q ),
	.datac(\r1[29]~reg0_Duplicate_1_q ),
	.datad(\r2[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~31 .lut_mask = 16'h5044;
defparam \my_alu|result~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N4
cycloneive_lcell_comb \my_alu|result~32 (
// Equation(s):
// \my_alu|result~32_combout  = (!\r2[2]~reg0_q  & ((\my_alu|result~31_combout ) # ((\my_alu|SLL_1~3_combout  & \r2[1]~reg0_q ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SLL_1~3_combout ),
	.datac(\r2[1]~reg0_q ),
	.datad(\my_alu|result~31_combout ),
	.cin(gnd),
	.combout(\my_alu|result~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~32 .lut_mask = 16'h5540;
defparam \my_alu|result~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N22
cycloneive_lcell_comb \my_alu|result~33 (
// Equation(s):
// \my_alu|result~33_combout  = (!\r2[3]~reg0_q  & ((\my_alu|result~32_combout ) # ((\my_alu|SLL_2~50_combout  & \r2[2]~reg0_q ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SLL_2~50_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|result~32_combout ),
	.cin(gnd),
	.combout(\my_alu|result~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~33 .lut_mask = 16'h5540;
defparam \my_alu|result~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N20
cycloneive_lcell_comb \my_alu|result~30 (
// Equation(s):
// \my_alu|result~30_combout  = (\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & ((\my_alu|SLL_2~34_combout ))) # (!\r2[2]~reg0_q  & (\my_alu|SLL_2~42_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SLL_2~42_combout ),
	.datac(\r2[2]~reg0_q ),
	.datad(\my_alu|SLL_2~34_combout ),
	.cin(gnd),
	.combout(\my_alu|result~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~30 .lut_mask = 16'hA808;
defparam \my_alu|result~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N28
cycloneive_lcell_comb \my_alu|result~34 (
// Equation(s):
// \my_alu|result~34_combout  = (\r2[4]~reg0_q  & (((\my_alu|SLL_8~18_combout )))) # (!\r2[4]~reg0_q  & ((\my_alu|result~33_combout ) # ((\my_alu|result~30_combout ))))

	.dataa(\my_alu|result~33_combout ),
	.datab(\my_alu|SLL_8~18_combout ),
	.datac(\r2[4]~reg0_q ),
	.datad(\my_alu|result~30_combout ),
	.cin(gnd),
	.combout(\my_alu|result~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~34 .lut_mask = 16'hCFCA;
defparam \my_alu|result~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N18
cycloneive_lcell_comb \my_alu|result~12 (
// Equation(s):
// \my_alu|result~12_combout  = (!\r2[1]~reg0_q  & (!\r2[3]~reg0_q  & (!\r2[4]~reg0_q  & !\r2[2]~reg0_q )))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r2[3]~reg0_q ),
	.datac(\r2[4]~reg0_q ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~12 .lut_mask = 16'h0001;
defparam \my_alu|result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N18
cycloneive_lcell_comb \my_alu|result~41 (
// Equation(s):
// \my_alu|result~41_combout  = (\my_alu|result~12_combout  & ((\r2[0]~reg0_q  & (\r1[31]~reg0_Duplicate_1_q )) # (!\r2[0]~reg0_q  & ((\r1[30]~reg0_Duplicate_1_q )))))

	.dataa(\r1[31]~reg0_Duplicate_1_q ),
	.datab(\my_alu|result~12_combout ),
	.datac(\r2[0]~reg0_q ),
	.datad(\r1[30]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|result~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~41 .lut_mask = 16'h8C80;
defparam \my_alu|result~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneive_lcell_comb \my_alu|Selector2~6 (
// Equation(s):
// \my_alu|Selector2~6_combout  = (\alu_control[0]~reg0_q  & (((\my_alu|result~41_combout ) # (!\alu_control[1]~reg0_q )))) # (!\alu_control[0]~reg0_q  & (\my_alu|result~34_combout  & (\alu_control[1]~reg0_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\my_alu|result~34_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|result~41_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~6 .lut_mask = 16'hEA4A;
defparam \my_alu|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N8
cycloneive_lcell_comb \my_alu|Selector2~7 (
// Equation(s):
// \my_alu|Selector2~7_combout  = (\my_alu|Selector2~6_combout  & (((\alu_control[1]~reg0_q ) # (\my_alu|Mult0|auto_generated|op_1~24_combout )))) # (!\my_alu|Selector2~6_combout  & (\r2[18]~reg0_q  & (!\alu_control[1]~reg0_q )))

	.dataa(\r2[18]~reg0_q ),
	.datab(\my_alu|Selector2~6_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~7 .lut_mask = 16'hCEC2;
defparam \my_alu|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneive_lcell_comb \my_alu|Selector2~5 (
// Equation(s):
// \my_alu|Selector2~5_combout  = (\my_alu|Add2~36_combout  & (\alu_control[1]~reg0_q  & \alu_control[0]~reg0_q ))

	.dataa(gnd),
	.datab(\my_alu|Add2~36_combout ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~5 .lut_mask = 16'hC000;
defparam \my_alu|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
cycloneive_lcell_comb \my_alu|Selector2~8 (
// Equation(s):
// \my_alu|Selector2~8_combout  = (\my_alu|Selector2~4_combout  & (((\my_alu|Selector2~7_combout )))) # (!\my_alu|Selector2~4_combout  & (\my_alu|Selector2~5_combout  & ((\my_alu|Selector2~7_combout ) # (!\my_alu|Selector2~6_combout ))))

	.dataa(\my_alu|Selector2~6_combout ),
	.datab(\my_alu|Selector2~4_combout ),
	.datac(\my_alu|Selector2~7_combout ),
	.datad(\my_alu|Selector2~5_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~8 .lut_mask = 16'hF1C0;
defparam \my_alu|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneive_lcell_comb \my_alu|Selector2~9 (
// Equation(s):
// \my_alu|Selector2~9_combout  = (\alu_control[4]~reg0_q  & ((\alu_control[3]~reg0_q  & (\my_alu|Selector2~4_combout )) # (!\alu_control[3]~reg0_q  & ((\my_alu|Selector2~8_combout )))))

	.dataa(\my_alu|Selector2~4_combout ),
	.datab(\alu_control[4]~reg0_q ),
	.datac(\my_alu|Selector2~8_combout ),
	.datad(\alu_control[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector2~9 .lut_mask = 16'h88C0;
defparam \my_alu|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N2
cycloneive_lcell_comb \my_alu|result[30] (
// Equation(s):
// \my_alu|result [30] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [30]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector2~9_combout ))

	.dataa(\my_alu|Selector2~9_combout ),
	.datab(\my_alu|result [30]),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [30]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[30] .lut_mask = 16'hCCAA;
defparam \my_alu|result[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\my_alu|result [30]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [30]),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hFF33;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N1
dffeas \wd[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[30]~reg0 .is_wysiwyg = "true";
defparam \wd[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N11
dffeas \register|reg_storage[766] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[30]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [766]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[766] .is_wysiwyg = "true";
defparam \register|reg_storage[766] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \register|Mux1~0 (
// Equation(s):
// \register|Mux1~0_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [702]) # ((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [670] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [702]),
	.datac(\register|reg_storage [670]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~0 .lut_mask = 16'hAAD8;
defparam \register|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \register|Mux1~1 (
// Equation(s):
// \register|Mux1~1_combout  = (\rr1[1]~reg0_q  & ((\register|Mux1~0_combout  & (\register|reg_storage [766])) # (!\register|Mux1~0_combout  & ((\register|reg_storage [734]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux1~0_combout ))))

	.dataa(\register|reg_storage [766]),
	.datab(\register|reg_storage [734]),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux1~0_combout ),
	.cin(gnd),
	.combout(\register|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~1 .lut_mask = 16'hAFC0;
defparam \register|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneive_lcell_comb \register|Mux1~15 (
// Equation(s):
// \register|Mux1~15_combout  = (\rr1[1]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [830])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [798])))))

	.dataa(\register|reg_storage [830]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [798]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~15 .lut_mask = 16'hEE30;
defparam \register|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneive_lcell_comb \register|Mux1~16 (
// Equation(s):
// \register|Mux1~16_combout  = (\rr1[1]~reg0_q  & ((\register|Mux1~15_combout  & ((\register|reg_storage [894]))) # (!\register|Mux1~15_combout  & (\register|reg_storage [862])))) # (!\rr1[1]~reg0_q  & (((\register|Mux1~15_combout ))))

	.dataa(\register|reg_storage [862]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [894]),
	.datad(\register|Mux1~15_combout ),
	.cin(gnd),
	.combout(\register|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~16 .lut_mask = 16'hF388;
defparam \register|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneive_lcell_comb \register|Mux1~17 (
// Equation(s):
// \register|Mux1~17_combout  = (\register|Mux2~3_combout  & ((\register|Mux2~4_combout  & (\register|reg_storage [1022])) # (!\register|Mux2~4_combout  & ((\register|Mux1~16_combout ))))) # (!\register|Mux2~3_combout  & (!\register|Mux2~4_combout ))

	.dataa(\register|Mux2~3_combout ),
	.datab(\register|Mux2~4_combout ),
	.datac(\register|reg_storage [1022]),
	.datad(\register|Mux1~16_combout ),
	.cin(gnd),
	.combout(\register|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~17 .lut_mask = 16'hB391;
defparam \register|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneive_lcell_comb \register|Mux1~18 (
// Equation(s):
// \register|Mux1~18_combout  = (\register|Mux2~2_combout  & (((\register|Mux1~17_combout )))) # (!\register|Mux2~2_combout  & ((\register|Mux1~17_combout  & (\register|reg_storage [926])) # (!\register|Mux1~17_combout  & ((\register|reg_storage [958])))))

	.dataa(\register|reg_storage [926]),
	.datab(\register|Mux2~2_combout ),
	.datac(\register|reg_storage [958]),
	.datad(\register|Mux1~17_combout ),
	.cin(gnd),
	.combout(\register|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~18 .lut_mask = 16'hEE30;
defparam \register|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N2
cycloneive_lcell_comb \register|Mux1~9 (
// Equation(s):
// \register|Mux1~9_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [254])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [126])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [254]),
	.datac(\register|reg_storage [126]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~9 .lut_mask = 16'hEE50;
defparam \register|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
cycloneive_lcell_comb \register|Mux1~10 (
// Equation(s):
// \register|Mux1~10_combout  = (\rr1[3]~reg0_q  & ((\register|Mux1~9_combout  & ((\register|reg_storage [510]))) # (!\register|Mux1~9_combout  & (\register|reg_storage [382])))) # (!\rr1[3]~reg0_q  & (((\register|Mux1~9_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [382]),
	.datac(\register|reg_storage [510]),
	.datad(\register|Mux1~9_combout ),
	.cin(gnd),
	.combout(\register|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~10 .lut_mask = 16'hF588;
defparam \register|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N0
cycloneive_lcell_comb \register|Mux1~6 (
// Equation(s):
// \register|Mux1~6_combout  = (\rr1[2]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[3]~reg0_q  & (\register|reg_storage [286])) # (!\rr1[3]~reg0_q  & ((\register|reg_storage [30])))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [286]),
	.datac(\register|reg_storage [30]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~6 .lut_mask = 16'hEE50;
defparam \register|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N16
cycloneive_lcell_comb \register|Mux1~7 (
// Equation(s):
// \register|Mux1~7_combout  = (\register|Mux1~6_combout  & (((\register|reg_storage [414]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux1~6_combout  & (\register|reg_storage [158] & ((\rr1[2]~reg0_q ))))

	.dataa(\register|Mux1~6_combout ),
	.datab(\register|reg_storage [158]),
	.datac(\register|reg_storage [414]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~7 .lut_mask = 16'hE4AA;
defparam \register|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N6
cycloneive_lcell_comb \register|Mux1~4 (
// Equation(s):
// \register|Mux1~4_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [318]) # ((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [62] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [318]),
	.datac(\register|reg_storage [62]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~4 .lut_mask = 16'hAAD8;
defparam \register|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N20
cycloneive_lcell_comb \register|Mux1~5 (
// Equation(s):
// \register|Mux1~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux1~4_combout  & ((\register|reg_storage [446]))) # (!\register|Mux1~4_combout  & (\register|reg_storage [190])))) # (!\rr1[2]~reg0_q  & (((\register|Mux1~4_combout ))))

	.dataa(\register|reg_storage [190]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [446]),
	.datad(\register|Mux1~4_combout ),
	.cin(gnd),
	.combout(\register|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~5 .lut_mask = 16'hF388;
defparam \register|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N14
cycloneive_lcell_comb \register|Mux1~8 (
// Equation(s):
// \register|Mux1~8_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q ) # (\register|Mux1~5_combout )))) # (!\rr1[0]~reg0_q  & (\register|Mux1~7_combout  & (!\rr1[1]~reg0_q )))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux1~7_combout ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux1~5_combout ),
	.cin(gnd),
	.combout(\register|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~8 .lut_mask = 16'hAEA4;
defparam \register|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
cycloneive_lcell_comb \register|Mux1~2 (
// Equation(s):
// \register|Mux1~2_combout  = (\rr1[3]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [222])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [94])))))

	.dataa(\register|reg_storage [222]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [94]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~2 .lut_mask = 16'hEE30;
defparam \register|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
cycloneive_lcell_comb \register|Mux1~3 (
// Equation(s):
// \register|Mux1~3_combout  = (\rr1[3]~reg0_q  & ((\register|Mux1~2_combout  & ((\register|reg_storage [478]))) # (!\register|Mux1~2_combout  & (\register|reg_storage [350])))) # (!\rr1[3]~reg0_q  & (((\register|Mux1~2_combout ))))

	.dataa(\register|reg_storage [350]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [478]),
	.datad(\register|Mux1~2_combout ),
	.cin(gnd),
	.combout(\register|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~3 .lut_mask = 16'hF388;
defparam \register|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N4
cycloneive_lcell_comb \register|Mux1~11 (
// Equation(s):
// \register|Mux1~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux1~8_combout  & (\register|Mux1~10_combout )) # (!\register|Mux1~8_combout  & ((\register|Mux1~3_combout ))))) # (!\rr1[1]~reg0_q  & (((\register|Mux1~8_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux1~10_combout ),
	.datac(\register|Mux1~8_combout ),
	.datad(\register|Mux1~3_combout ),
	.cin(gnd),
	.combout(\register|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~11 .lut_mask = 16'hDAD0;
defparam \register|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \register|Mux1~12 (
// Equation(s):
// \register|Mux1~12_combout  = (\rr1[0]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [606])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [542])))))

	.dataa(\register|reg_storage [606]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [542]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~12 .lut_mask = 16'hEE30;
defparam \register|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneive_lcell_comb \register|Mux1~13 (
// Equation(s):
// \register|Mux1~13_combout  = (\rr1[0]~reg0_q  & ((\register|Mux1~12_combout  & ((\register|reg_storage [638]))) # (!\register|Mux1~12_combout  & (\register|reg_storage [574])))) # (!\rr1[0]~reg0_q  & (((\register|Mux1~12_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [574]),
	.datac(\register|reg_storage [638]),
	.datad(\register|Mux1~12_combout ),
	.cin(gnd),
	.combout(\register|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~13 .lut_mask = 16'hF588;
defparam \register|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N10
cycloneive_lcell_comb \register|Mux1~14 (
// Equation(s):
// \register|Mux1~14_combout  = (\register|Mux2~0_combout  & (\register|Mux2~1_combout )) # (!\register|Mux2~0_combout  & ((\register|Mux2~1_combout  & (\register|Mux1~11_combout )) # (!\register|Mux2~1_combout  & ((\register|Mux1~13_combout )))))

	.dataa(\register|Mux2~0_combout ),
	.datab(\register|Mux2~1_combout ),
	.datac(\register|Mux1~11_combout ),
	.datad(\register|Mux1~13_combout ),
	.cin(gnd),
	.combout(\register|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~14 .lut_mask = 16'hD9C8;
defparam \register|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N0
cycloneive_lcell_comb \register|Mux1~19 (
// Equation(s):
// \register|Mux1~19_combout  = (\register|Mux2~0_combout  & ((\register|Mux1~14_combout  & ((\register|Mux1~18_combout ))) # (!\register|Mux1~14_combout  & (\register|Mux1~1_combout )))) # (!\register|Mux2~0_combout  & (((\register|Mux1~14_combout ))))

	.dataa(\register|Mux2~0_combout ),
	.datab(\register|Mux1~1_combout ),
	.datac(\register|Mux1~18_combout ),
	.datad(\register|Mux1~14_combout ),
	.cin(gnd),
	.combout(\register|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux1~19 .lut_mask = 16'hF588;
defparam \register|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N30
cycloneive_lcell_comb \Selector97~0 (
// Equation(s):
// \Selector97~0_combout  = (\S[1]~reg0_q  & \register|Mux1~19_combout )

	.dataa(\S[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\register|Mux1~19_combout ),
	.cin(gnd),
	.combout(\Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~0 .lut_mask = 16'hAA00;
defparam \Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N31
dffeas \r1[30]~reg0_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector97~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[30]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[30]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \r1[30]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N26
cycloneive_lcell_comb \my_alu|SRL_1~0 (
// Equation(s):
// \my_alu|SRL_1~0_combout  = (\r2[0]~reg0_q  & ((\r1[31]~reg0_Duplicate_1_q ))) # (!\r2[0]~reg0_q  & (\r1[30]~reg0_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[30]~reg0_Duplicate_1_q ),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_1~0 .lut_mask = 16'hFC30;
defparam \my_alu|SRL_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N12
cycloneive_lcell_comb \my_alu|SRL_2~1 (
// Equation(s):
// \my_alu|SRL_2~1_combout  = (\my_alu|SRL_2~0_combout ) # ((\r2[1]~reg0_q  & \my_alu|SRL_1~0_combout ))

	.dataa(\r2[1]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_1~0_combout ),
	.datad(\my_alu|SRL_2~0_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~1 .lut_mask = 16'hFFA0;
defparam \my_alu|SRL_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N26
cycloneive_lcell_comb \my_alu|SRL_8~31 (
// Equation(s):
// \my_alu|SRL_8~31_combout  = (\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & ((\r1[31]~reg0_Duplicate_1_q ))) # (!\r2[2]~reg0_q  & (\my_alu|SRL_2~1_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\my_alu|SRL_2~1_combout ),
	.datac(\r1[31]~reg0_Duplicate_1_q ),
	.datad(\r2[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~31 .lut_mask = 16'hA088;
defparam \my_alu|SRL_8~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N30
cycloneive_lcell_comb \my_alu|SRL_8~32 (
// Equation(s):
// \my_alu|SRL_8~32_combout  = (\my_alu|SRL_8~31_combout ) # ((!\r2[3]~reg0_q  & \my_alu|SRL_4~6_combout ))

	.dataa(\r2[3]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_8~31_combout ),
	.datad(\my_alu|SRL_4~6_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~32 .lut_mask = 16'hF5F0;
defparam \my_alu|SRL_8~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N4
cycloneive_lcell_comb \my_alu|Selector29~1 (
// Equation(s):
// \my_alu|Selector29~1_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [4])

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\my_alu|Mult0|auto_generated|w513w [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~1 .lut_mask = 16'hC0C0;
defparam \my_alu|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N18
cycloneive_lcell_comb \my_alu|Selector29~2 (
// Equation(s):
// \my_alu|Selector29~2_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & ((\my_alu|Add0~8_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Add1~8_combout )))) # (!\alu_control[1]~reg0_q  & (!\alu_control[0]~reg0_q ))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\my_alu|Add1~8_combout ),
	.datad(\my_alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~2 .lut_mask = 16'hB931;
defparam \my_alu|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N20
cycloneive_lcell_comb \my_alu|Selector29~3 (
// Equation(s):
// \my_alu|Selector29~3_combout  = (\alu_control[1]~reg0_q  & (\my_alu|Selector29~2_combout )) # (!\alu_control[1]~reg0_q  & ((\my_alu|Selector29~2_combout  & ((\r1[4]~reg0_Duplicate_2_q ) # (\r2[4]~reg0_q ))) # (!\my_alu|Selector29~2_combout  & 
// (\r1[4]~reg0_Duplicate_2_q  & \r2[4]~reg0_q ))))

	.dataa(\alu_control[1]~reg0_q ),
	.datab(\my_alu|Selector29~2_combout ),
	.datac(\r1[4]~reg0_Duplicate_2_q ),
	.datad(\r2[4]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~3 .lut_mask = 16'hDCC8;
defparam \my_alu|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N14
cycloneive_lcell_comb \my_alu|Selector29~4 (
// Equation(s):
// \my_alu|Selector29~4_combout  = (\my_alu|Selector30~2_combout  & ((\my_alu|Selector30~3_combout  & (\my_alu|Selector29~1_combout )) # (!\my_alu|Selector30~3_combout  & ((\my_alu|Selector29~3_combout ))))) # (!\my_alu|Selector30~2_combout  & 
// (((!\my_alu|Selector30~3_combout ))))

	.dataa(\my_alu|Selector29~1_combout ),
	.datab(\my_alu|Selector29~3_combout ),
	.datac(\my_alu|Selector30~2_combout ),
	.datad(\my_alu|Selector30~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~4 .lut_mask = 16'hA0CF;
defparam \my_alu|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N2
cycloneive_lcell_comb \my_alu|Selector29~5 (
// Equation(s):
// \my_alu|Selector29~5_combout  = (\my_alu|Selector30~1_combout  & ((\my_alu|Selector29~4_combout  & (\my_alu|SRL_8~33_combout )) # (!\my_alu|Selector29~4_combout  & ((\my_alu|SLL_8~4_combout ))))) # (!\my_alu|Selector30~1_combout  & 
// (\my_alu|Selector29~4_combout ))

	.dataa(\my_alu|Selector30~1_combout ),
	.datab(\my_alu|Selector29~4_combout ),
	.datac(\my_alu|SRL_8~33_combout ),
	.datad(\my_alu|SLL_8~4_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~5 .lut_mask = 16'hE6C4;
defparam \my_alu|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N24
cycloneive_lcell_comb \my_alu|Selector29~6 (
// Equation(s):
// \my_alu|Selector29~6_combout  = (\my_alu|Selector30~4_combout  & ((\my_alu|Selector30~5_combout  & ((\r1[4]~reg0_Duplicate_2_q ))) # (!\my_alu|Selector30~5_combout  & (\my_alu|Selector29~5_combout )))) # (!\my_alu|Selector30~4_combout  & 
// (((!\my_alu|Selector30~5_combout ))))

	.dataa(\my_alu|Selector30~4_combout ),
	.datab(\my_alu|Selector29~5_combout ),
	.datac(\my_alu|Selector30~5_combout ),
	.datad(\r1[4]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~6 .lut_mask = 16'hAD0D;
defparam \my_alu|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N28
cycloneive_lcell_comb \my_alu|Selector29~0 (
// Equation(s):
// \my_alu|Selector29~0_combout  = (\alu_control[0]~reg0_q  & (\r1[4]~reg0_Duplicate_2_q  $ (\r2[4]~reg0_q )))

	.dataa(\r1[4]~reg0_Duplicate_2_q ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(gnd),
	.datad(\r2[4]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~0 .lut_mask = 16'h4488;
defparam \my_alu|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
cycloneive_lcell_comb \my_alu|Selector29~7 (
// Equation(s):
// \my_alu|Selector29~7_combout  = (\my_alu|Selector29~6_combout  & (((\my_alu|Selector29~0_combout ) # (!\my_alu|Selector30~0_combout )))) # (!\my_alu|Selector29~6_combout  & (\my_alu|SRL_8~32_combout  & ((\my_alu|Selector30~0_combout ))))

	.dataa(\my_alu|SRL_8~32_combout ),
	.datab(\my_alu|Selector29~6_combout ),
	.datac(\my_alu|Selector29~0_combout ),
	.datad(\my_alu|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~7 .lut_mask = 16'hE2CC;
defparam \my_alu|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N26
cycloneive_lcell_comb \my_alu|SRL_1~2 (
// Equation(s):
// \my_alu|SRL_1~2_combout  = (\r2[0]~reg0_q  & ((\r1[5]~reg0_Duplicate_2_q ))) # (!\r2[0]~reg0_q  & (\r1[4]~reg0_Duplicate_2_q ))

	.dataa(\r1[4]~reg0_Duplicate_2_q ),
	.datab(\r1[5]~reg0_Duplicate_2_q ),
	.datac(\r2[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SRL_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_1~2 .lut_mask = 16'hCACA;
defparam \my_alu|SRL_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N28
cycloneive_lcell_comb \my_alu|SRL_2~11 (
// Equation(s):
// \my_alu|SRL_2~11_combout  = (\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & ((\r1[7]~reg0_Duplicate_2_q ))) # (!\r2[0]~reg0_q  & (\r1[6]~reg0_Duplicate_2_q ))))

	.dataa(\r1[6]~reg0_Duplicate_2_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[7]~reg0_Duplicate_2_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~11 .lut_mask = 16'hE200;
defparam \my_alu|SRL_2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N20
cycloneive_lcell_comb \my_alu|SRL_2~12 (
// Equation(s):
// \my_alu|SRL_2~12_combout  = (\my_alu|SRL_2~11_combout ) # ((!\r2[1]~reg0_q  & \my_alu|SRL_1~2_combout ))

	.dataa(gnd),
	.datab(\r2[1]~reg0_q ),
	.datac(\my_alu|SRL_1~2_combout ),
	.datad(\my_alu|SRL_2~11_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~12 .lut_mask = 16'hFF30;
defparam \my_alu|SRL_2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
cycloneive_lcell_comb \my_alu|Selector29~8 (
// Equation(s):
// \my_alu|Selector29~8_combout  = (\my_alu|Selector26~1_combout  & ((\my_alu|Selector29~7_combout ) # ((\my_alu|Selector26~0_combout )))) # (!\my_alu|Selector26~1_combout  & (((\my_alu|SRL_2~12_combout  & !\my_alu|Selector26~0_combout ))))

	.dataa(\my_alu|Selector29~7_combout ),
	.datab(\my_alu|SRL_2~12_combout ),
	.datac(\my_alu|Selector26~1_combout ),
	.datad(\my_alu|Selector26~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~8 .lut_mask = 16'hF0AC;
defparam \my_alu|Selector29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N26
cycloneive_lcell_comb \my_alu|Selector29~9 (
// Equation(s):
// \my_alu|Selector29~9_combout  = (\my_alu|Selector26~0_combout  & ((\my_alu|Selector29~8_combout  & ((\my_alu|SRL_4~7_combout ))) # (!\my_alu|Selector29~8_combout  & (\my_alu|SRL_2~18_combout )))) # (!\my_alu|Selector26~0_combout  & 
// (\my_alu|Selector29~8_combout ))

	.dataa(\my_alu|Selector26~0_combout ),
	.datab(\my_alu|Selector29~8_combout ),
	.datac(\my_alu|SRL_2~18_combout ),
	.datad(\my_alu|SRL_4~7_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector29~9 .lut_mask = 16'hEC64;
defparam \my_alu|Selector29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N6
cycloneive_lcell_comb \my_alu|result[4] (
// Equation(s):
// \my_alu|result [4] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [4])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector29~9_combout )))

	.dataa(\my_alu|result [4]),
	.datab(\my_alu|Selector29~9_combout ),
	.datac(\my_alu|WideOr0~1clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|result [4]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[4] .lut_mask = 16'hACAC;
defparam \my_alu|result[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N4
cycloneive_lcell_comb \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (\my_alu|result [4]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [4]),
	.cin(gnd),
	.combout(\Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = 16'hFF33;
defparam \Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N5
dffeas \wd[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector65~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[4]~reg0 .is_wysiwyg = "true";
defparam \wd[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \register|reg_storage[970] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[4]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [970]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[970] .is_wysiwyg = "true";
defparam \register|reg_storage[970] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \register|Mux27~7 (
// Equation(s):
// \register|Mux27~7_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [868]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [836] & !\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [868]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [836]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~7 .lut_mask = 16'hCCB8;
defparam \register|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \register|Mux27~8 (
// Equation(s):
// \register|Mux27~8_combout  = (\rr1[2]~reg0_q  & ((\register|Mux27~7_combout  & ((\register|reg_storage [996]))) # (!\register|Mux27~7_combout  & (\register|reg_storage [970])))) # (!\rr1[2]~reg0_q  & (((\register|Mux27~7_combout ))))

	.dataa(\register|reg_storage [970]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [996]),
	.datad(\register|Mux27~7_combout ),
	.cin(gnd),
	.combout(\register|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~8 .lut_mask = 16'hF388;
defparam \register|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \register|Mux27~0 (
// Equation(s):
// \register|Mux27~0_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [612]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [580] & ((!\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [580]),
	.datab(\register|reg_storage [612]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~0 .lut_mask = 16'hF0CA;
defparam \register|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \register|Mux27~1 (
// Equation(s):
// \register|Mux27~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux27~0_combout  & ((\register|reg_storage [740]))) # (!\register|Mux27~0_combout  & (\register|reg_storage [708])))) # (!\rr1[2]~reg0_q  & (((\register|Mux27~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [708]),
	.datac(\register|reg_storage [740]),
	.datad(\register|Mux27~0_combout ),
	.cin(gnd),
	.combout(\register|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~1 .lut_mask = 16'hF588;
defparam \register|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \register|Mux27~2 (
// Equation(s):
// \register|Mux27~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [900])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [772])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [900]),
	.datac(\register|reg_storage [772]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~2 .lut_mask = 16'hEE50;
defparam \register|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \register|Mux27~3 (
// Equation(s):
// \register|Mux27~3_combout  = (\register|Mux27~2_combout  & (((\register|reg_storage [932]) # (!\rr1[0]~reg0_q )))) # (!\register|Mux27~2_combout  & (\register|reg_storage [804] & ((\rr1[0]~reg0_q ))))

	.dataa(\register|Mux27~2_combout ),
	.datab(\register|reg_storage [804]),
	.datac(\register|reg_storage [932]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~3 .lut_mask = 16'hE4AA;
defparam \register|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneive_lcell_comb \register|Mux27~4 (
// Equation(s):
// \register|Mux27~4_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [644])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [516])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [644]),
	.datac(\register|reg_storage [516]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~4 .lut_mask = 16'hEE50;
defparam \register|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \register|Mux27~5 (
// Equation(s):
// \register|Mux27~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux27~4_combout  & ((\register|reg_storage [676]))) # (!\register|Mux27~4_combout  & (\register|reg_storage [548])))) # (!\rr1[0]~reg0_q  & (((\register|Mux27~4_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [548]),
	.datac(\register|reg_storage [676]),
	.datad(\register|Mux27~4_combout ),
	.cin(gnd),
	.combout(\register|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~5 .lut_mask = 16'hF588;
defparam \register|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
cycloneive_lcell_comb \register|Mux27~6 (
// Equation(s):
// \register|Mux27~6_combout  = (\rr1[3]~reg0_q  & ((\register|Mux27~3_combout ) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((!\rr1[1]~reg0_q  & \register|Mux27~5_combout ))))

	.dataa(\register|Mux27~3_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux27~5_combout ),
	.cin(gnd),
	.combout(\register|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~6 .lut_mask = 16'hCBC8;
defparam \register|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N14
cycloneive_lcell_comb \register|Mux27~9 (
// Equation(s):
// \register|Mux27~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux27~6_combout  & (\register|Mux27~8_combout )) # (!\register|Mux27~6_combout  & ((\register|Mux27~1_combout ))))) # (!\rr1[1]~reg0_q  & (((\register|Mux27~6_combout ))))

	.dataa(\register|Mux27~8_combout ),
	.datab(\register|Mux27~1_combout ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux27~6_combout ),
	.cin(gnd),
	.combout(\register|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~9 .lut_mask = 16'hAFC0;
defparam \register|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N22
cycloneive_lcell_comb \register|Mux27~10 (
// Equation(s):
// \register|Mux27~10_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [388]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [132] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [388]),
	.datac(\register|reg_storage [132]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~10 .lut_mask = 16'hAAD8;
defparam \register|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N8
cycloneive_lcell_comb \register|Mux27~11 (
// Equation(s):
// \register|Mux27~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux27~10_combout  & ((\register|reg_storage [452]))) # (!\register|Mux27~10_combout  & (\register|reg_storage [196])))) # (!\rr1[1]~reg0_q  & (\register|Mux27~10_combout ))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux27~10_combout ),
	.datac(\register|reg_storage [196]),
	.datad(\register|reg_storage [452]),
	.cin(gnd),
	.combout(\register|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~11 .lut_mask = 16'hEC64;
defparam \register|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneive_lcell_comb \register|Mux27~17 (
// Equation(s):
// \register|Mux27~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [228])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [164])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [228]),
	.datac(\register|reg_storage [164]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~17 .lut_mask = 16'hEE50;
defparam \register|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N0
cycloneive_lcell_comb \register|Mux27~18 (
// Equation(s):
// \register|Mux27~18_combout  = (\register|Mux27~17_combout  & (((\register|reg_storage [484]) # (!\rr1[3]~reg0_q )))) # (!\register|Mux27~17_combout  & (\register|reg_storage [420] & ((\rr1[3]~reg0_q ))))

	.dataa(\register|Mux27~17_combout ),
	.datab(\register|reg_storage [420]),
	.datac(\register|reg_storage [484]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~18 .lut_mask = 16'hE4AA;
defparam \register|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N26
cycloneive_lcell_comb \register|Mux27~12 (
// Equation(s):
// \register|Mux27~12_combout  = (\rr1[1]~reg0_q  & ((\register|reg_storage [100]) # ((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (((\register|reg_storage [36] & !\rr1[3]~reg0_q ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [100]),
	.datac(\register|reg_storage [36]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~12 .lut_mask = 16'hAAD8;
defparam \register|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N6
cycloneive_lcell_comb \register|Mux27~13 (
// Equation(s):
// \register|Mux27~13_combout  = (\register|Mux27~12_combout  & (((\register|reg_storage [356]) # (!\rr1[3]~reg0_q )))) # (!\register|Mux27~12_combout  & (\register|reg_storage [292] & ((\rr1[3]~reg0_q ))))

	.dataa(\register|Mux27~12_combout ),
	.datab(\register|reg_storage [292]),
	.datac(\register|reg_storage [356]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~13 .lut_mask = 16'hE4AA;
defparam \register|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N12
cycloneive_lcell_comb \register|Mux27~14 (
// Equation(s):
// \register|Mux27~14_combout  = (\rr1[1]~reg0_q  & (\rr1[3]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [260]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [4]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [4]),
	.datad(\register|reg_storage [260]),
	.cin(gnd),
	.combout(\register|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~14 .lut_mask = 16'hDC98;
defparam \register|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N18
cycloneive_lcell_comb \register|Mux27~15 (
// Equation(s):
// \register|Mux27~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux27~14_combout  & ((\register|reg_storage [324]))) # (!\register|Mux27~14_combout  & (\register|reg_storage [68])))) # (!\rr1[1]~reg0_q  & (((\register|Mux27~14_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [68]),
	.datac(\register|reg_storage [324]),
	.datad(\register|Mux27~14_combout ),
	.cin(gnd),
	.combout(\register|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~15 .lut_mask = 16'hF588;
defparam \register|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N24
cycloneive_lcell_comb \register|Mux27~16 (
// Equation(s):
// \register|Mux27~16_combout  = (\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q ) # ((\register|Mux27~13_combout )))) # (!\rr1[0]~reg0_q  & (!\rr1[2]~reg0_q  & ((\register|Mux27~15_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux27~13_combout ),
	.datad(\register|Mux27~15_combout ),
	.cin(gnd),
	.combout(\register|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~16 .lut_mask = 16'hB9A8;
defparam \register|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
cycloneive_lcell_comb \register|Mux27~19 (
// Equation(s):
// \register|Mux27~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux27~16_combout  & ((\register|Mux27~18_combout ))) # (!\register|Mux27~16_combout  & (\register|Mux27~11_combout )))) # (!\rr1[2]~reg0_q  & (((\register|Mux27~16_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|Mux27~11_combout ),
	.datac(\register|Mux27~18_combout ),
	.datad(\register|Mux27~16_combout ),
	.cin(gnd),
	.combout(\register|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~19 .lut_mask = 16'hF588;
defparam \register|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
cycloneive_lcell_comb \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux27~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux27~19_combout )))))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(\register|Mux27~9_combout ),
	.datad(\register|Mux27~19_combout ),
	.cin(gnd),
	.combout(\Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~0 .lut_mask = 16'hC480;
defparam \Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneive_lcell_comb \my_alu|Selector30~10 (
// Equation(s):
// \my_alu|Selector30~10_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|w513w [3]),
	.cin(gnd),
	.combout(\my_alu|Selector30~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~10 .lut_mask = 16'hF000;
defparam \my_alu|Selector30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneive_lcell_comb \my_alu|Selector30~13 (
// Equation(s):
// \my_alu|Selector30~13_combout  = (\my_alu|Selector30~3_combout  & (((\my_alu|Selector30~10_combout  & \my_alu|Selector30~2_combout )))) # (!\my_alu|Selector30~3_combout  & ((\my_alu|Selector30~12_combout ) # ((!\my_alu|Selector30~2_combout ))))

	.dataa(\my_alu|Selector30~3_combout ),
	.datab(\my_alu|Selector30~12_combout ),
	.datac(\my_alu|Selector30~10_combout ),
	.datad(\my_alu|Selector30~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector30~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~13 .lut_mask = 16'hE455;
defparam \my_alu|Selector30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneive_lcell_comb \my_alu|Selector30~14 (
// Equation(s):
// \my_alu|Selector30~14_combout  = (\my_alu|Selector30~13_combout  & ((\my_alu|SRL_8~30_combout ) # ((!\my_alu|Selector30~1_combout )))) # (!\my_alu|Selector30~13_combout  & (((\my_alu|Selector30~1_combout  & \my_alu|SLL_8~3_combout ))))

	.dataa(\my_alu|Selector30~13_combout ),
	.datab(\my_alu|SRL_8~30_combout ),
	.datac(\my_alu|Selector30~1_combout ),
	.datad(\my_alu|SLL_8~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector30~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~14 .lut_mask = 16'hDA8A;
defparam \my_alu|Selector30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneive_lcell_comb \my_alu|Selector30~15 (
// Equation(s):
// \my_alu|Selector30~15_combout  = (\my_alu|Selector30~5_combout  & (((\my_alu|Selector30~4_combout  & \r1[3]~reg0_Duplicate_2_q )))) # (!\my_alu|Selector30~5_combout  & ((\my_alu|Selector30~14_combout ) # ((!\my_alu|Selector30~4_combout ))))

	.dataa(\my_alu|Selector30~5_combout ),
	.datab(\my_alu|Selector30~14_combout ),
	.datac(\my_alu|Selector30~4_combout ),
	.datad(\r1[3]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~15 .lut_mask = 16'hE545;
defparam \my_alu|Selector30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneive_lcell_comb \my_alu|Selector30~9 (
// Equation(s):
// \my_alu|Selector30~9_combout  = (\alu_control[0]~reg0_q  & (\r2[3]~reg0_q  $ (\r1[3]~reg0_Duplicate_2_q )))

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\r2[3]~reg0_q ),
	.datad(\r1[3]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector30~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~9 .lut_mask = 16'h0CC0;
defparam \my_alu|Selector30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneive_lcell_comb \my_alu|Selector30~16 (
// Equation(s):
// \my_alu|Selector30~16_combout  = (\my_alu|Selector30~15_combout  & (((\my_alu|Selector30~9_combout ) # (!\my_alu|Selector30~0_combout )))) # (!\my_alu|Selector30~15_combout  & (\my_alu|SRL_8~28_combout  & ((\my_alu|Selector30~0_combout ))))

	.dataa(\my_alu|Selector30~15_combout ),
	.datab(\my_alu|SRL_8~28_combout ),
	.datac(\my_alu|Selector30~9_combout ),
	.datad(\my_alu|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector30~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~16 .lut_mask = 16'hE4AA;
defparam \my_alu|Selector30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N4
cycloneive_lcell_comb \my_alu|SRL_1~4 (
// Equation(s):
// \my_alu|SRL_1~4_combout  = (\r2[0]~reg0_q  & (\r1[4]~reg0_Duplicate_2_q )) # (!\r2[0]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q )))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[4]~reg0_Duplicate_2_q ),
	.datad(\r1[3]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_1~4 .lut_mask = 16'hF3C0;
defparam \my_alu|SRL_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N28
cycloneive_lcell_comb \my_alu|Selector30~17 (
// Equation(s):
// \my_alu|Selector30~17_combout  = (\my_alu|SLL_8~2_combout  & (((\my_alu|Selector30~6_combout ) # (\my_alu|SRL_2~48_combout )))) # (!\my_alu|SLL_8~2_combout  & (\my_alu|SRL_1~4_combout  & (!\my_alu|Selector30~6_combout )))

	.dataa(\my_alu|SRL_1~4_combout ),
	.datab(\my_alu|SLL_8~2_combout ),
	.datac(\my_alu|Selector30~6_combout ),
	.datad(\my_alu|SRL_2~48_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector30~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~17 .lut_mask = 16'hCEC2;
defparam \my_alu|Selector30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N12
cycloneive_lcell_comb \my_alu|Selector30~18 (
// Equation(s):
// \my_alu|Selector30~18_combout  = (\my_alu|Selector30~6_combout  & ((\my_alu|Selector30~17_combout  & (\my_alu|SRL_4~5_combout )) # (!\my_alu|Selector30~17_combout  & ((\my_alu|SRL_1~3_combout ))))) # (!\my_alu|Selector30~6_combout  & 
// (((\my_alu|Selector30~17_combout ))))

	.dataa(\my_alu|SRL_4~5_combout ),
	.datab(\my_alu|SRL_1~3_combout ),
	.datac(\my_alu|Selector30~6_combout ),
	.datad(\my_alu|Selector30~17_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector30~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~18 .lut_mask = 16'hAFC0;
defparam \my_alu|Selector30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneive_lcell_comb \my_alu|Selector30~19 (
// Equation(s):
// \my_alu|Selector30~19_combout  = (\my_alu|Selector30~8_combout  & (\my_alu|Selector30~16_combout )) # (!\my_alu|Selector30~8_combout  & ((\my_alu|Selector30~18_combout )))

	.dataa(\my_alu|Selector30~16_combout ),
	.datab(\my_alu|Selector30~18_combout ),
	.datac(gnd),
	.datad(\my_alu|Selector30~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector30~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector30~19 .lut_mask = 16'hAACC;
defparam \my_alu|Selector30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneive_lcell_comb \my_alu|result[3] (
// Equation(s):
// \my_alu|result [3] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [3]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector30~19_combout ))

	.dataa(\my_alu|Selector30~19_combout ),
	.datab(gnd),
	.datac(\my_alu|WideOr0~1clkctrl_outclk ),
	.datad(\my_alu|result [3]),
	.cin(gnd),
	.combout(\my_alu|result [3]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[3] .lut_mask = 16'hFA0A;
defparam \my_alu|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneive_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\my_alu|result [3]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [3]),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'hFF0F;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N29
dffeas \wd[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector66~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[3]~reg0 .is_wysiwyg = "true";
defparam \wd[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N17
dffeas \register|reg_storage[899] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[3]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [899]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[899] .is_wysiwyg = "true";
defparam \register|reg_storage[899] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneive_lcell_comb \register|Mux60~0 (
// Equation(s):
// \register|Mux60~0_combout  = (\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q ) # ((\register|reg_storage [803])))) # (!\rr2[0]~reg0_q  & (!\rr2[2]~reg0_q  & ((\register|reg_storage [771]))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\rr2[2]~reg0_q ),
	.datac(\register|reg_storage [803]),
	.datad(\register|reg_storage [771]),
	.cin(gnd),
	.combout(\register|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~0 .lut_mask = 16'hB9A8;
defparam \register|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneive_lcell_comb \register|Mux60~1 (
// Equation(s):
// \register|Mux60~1_combout  = (\rr2[2]~reg0_q  & ((\register|Mux60~0_combout  & ((\register|reg_storage [931]))) # (!\register|Mux60~0_combout  & (\register|reg_storage [899])))) # (!\rr2[2]~reg0_q  & (((\register|Mux60~0_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [899]),
	.datac(\register|reg_storage [931]),
	.datad(\register|Mux60~0_combout ),
	.cin(gnd),
	.combout(\register|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~1 .lut_mask = 16'hF588;
defparam \register|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \register|Mux60~7 (
// Equation(s):
// \register|Mux60~7_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & ((\register|reg_storage [969]))) # (!\rr2[2]~reg0_q  & (\register|reg_storage [835]))))

	.dataa(\register|reg_storage [835]),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|reg_storage [969]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~7 .lut_mask = 16'hFC22;
defparam \register|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \register|Mux60~8 (
// Equation(s):
// \register|Mux60~8_combout  = (\rr2[0]~reg0_q  & ((\register|Mux60~7_combout  & (\register|reg_storage [995])) # (!\register|Mux60~7_combout  & ((\register|reg_storage [867]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux60~7_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [995]),
	.datac(\register|reg_storage [867]),
	.datad(\register|Mux60~7_combout ),
	.cin(gnd),
	.combout(\register|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~8 .lut_mask = 16'hDDA0;
defparam \register|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneive_lcell_comb \register|Mux60~4 (
// Equation(s):
// \register|Mux60~4_combout  = (\rr2[2]~reg0_q  & (((\rr2[0]~reg0_q )))) # (!\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q  & ((\register|reg_storage [547]))) # (!\rr2[0]~reg0_q  & (\register|reg_storage [515]))))

	.dataa(\register|reg_storage [515]),
	.datab(\register|reg_storage [547]),
	.datac(\rr2[2]~reg0_q ),
	.datad(\rr2[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~4 .lut_mask = 16'hFC0A;
defparam \register|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \register|Mux60~5 (
// Equation(s):
// \register|Mux60~5_combout  = (\rr2[2]~reg0_q  & ((\register|Mux60~4_combout  & (\register|reg_storage [675])) # (!\register|Mux60~4_combout  & ((\register|reg_storage [643]))))) # (!\rr2[2]~reg0_q  & (((\register|Mux60~4_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\register|reg_storage [675]),
	.datac(\register|reg_storage [643]),
	.datad(\register|Mux60~4_combout ),
	.cin(gnd),
	.combout(\register|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~5 .lut_mask = 16'hDDA0;
defparam \register|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \register|Mux60~2 (
// Equation(s):
// \register|Mux60~2_combout  = (\rr2[0]~reg0_q  & (((\rr2[2]~reg0_q )))) # (!\rr2[0]~reg0_q  & ((\rr2[2]~reg0_q  & (\register|reg_storage [707])) # (!\rr2[2]~reg0_q  & ((\register|reg_storage [579])))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [707]),
	.datac(\register|reg_storage [579]),
	.datad(\rr2[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~2 .lut_mask = 16'hEE50;
defparam \register|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneive_lcell_comb \register|Mux60~3 (
// Equation(s):
// \register|Mux60~3_combout  = (\rr2[0]~reg0_q  & ((\register|Mux60~2_combout  & (\register|reg_storage [739])) # (!\register|Mux60~2_combout  & ((\register|reg_storage [611]))))) # (!\rr2[0]~reg0_q  & (((\register|Mux60~2_combout ))))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|reg_storage [739]),
	.datac(\register|reg_storage [611]),
	.datad(\register|Mux60~2_combout ),
	.cin(gnd),
	.combout(\register|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~3 .lut_mask = 16'hDDA0;
defparam \register|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneive_lcell_comb \register|Mux60~6 (
// Equation(s):
// \register|Mux60~6_combout  = (\rr2[3]~reg0_q  & (\rr2[1]~reg0_q )) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|Mux60~3_combout ))) # (!\rr2[1]~reg0_q  & (\register|Mux60~5_combout ))))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|Mux60~5_combout ),
	.datad(\register|Mux60~3_combout ),
	.cin(gnd),
	.combout(\register|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~6 .lut_mask = 16'hDC98;
defparam \register|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \register|Mux60~9 (
// Equation(s):
// \register|Mux60~9_combout  = (\rr2[3]~reg0_q  & ((\register|Mux60~6_combout  & ((\register|Mux60~8_combout ))) # (!\register|Mux60~6_combout  & (\register|Mux60~1_combout )))) # (!\rr2[3]~reg0_q  & (((\register|Mux60~6_combout ))))

	.dataa(\register|Mux60~1_combout ),
	.datab(\register|Mux60~8_combout ),
	.datac(\rr2[3]~reg0_q ),
	.datad(\register|Mux60~6_combout ),
	.cin(gnd),
	.combout(\register|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~9 .lut_mask = 16'hCFA0;
defparam \register|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
cycloneive_lcell_comb \register|Mux60~12 (
// Equation(s):
// \register|Mux60~12_combout  = (\rr2[3]~reg0_q  & (((\rr2[1]~reg0_q )))) # (!\rr2[3]~reg0_q  & ((\rr2[1]~reg0_q  & ((\register|reg_storage [195]))) # (!\rr2[1]~reg0_q  & (\register|reg_storage [131]))))

	.dataa(\register|reg_storage [131]),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [195]),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~12 .lut_mask = 16'hFC22;
defparam \register|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N14
cycloneive_lcell_comb \register|Mux60~13 (
// Equation(s):
// \register|Mux60~13_combout  = (\register|Mux60~12_combout  & (((\register|reg_storage [451]) # (!\rr2[3]~reg0_q )))) # (!\register|Mux60~12_combout  & (\register|reg_storage [387] & ((\rr2[3]~reg0_q ))))

	.dataa(\register|reg_storage [387]),
	.datab(\register|reg_storage [451]),
	.datac(\register|Mux60~12_combout ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~13 .lut_mask = 16'hCAF0;
defparam \register|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N2
cycloneive_lcell_comb \register|Mux60~14 (
// Equation(s):
// \register|Mux60~14_combout  = (\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q ) # ((\register|reg_storage [67])))) # (!\rr2[1]~reg0_q  & (!\rr2[3]~reg0_q  & ((\register|reg_storage [3]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [67]),
	.datad(\register|reg_storage [3]),
	.cin(gnd),
	.combout(\register|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~14 .lut_mask = 16'hB9A8;
defparam \register|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
cycloneive_lcell_comb \register|Mux60~15 (
// Equation(s):
// \register|Mux60~15_combout  = (\rr2[3]~reg0_q  & ((\register|Mux60~14_combout  & ((\register|reg_storage [323]))) # (!\register|Mux60~14_combout  & (\register|reg_storage [259])))) # (!\rr2[3]~reg0_q  & (\register|Mux60~14_combout ))

	.dataa(\rr2[3]~reg0_q ),
	.datab(\register|Mux60~14_combout ),
	.datac(\register|reg_storage [259]),
	.datad(\register|reg_storage [323]),
	.cin(gnd),
	.combout(\register|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~15 .lut_mask = 16'hEC64;
defparam \register|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N20
cycloneive_lcell_comb \register|Mux60~16 (
// Equation(s):
// \register|Mux60~16_combout  = (\rr2[2]~reg0_q  & ((\rr2[0]~reg0_q ) # ((\register|Mux60~13_combout )))) # (!\rr2[2]~reg0_q  & (!\rr2[0]~reg0_q  & ((\register|Mux60~15_combout ))))

	.dataa(\rr2[2]~reg0_q ),
	.datab(\rr2[0]~reg0_q ),
	.datac(\register|Mux60~13_combout ),
	.datad(\register|Mux60~15_combout ),
	.cin(gnd),
	.combout(\register|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~16 .lut_mask = 16'hB9A8;
defparam \register|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
cycloneive_lcell_comb \register|Mux60~17 (
// Equation(s):
// \register|Mux60~17_combout  = (\rr2[1]~reg0_q  & (\rr2[3]~reg0_q )) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & ((\register|reg_storage [419]))) # (!\rr2[3]~reg0_q  & (\register|reg_storage [163]))))

	.dataa(\rr2[1]~reg0_q ),
	.datab(\rr2[3]~reg0_q ),
	.datac(\register|reg_storage [163]),
	.datad(\register|reg_storage [419]),
	.cin(gnd),
	.combout(\register|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~17 .lut_mask = 16'hDC98;
defparam \register|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
cycloneive_lcell_comb \register|Mux60~18 (
// Equation(s):
// \register|Mux60~18_combout  = (\rr2[1]~reg0_q  & ((\register|Mux60~17_combout  & (\register|reg_storage [483])) # (!\register|Mux60~17_combout  & ((\register|reg_storage [227]))))) # (!\rr2[1]~reg0_q  & (((\register|Mux60~17_combout ))))

	.dataa(\register|reg_storage [483]),
	.datab(\rr2[1]~reg0_q ),
	.datac(\register|reg_storage [227]),
	.datad(\register|Mux60~17_combout ),
	.cin(gnd),
	.combout(\register|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~18 .lut_mask = 16'hBBC0;
defparam \register|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N20
cycloneive_lcell_comb \register|Mux60~10 (
// Equation(s):
// \register|Mux60~10_combout  = (\rr2[1]~reg0_q  & (((\rr2[3]~reg0_q )))) # (!\rr2[1]~reg0_q  & ((\rr2[3]~reg0_q  & (\register|reg_storage [291])) # (!\rr2[3]~reg0_q  & ((\register|reg_storage [35])))))

	.dataa(\register|reg_storage [291]),
	.datab(\register|reg_storage [35]),
	.datac(\rr2[1]~reg0_q ),
	.datad(\rr2[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~10 .lut_mask = 16'hFA0C;
defparam \register|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N26
cycloneive_lcell_comb \register|Mux60~11 (
// Equation(s):
// \register|Mux60~11_combout  = (\register|Mux60~10_combout  & (((\register|reg_storage [355]) # (!\rr2[1]~reg0_q )))) # (!\register|Mux60~10_combout  & (\register|reg_storage [99] & ((\rr2[1]~reg0_q ))))

	.dataa(\register|reg_storage [99]),
	.datab(\register|reg_storage [355]),
	.datac(\register|Mux60~10_combout ),
	.datad(\rr2[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~11 .lut_mask = 16'hCAF0;
defparam \register|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N18
cycloneive_lcell_comb \register|Mux60~19 (
// Equation(s):
// \register|Mux60~19_combout  = (\rr2[0]~reg0_q  & ((\register|Mux60~16_combout  & (\register|Mux60~18_combout )) # (!\register|Mux60~16_combout  & ((\register|Mux60~11_combout ))))) # (!\rr2[0]~reg0_q  & (\register|Mux60~16_combout ))

	.dataa(\rr2[0]~reg0_q ),
	.datab(\register|Mux60~16_combout ),
	.datac(\register|Mux60~18_combout ),
	.datad(\register|Mux60~11_combout ),
	.cin(gnd),
	.combout(\register|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~19 .lut_mask = 16'hE6C4;
defparam \register|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
cycloneive_lcell_comb \register|Mux60~20 (
// Equation(s):
// \register|Mux60~20_combout  = (\rr2[4]~reg0_q  & (\register|Mux60~9_combout )) # (!\rr2[4]~reg0_q  & ((\register|Mux60~19_combout )))

	.dataa(gnd),
	.datab(\rr2[4]~reg0_q ),
	.datac(\register|Mux60~9_combout ),
	.datad(\register|Mux60~19_combout ),
	.cin(gnd),
	.combout(\register|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux60~20 .lut_mask = 16'hF3C0;
defparam \register|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N3
dffeas \r2[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r2[3]~3_combout ),
	.asdata(\register|Mux60~20_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\S[1]~reg0_q ),
	.sload(!\Equal3~1_combout ),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r2[3]~reg0 .is_wysiwyg = "true";
defparam \r2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
cycloneive_lcell_comb \my_alu|Selector23~0 (
// Equation(s):
// \my_alu|Selector23~0_combout  = (\r2[2]~reg0_q  & (\my_alu|SRL_2~35_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SRL_2~37_combout )))

	.dataa(\my_alu|SRL_2~35_combout ),
	.datab(\r2[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|SRL_2~37_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~0 .lut_mask = 16'hBB88;
defparam \my_alu|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
cycloneive_lcell_comb \my_alu|SRL_8~21 (
// Equation(s):
// \my_alu|SRL_8~21_combout  = (\r2[3]~reg0_q  & ((\my_alu|SRL_4~3_combout ))) # (!\r2[3]~reg0_q  & (\my_alu|Selector23~0_combout ))

	.dataa(\r2[3]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|Selector23~0_combout ),
	.datad(\my_alu|SRL_4~3_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_8~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~21 .lut_mask = 16'hFA50;
defparam \my_alu|SRL_8~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneive_lcell_comb \my_alu|Selector31~1 (
// Equation(s):
// \my_alu|Selector31~1_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|w513w [2]),
	.cin(gnd),
	.combout(\my_alu|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~1 .lut_mask = 16'hF000;
defparam \my_alu|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N16
cycloneive_lcell_comb \my_alu|Selector31~2 (
// Equation(s):
// \my_alu|Selector31~2_combout  = (\alu_control[0]~reg0_q  & (((\my_alu|Add0~4_combout  & \alu_control[1]~reg0_q )))) # (!\alu_control[0]~reg0_q  & ((\my_alu|Add1~4_combout ) # ((!\alu_control[1]~reg0_q ))))

	.dataa(\my_alu|Add1~4_combout ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\my_alu|Add0~4_combout ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~2 .lut_mask = 16'hE233;
defparam \my_alu|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N14
cycloneive_lcell_comb \my_alu|Selector31~3 (
// Equation(s):
// \my_alu|Selector31~3_combout  = (\my_alu|Selector31~2_combout  & ((\r1[2]~reg0_Duplicate_2_q ) # ((\r2[2]~reg0_q ) # (\alu_control[1]~reg0_q )))) # (!\my_alu|Selector31~2_combout  & (\r1[2]~reg0_Duplicate_2_q  & (\r2[2]~reg0_q  & !\alu_control[1]~reg0_q 
// )))

	.dataa(\my_alu|Selector31~2_combout ),
	.datab(\r1[2]~reg0_Duplicate_2_q ),
	.datac(\r2[2]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~3 .lut_mask = 16'hAAE8;
defparam \my_alu|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N4
cycloneive_lcell_comb \my_alu|Selector31~4 (
// Equation(s):
// \my_alu|Selector31~4_combout  = (\my_alu|Selector30~3_combout  & (\my_alu|Selector31~1_combout  & ((\my_alu|Selector30~2_combout )))) # (!\my_alu|Selector30~3_combout  & (((\my_alu|Selector31~3_combout ) # (!\my_alu|Selector30~2_combout ))))

	.dataa(\my_alu|Selector31~1_combout ),
	.datab(\my_alu|Selector31~3_combout ),
	.datac(\my_alu|Selector30~3_combout ),
	.datad(\my_alu|Selector30~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~4 .lut_mask = 16'hAC0F;
defparam \my_alu|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N30
cycloneive_lcell_comb \my_alu|Selector31~5 (
// Equation(s):
// \my_alu|Selector31~5_combout  = (\my_alu|Selector31~4_combout  & ((\my_alu|SRL_8~24_combout ) # ((!\my_alu|Selector30~1_combout )))) # (!\my_alu|Selector31~4_combout  & (((\my_alu|SLL_8~22_combout  & \my_alu|Selector30~1_combout ))))

	.dataa(\my_alu|SRL_8~24_combout ),
	.datab(\my_alu|Selector31~4_combout ),
	.datac(\my_alu|SLL_8~22_combout ),
	.datad(\my_alu|Selector30~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~5 .lut_mask = 16'hB8CC;
defparam \my_alu|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N12
cycloneive_lcell_comb \my_alu|Selector31~6 (
// Equation(s):
// \my_alu|Selector31~6_combout  = (\my_alu|Selector30~4_combout  & ((\my_alu|Selector30~5_combout  & ((\r1[2]~reg0_Duplicate_2_q ))) # (!\my_alu|Selector30~5_combout  & (\my_alu|Selector31~5_combout )))) # (!\my_alu|Selector30~4_combout  & 
// (((!\my_alu|Selector30~5_combout ))))

	.dataa(\my_alu|Selector30~4_combout ),
	.datab(\my_alu|Selector31~5_combout ),
	.datac(\my_alu|Selector30~5_combout ),
	.datad(\r1[2]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~6 .lut_mask = 16'hAD0D;
defparam \my_alu|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N22
cycloneive_lcell_comb \my_alu|Selector31~0 (
// Equation(s):
// \my_alu|Selector31~0_combout  = (\alu_control[0]~reg0_q  & (\r2[2]~reg0_q  $ (\r1[2]~reg0_Duplicate_2_q )))

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\r2[2]~reg0_q ),
	.datad(\r1[2]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~0 .lut_mask = 16'h0CC0;
defparam \my_alu|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N6
cycloneive_lcell_comb \my_alu|Selector31~7 (
// Equation(s):
// \my_alu|Selector31~7_combout  = (\my_alu|Selector31~6_combout  & (((\my_alu|Selector31~0_combout ) # (!\my_alu|Selector30~0_combout )))) # (!\my_alu|Selector31~6_combout  & (\my_alu|SRL_8~21_combout  & (\my_alu|Selector30~0_combout )))

	.dataa(\my_alu|SRL_8~21_combout ),
	.datab(\my_alu|Selector31~6_combout ),
	.datac(\my_alu|Selector30~0_combout ),
	.datad(\my_alu|Selector31~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~7 .lut_mask = 16'hEC2C;
defparam \my_alu|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N14
cycloneive_lcell_comb \my_alu|SRL_4~4 (
// Equation(s):
// \my_alu|SRL_4~4_combout  = (\r2[2]~reg0_q  & (\my_alu|SRL_2~42_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SRL_2~44_combout )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\my_alu|SRL_2~42_combout ),
	.datac(gnd),
	.datad(\my_alu|SRL_2~44_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_4~4 .lut_mask = 16'hDD88;
defparam \my_alu|SRL_4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N22
cycloneive_lcell_comb \my_alu|SRL_1~1 (
// Equation(s):
// \my_alu|SRL_1~1_combout  = (\r2[0]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q ))) # (!\r2[0]~reg0_q  & (\r1[2]~reg0_Duplicate_2_q ))

	.dataa(gnd),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[2]~reg0_Duplicate_2_q ),
	.datad(\r1[3]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_1~1 .lut_mask = 16'hFC30;
defparam \my_alu|SRL_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N6
cycloneive_lcell_comb \my_alu|Selector31~8 (
// Equation(s):
// \my_alu|Selector31~8_combout  = (\my_alu|Selector30~6_combout  & (\my_alu|SLL_8~2_combout )) # (!\my_alu|Selector30~6_combout  & ((\my_alu|SLL_8~2_combout  & ((\my_alu|SRL_2~40_combout ))) # (!\my_alu|SLL_8~2_combout  & (\my_alu|SRL_1~1_combout ))))

	.dataa(\my_alu|Selector30~6_combout ),
	.datab(\my_alu|SLL_8~2_combout ),
	.datac(\my_alu|SRL_1~1_combout ),
	.datad(\my_alu|SRL_2~40_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~8 .lut_mask = 16'hDC98;
defparam \my_alu|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N24
cycloneive_lcell_comb \my_alu|Selector31~9 (
// Equation(s):
// \my_alu|Selector31~9_combout  = (\my_alu|Selector30~6_combout  & ((\my_alu|Selector31~8_combout  & (\my_alu|SRL_4~4_combout )) # (!\my_alu|Selector31~8_combout  & ((\my_alu|SRL_1~2_combout ))))) # (!\my_alu|Selector30~6_combout  & 
// (((\my_alu|Selector31~8_combout ))))

	.dataa(\my_alu|Selector30~6_combout ),
	.datab(\my_alu|SRL_4~4_combout ),
	.datac(\my_alu|SRL_1~2_combout ),
	.datad(\my_alu|Selector31~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~9 .lut_mask = 16'hDDA0;
defparam \my_alu|Selector31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N0
cycloneive_lcell_comb \my_alu|Selector31~10 (
// Equation(s):
// \my_alu|Selector31~10_combout  = (\my_alu|Selector30~8_combout  & (\my_alu|Selector31~7_combout )) # (!\my_alu|Selector30~8_combout  & ((\my_alu|Selector31~9_combout )))

	.dataa(gnd),
	.datab(\my_alu|Selector31~7_combout ),
	.datac(\my_alu|Selector30~8_combout ),
	.datad(\my_alu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector31~10 .lut_mask = 16'hCFC0;
defparam \my_alu|Selector31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N18
cycloneive_lcell_comb \my_alu|result[2] (
// Equation(s):
// \my_alu|result [2] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|result [2]))) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|Selector31~10_combout ))

	.dataa(\my_alu|Selector31~10_combout ),
	.datab(\my_alu|result [2]),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [2]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[2] .lut_mask = 16'hCCAA;
defparam \my_alu|result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N20
cycloneive_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = (\my_alu|result [2]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [2]),
	.cin(gnd),
	.combout(\Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~0 .lut_mask = 16'hFF0F;
defparam \Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y15_N21
dffeas \wd[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector67~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[2]~reg0 .is_wysiwyg = "true";
defparam \wd[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \register|reg_storage[866] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[2]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [866]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[866] .is_wysiwyg = "true";
defparam \register|reg_storage[866] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \register|Mux29~7 (
// Equation(s):
// \register|Mux29~7_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [866]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [834] & !\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [866]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [834]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~7 .lut_mask = 16'hCCB8;
defparam \register|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \register|Mux29~8 (
// Equation(s):
// \register|Mux29~8_combout  = (\register|Mux29~7_combout  & (((\register|reg_storage [994]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux29~7_combout  & (\register|reg_storage [968] & ((\rr1[2]~reg0_q ))))

	.dataa(\register|Mux29~7_combout ),
	.datab(\register|reg_storage [968]),
	.datac(\register|reg_storage [994]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~8 .lut_mask = 16'hE4AA;
defparam \register|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneive_lcell_comb \register|Mux29~0 (
// Equation(s):
// \register|Mux29~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [610])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [578])))))

	.dataa(\register|reg_storage [610]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [578]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~0 .lut_mask = 16'hEE30;
defparam \register|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \register|Mux29~1 (
// Equation(s):
// \register|Mux29~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux29~0_combout  & (\register|reg_storage [738])) # (!\register|Mux29~0_combout  & ((\register|reg_storage [706]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux29~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [738]),
	.datac(\register|reg_storage [706]),
	.datad(\register|Mux29~0_combout ),
	.cin(gnd),
	.combout(\register|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~1 .lut_mask = 16'hDDA0;
defparam \register|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneive_lcell_comb \register|Mux29~4 (
// Equation(s):
// \register|Mux29~4_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [642])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [514])))))

	.dataa(\register|reg_storage [642]),
	.datab(\register|reg_storage [514]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~4 .lut_mask = 16'hFA0C;
defparam \register|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneive_lcell_comb \register|Mux29~5 (
// Equation(s):
// \register|Mux29~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux29~4_combout  & ((\register|reg_storage [674]))) # (!\register|Mux29~4_combout  & (\register|reg_storage [546])))) # (!\rr1[0]~reg0_q  & (((\register|Mux29~4_combout ))))

	.dataa(\register|reg_storage [546]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [674]),
	.datad(\register|Mux29~4_combout ),
	.cin(gnd),
	.combout(\register|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~5 .lut_mask = 16'hF388;
defparam \register|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneive_lcell_comb \register|Mux29~2 (
// Equation(s):
// \register|Mux29~2_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [898]) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|reg_storage [770] & !\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [898]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [770]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~2 .lut_mask = 16'hCCB8;
defparam \register|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneive_lcell_comb \register|Mux29~3 (
// Equation(s):
// \register|Mux29~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux29~2_combout  & ((\register|reg_storage [930]))) # (!\register|Mux29~2_combout  & (\register|reg_storage [802])))) # (!\rr1[0]~reg0_q  & (((\register|Mux29~2_combout ))))

	.dataa(\register|reg_storage [802]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [930]),
	.datad(\register|Mux29~2_combout ),
	.cin(gnd),
	.combout(\register|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~3 .lut_mask = 16'hF388;
defparam \register|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneive_lcell_comb \register|Mux29~6 (
// Equation(s):
// \register|Mux29~6_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q ) # (\register|Mux29~3_combout )))) # (!\rr1[3]~reg0_q  & (\register|Mux29~5_combout  & (!\rr1[1]~reg0_q )))

	.dataa(\register|Mux29~5_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux29~3_combout ),
	.cin(gnd),
	.combout(\register|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~6 .lut_mask = 16'hCEC2;
defparam \register|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
cycloneive_lcell_comb \register|Mux29~9 (
// Equation(s):
// \register|Mux29~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux29~6_combout  & (\register|Mux29~8_combout )) # (!\register|Mux29~6_combout  & ((\register|Mux29~1_combout ))))) # (!\rr1[1]~reg0_q  & (((\register|Mux29~6_combout ))))

	.dataa(\register|Mux29~8_combout ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux29~1_combout ),
	.datad(\register|Mux29~6_combout ),
	.cin(gnd),
	.combout(\register|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~9 .lut_mask = 16'hBBC0;
defparam \register|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
cycloneive_lcell_comb \register|Mux29~14 (
// Equation(s):
// \register|Mux29~14_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [258]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [2] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [258]),
	.datac(\register|reg_storage [2]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~14 .lut_mask = 16'hAAD8;
defparam \register|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N14
cycloneive_lcell_comb \register|Mux29~15 (
// Equation(s):
// \register|Mux29~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux29~14_combout  & ((\register|reg_storage [322]))) # (!\register|Mux29~14_combout  & (\register|reg_storage [66])))) # (!\rr1[1]~reg0_q  & (((\register|Mux29~14_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [66]),
	.datac(\register|reg_storage [322]),
	.datad(\register|Mux29~14_combout ),
	.cin(gnd),
	.combout(\register|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~15 .lut_mask = 16'hF588;
defparam \register|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N14
cycloneive_lcell_comb \register|Mux29~12 (
// Equation(s):
// \register|Mux29~12_combout  = (\rr1[1]~reg0_q  & ((\register|reg_storage [98]) # ((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (((\register|reg_storage [34] & !\rr1[3]~reg0_q ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [98]),
	.datac(\register|reg_storage [34]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~12 .lut_mask = 16'hAAD8;
defparam \register|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N2
cycloneive_lcell_comb \register|Mux29~13 (
// Equation(s):
// \register|Mux29~13_combout  = (\register|Mux29~12_combout  & ((\register|reg_storage [354]) # ((!\rr1[3]~reg0_q )))) # (!\register|Mux29~12_combout  & (((\register|reg_storage [290] & \rr1[3]~reg0_q ))))

	.dataa(\register|Mux29~12_combout ),
	.datab(\register|reg_storage [354]),
	.datac(\register|reg_storage [290]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~13 .lut_mask = 16'hD8AA;
defparam \register|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
cycloneive_lcell_comb \register|Mux29~16 (
// Equation(s):
// \register|Mux29~16_combout  = (\rr1[2]~reg0_q  & (\rr1[0]~reg0_q )) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|Mux29~13_combout ))) # (!\rr1[0]~reg0_q  & (\register|Mux29~15_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux29~15_combout ),
	.datad(\register|Mux29~13_combout ),
	.cin(gnd),
	.combout(\register|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~16 .lut_mask = 16'hDC98;
defparam \register|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N16
cycloneive_lcell_comb \register|Mux29~10 (
// Equation(s):
// \register|Mux29~10_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [386]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [130] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [386]),
	.datac(\register|reg_storage [130]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~10 .lut_mask = 16'hAAD8;
defparam \register|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneive_lcell_comb \register|Mux29~11 (
// Equation(s):
// \register|Mux29~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux29~10_combout  & (\register|reg_storage [450])) # (!\register|Mux29~10_combout  & ((\register|reg_storage [194]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux29~10_combout ))))

	.dataa(\register|reg_storage [450]),
	.datab(\register|reg_storage [194]),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux29~10_combout ),
	.cin(gnd),
	.combout(\register|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~11 .lut_mask = 16'hAFC0;
defparam \register|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N20
cycloneive_lcell_comb \register|Mux29~17 (
// Equation(s):
// \register|Mux29~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [226])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [162])))))

	.dataa(\register|reg_storage [226]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [162]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~17 .lut_mask = 16'hEE30;
defparam \register|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N2
cycloneive_lcell_comb \register|Mux29~18 (
// Equation(s):
// \register|Mux29~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux29~17_combout  & ((\register|reg_storage [482]))) # (!\register|Mux29~17_combout  & (\register|reg_storage [418])))) # (!\rr1[3]~reg0_q  & (((\register|Mux29~17_combout ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [418]),
	.datac(\register|reg_storage [482]),
	.datad(\register|Mux29~17_combout ),
	.cin(gnd),
	.combout(\register|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~18 .lut_mask = 16'hF588;
defparam \register|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
cycloneive_lcell_comb \register|Mux29~19 (
// Equation(s):
// \register|Mux29~19_combout  = (\register|Mux29~16_combout  & (((\register|Mux29~18_combout ) # (!\rr1[2]~reg0_q )))) # (!\register|Mux29~16_combout  & (\register|Mux29~11_combout  & (\rr1[2]~reg0_q )))

	.dataa(\register|Mux29~16_combout ),
	.datab(\register|Mux29~11_combout ),
	.datac(\rr1[2]~reg0_q ),
	.datad(\register|Mux29~18_combout ),
	.cin(gnd),
	.combout(\register|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~19 .lut_mask = 16'hEA4A;
defparam \register|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
cycloneive_lcell_comb \Selector125~0 (
// Equation(s):
// \Selector125~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux29~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux29~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux29~9_combout ),
	.datad(\register|Mux29~19_combout ),
	.cin(gnd),
	.combout(\Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector125~0 .lut_mask = 16'hA280;
defparam \Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneive_lcell_comb \my_alu|Selector23~3 (
// Equation(s):
// \my_alu|Selector23~3_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [10])

	.dataa(gnd),
	.datab(\alu_control[0]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|Mult0|auto_generated|w513w [10]),
	.cin(gnd),
	.combout(\my_alu|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~3 .lut_mask = 16'hCC00;
defparam \my_alu|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneive_lcell_comb \my_alu|Selector23~4 (
// Equation(s):
// \my_alu|Selector23~4_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & ((\my_alu|Add0~20_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Add1~20_combout )))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Add1~20_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~4 .lut_mask = 16'hCB0B;
defparam \my_alu|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
cycloneive_lcell_comb \my_alu|Selector23~5 (
// Equation(s):
// \my_alu|Selector23~5_combout  = (\r1[10]~reg0_Duplicate_2_q  & ((\my_alu|Selector23~4_combout ) # ((\r2[10]~reg0_q  & !\alu_control[1]~reg0_q )))) # (!\r1[10]~reg0_Duplicate_2_q  & (\my_alu|Selector23~4_combout  & ((\r2[10]~reg0_q ) # 
// (\alu_control[1]~reg0_q ))))

	.dataa(\r1[10]~reg0_Duplicate_2_q ),
	.datab(\my_alu|Selector23~4_combout ),
	.datac(\r2[10]~reg0_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~5 .lut_mask = 16'hCCE8;
defparam \my_alu|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneive_lcell_comb \my_alu|Selector23~6 (
// Equation(s):
// \my_alu|Selector23~6_combout  = (\my_alu|Selector30~2_combout  & ((\my_alu|Selector30~3_combout  & (\my_alu|Selector23~3_combout )) # (!\my_alu|Selector30~3_combout  & ((\my_alu|Selector23~5_combout ))))) # (!\my_alu|Selector30~2_combout  & 
// (((!\my_alu|Selector30~3_combout ))))

	.dataa(\my_alu|Selector23~3_combout ),
	.datab(\my_alu|Selector23~5_combout ),
	.datac(\my_alu|Selector30~2_combout ),
	.datad(\my_alu|Selector30~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~6 .lut_mask = 16'hA0CF;
defparam \my_alu|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneive_lcell_comb \my_alu|Selector23~7 (
// Equation(s):
// \my_alu|Selector23~7_combout  = (\my_alu|Selector23~6_combout  & ((\my_alu|SRL_8~44_combout ) # ((!\my_alu|Selector30~1_combout )))) # (!\my_alu|Selector23~6_combout  & (((\my_alu|SLL_8~12_combout  & \my_alu|Selector30~1_combout ))))

	.dataa(\my_alu|Selector23~6_combout ),
	.datab(\my_alu|SRL_8~44_combout ),
	.datac(\my_alu|SLL_8~12_combout ),
	.datad(\my_alu|Selector30~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~7 .lut_mask = 16'hD8AA;
defparam \my_alu|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneive_lcell_comb \my_alu|Selector23~8 (
// Equation(s):
// \my_alu|Selector23~8_combout  = (\my_alu|Selector30~5_combout  & (((\my_alu|Selector30~4_combout  & \r1[10]~reg0_Duplicate_2_q )))) # (!\my_alu|Selector30~5_combout  & ((\my_alu|Selector23~7_combout ) # ((!\my_alu|Selector30~4_combout ))))

	.dataa(\my_alu|Selector30~5_combout ),
	.datab(\my_alu|Selector23~7_combout ),
	.datac(\my_alu|Selector30~4_combout ),
	.datad(\r1[10]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~8 .lut_mask = 16'hE545;
defparam \my_alu|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneive_lcell_comb \my_alu|Selector23~2 (
// Equation(s):
// \my_alu|Selector23~2_combout  = (\alu_control[0]~reg0_q  & (\r2[10]~reg0_q  $ (\r1[10]~reg0_Duplicate_2_q )))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(gnd),
	.datac(\r2[10]~reg0_q ),
	.datad(\r1[10]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~2 .lut_mask = 16'h0AA0;
defparam \my_alu|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneive_lcell_comb \my_alu|Selector23~9 (
// Equation(s):
// \my_alu|Selector23~9_combout  = (\my_alu|Selector23~8_combout  & (((\my_alu|Selector23~2_combout ) # (!\my_alu|Selector30~0_combout )))) # (!\my_alu|Selector23~8_combout  & (\my_alu|SRL_8~55_combout  & ((\my_alu|Selector30~0_combout ))))

	.dataa(\my_alu|Selector23~8_combout ),
	.datab(\my_alu|SRL_8~55_combout ),
	.datac(\my_alu|Selector23~2_combout ),
	.datad(\my_alu|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~9 .lut_mask = 16'hE4AA;
defparam \my_alu|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneive_lcell_comb \my_alu|Selector23~1 (
// Equation(s):
// \my_alu|Selector23~1_combout  = (!\my_alu|Selector30~8_combout  & ((\r2[3]~reg0_q  & ((\my_alu|Selector23~0_combout ))) # (!\r2[3]~reg0_q  & (\my_alu|SRL_4~4_combout ))))

	.dataa(\my_alu|Selector30~8_combout ),
	.datab(\my_alu|SRL_4~4_combout ),
	.datac(\r2[3]~reg0_q ),
	.datad(\my_alu|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~1 .lut_mask = 16'h5404;
defparam \my_alu|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneive_lcell_comb \my_alu|Selector23~10 (
// Equation(s):
// \my_alu|Selector23~10_combout  = (\my_alu|Selector23~1_combout ) # ((\my_alu|Selector23~9_combout  & \my_alu|Selector30~8_combout ))

	.dataa(\my_alu|Selector23~9_combout ),
	.datab(gnd),
	.datac(\my_alu|Selector23~1_combout ),
	.datad(\my_alu|Selector30~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector23~10 .lut_mask = 16'hFAF0;
defparam \my_alu|Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneive_lcell_comb \my_alu|result[10] (
// Equation(s):
// \my_alu|result [10] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [10])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector23~10_combout )))

	.dataa(\my_alu|result [10]),
	.datab(\my_alu|Selector23~10_combout ),
	.datac(gnd),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [10]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[10] .lut_mask = 16'hAACC;
defparam \my_alu|result[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneive_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (\my_alu|result [10]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [10]),
	.cin(gnd),
	.combout(\Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = 16'hFF33;
defparam \Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N1
dffeas \wd[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector59~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[10]~reg0 .is_wysiwyg = "true";
defparam \wd[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \register|reg_storage[976] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[10]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [976]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[976] .is_wysiwyg = "true";
defparam \register|reg_storage[976] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \register|Mux21~7 (
// Equation(s):
// \register|Mux21~7_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [874]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [842] & ((!\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [842]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [874]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~7 .lut_mask = 16'hCCE2;
defparam \register|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \register|Mux21~8 (
// Equation(s):
// \register|Mux21~8_combout  = (\rr1[2]~reg0_q  & ((\register|Mux21~7_combout  & ((\register|reg_storage [1002]))) # (!\register|Mux21~7_combout  & (\register|reg_storage [976])))) # (!\rr1[2]~reg0_q  & (((\register|Mux21~7_combout ))))

	.dataa(\register|reg_storage [976]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [1002]),
	.datad(\register|Mux21~7_combout ),
	.cin(gnd),
	.combout(\register|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~8 .lut_mask = 16'hF388;
defparam \register|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N22
cycloneive_lcell_comb \register|Mux21~0 (
// Equation(s):
// \register|Mux21~0_combout  = (\rr1[2]~reg0_q  & (\rr1[0]~reg0_q )) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [618]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [586]))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [586]),
	.datad(\register|reg_storage [618]),
	.cin(gnd),
	.combout(\register|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~0 .lut_mask = 16'hDC98;
defparam \register|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneive_lcell_comb \register|Mux21~1 (
// Equation(s):
// \register|Mux21~1_combout  = (\register|Mux21~0_combout  & (((\register|reg_storage [746]) # (!\rr1[2]~reg0_q )))) # (!\register|Mux21~0_combout  & (\register|reg_storage [714] & ((\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [714]),
	.datab(\register|Mux21~0_combout ),
	.datac(\register|reg_storage [746]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~1 .lut_mask = 16'hE2CC;
defparam \register|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneive_lcell_comb \register|Mux21~4 (
// Equation(s):
// \register|Mux21~4_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [650])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [522])))))

	.dataa(\register|reg_storage [650]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [522]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~4 .lut_mask = 16'hEE30;
defparam \register|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cycloneive_lcell_comb \register|Mux21~5 (
// Equation(s):
// \register|Mux21~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux21~4_combout  & ((\register|reg_storage [682]))) # (!\register|Mux21~4_combout  & (\register|reg_storage [554])))) # (!\rr1[0]~reg0_q  & (((\register|Mux21~4_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [554]),
	.datac(\register|reg_storage [682]),
	.datad(\register|Mux21~4_combout ),
	.cin(gnd),
	.combout(\register|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~5 .lut_mask = 16'hF588;
defparam \register|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \register|Mux21~2 (
// Equation(s):
// \register|Mux21~2_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [906]) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|reg_storage [778] & !\rr1[0]~reg0_q ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [906]),
	.datac(\register|reg_storage [778]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~2 .lut_mask = 16'hAAD8;
defparam \register|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \register|Mux21~3 (
// Equation(s):
// \register|Mux21~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux21~2_combout  & ((\register|reg_storage [938]))) # (!\register|Mux21~2_combout  & (\register|reg_storage [810])))) # (!\rr1[0]~reg0_q  & (((\register|Mux21~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [810]),
	.datac(\register|reg_storage [938]),
	.datad(\register|Mux21~2_combout ),
	.cin(gnd),
	.combout(\register|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~3 .lut_mask = 16'hF588;
defparam \register|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneive_lcell_comb \register|Mux21~6 (
// Equation(s):
// \register|Mux21~6_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q ) # (\register|Mux21~3_combout )))) # (!\rr1[3]~reg0_q  & (\register|Mux21~5_combout  & (!\rr1[1]~reg0_q )))

	.dataa(\register|Mux21~5_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux21~3_combout ),
	.cin(gnd),
	.combout(\register|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~6 .lut_mask = 16'hCEC2;
defparam \register|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneive_lcell_comb \register|Mux21~9 (
// Equation(s):
// \register|Mux21~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux21~6_combout  & (\register|Mux21~8_combout )) # (!\register|Mux21~6_combout  & ((\register|Mux21~1_combout ))))) # (!\rr1[1]~reg0_q  & (((\register|Mux21~6_combout ))))

	.dataa(\register|Mux21~8_combout ),
	.datab(\register|Mux21~1_combout ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|Mux21~6_combout ),
	.cin(gnd),
	.combout(\register|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~9 .lut_mask = 16'hAFC0;
defparam \register|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \register|Mux21~10 (
// Equation(s):
// \register|Mux21~10_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [394]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [138] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [394]),
	.datac(\register|reg_storage [138]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~10 .lut_mask = 16'hAAD8;
defparam \register|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
cycloneive_lcell_comb \register|Mux21~11 (
// Equation(s):
// \register|Mux21~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux21~10_combout  & (\register|reg_storage [458])) # (!\register|Mux21~10_combout  & ((\register|reg_storage [202]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux21~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [458]),
	.datac(\register|reg_storage [202]),
	.datad(\register|Mux21~10_combout ),
	.cin(gnd),
	.combout(\register|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~11 .lut_mask = 16'hDDA0;
defparam \register|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneive_lcell_comb \register|Mux21~17 (
// Equation(s):
// \register|Mux21~17_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [234]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [170]))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [170]),
	.datac(\register|reg_storage [234]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~17 .lut_mask = 16'hFA44;
defparam \register|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N6
cycloneive_lcell_comb \register|Mux21~18 (
// Equation(s):
// \register|Mux21~18_combout  = (\rr1[3]~reg0_q  & ((\register|Mux21~17_combout  & ((\register|reg_storage [490]))) # (!\register|Mux21~17_combout  & (\register|reg_storage [426])))) # (!\rr1[3]~reg0_q  & (((\register|Mux21~17_combout ))))

	.dataa(\register|reg_storage [426]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [490]),
	.datad(\register|Mux21~17_combout ),
	.cin(gnd),
	.combout(\register|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~18 .lut_mask = 16'hF388;
defparam \register|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N28
cycloneive_lcell_comb \register|Mux21~12 (
// Equation(s):
// \register|Mux21~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & ((\register|reg_storage [106]))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [42]))))

	.dataa(\register|reg_storage [42]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [106]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~12 .lut_mask = 16'hFC22;
defparam \register|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N30
cycloneive_lcell_comb \register|Mux21~13 (
// Equation(s):
// \register|Mux21~13_combout  = (\register|Mux21~12_combout  & (((\register|reg_storage [362]) # (!\rr1[3]~reg0_q )))) # (!\register|Mux21~12_combout  & (\register|reg_storage [298] & ((\rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [298]),
	.datab(\register|reg_storage [362]),
	.datac(\register|Mux21~12_combout ),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~13 .lut_mask = 16'hCAF0;
defparam \register|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
cycloneive_lcell_comb \register|Mux21~14 (
// Equation(s):
// \register|Mux21~14_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [266]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [10] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [266]),
	.datac(\register|reg_storage [10]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~14 .lut_mask = 16'hAAD8;
defparam \register|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N10
cycloneive_lcell_comb \register|Mux21~15 (
// Equation(s):
// \register|Mux21~15_combout  = (\rr1[1]~reg0_q  & ((\register|Mux21~14_combout  & (\register|reg_storage [330])) # (!\register|Mux21~14_combout  & ((\register|reg_storage [74]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux21~14_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [330]),
	.datac(\register|reg_storage [74]),
	.datad(\register|Mux21~14_combout ),
	.cin(gnd),
	.combout(\register|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~15 .lut_mask = 16'hDDA0;
defparam \register|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
cycloneive_lcell_comb \register|Mux21~16 (
// Equation(s):
// \register|Mux21~16_combout  = (\rr1[2]~reg0_q  & (\rr1[0]~reg0_q )) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|Mux21~13_combout )) # (!\rr1[0]~reg0_q  & ((\register|Mux21~15_combout )))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|Mux21~13_combout ),
	.datad(\register|Mux21~15_combout ),
	.cin(gnd),
	.combout(\register|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~16 .lut_mask = 16'hD9C8;
defparam \register|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneive_lcell_comb \register|Mux21~19 (
// Equation(s):
// \register|Mux21~19_combout  = (\rr1[2]~reg0_q  & ((\register|Mux21~16_combout  & ((\register|Mux21~18_combout ))) # (!\register|Mux21~16_combout  & (\register|Mux21~11_combout )))) # (!\rr1[2]~reg0_q  & (((\register|Mux21~16_combout ))))

	.dataa(\register|Mux21~11_combout ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux21~18_combout ),
	.datad(\register|Mux21~16_combout ),
	.cin(gnd),
	.combout(\register|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~19 .lut_mask = 16'hF388;
defparam \register|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneive_lcell_comb \Selector117~0 (
// Equation(s):
// \Selector117~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux21~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux21~19_combout )))))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(\register|Mux21~9_combout ),
	.datad(\register|Mux21~19_combout ),
	.cin(gnd),
	.combout(\Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector117~0 .lut_mask = 16'hC480;
defparam \Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N29
dffeas \r1[10]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector117~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[10]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[10]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[10]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneive_lcell_comb \my_alu|SRL_2~23 (
// Equation(s):
// \my_alu|SRL_2~23_combout  = (\r2[1]~reg0_q  & ((\r1[12]~reg0_Duplicate_2_q ))) # (!\r2[1]~reg0_q  & (\r1[10]~reg0_Duplicate_2_q ))

	.dataa(gnd),
	.datab(\r1[10]~reg0_Duplicate_2_q ),
	.datac(\r1[12]~reg0_Duplicate_2_q ),
	.datad(\r2[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~23 .lut_mask = 16'hF0CC;
defparam \my_alu|SRL_2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneive_lcell_comb \my_alu|SRL_2~24 (
// Equation(s):
// \my_alu|SRL_2~24_combout  = (\r2[0]~reg0_q  & (\my_alu|SRL_2~23_combout )) # (!\r2[0]~reg0_q  & ((\my_alu|SRL_2~16_combout )))

	.dataa(\r2[0]~reg0_q ),
	.datab(gnd),
	.datac(\my_alu|SRL_2~23_combout ),
	.datad(\my_alu|SRL_2~16_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~24 .lut_mask = 16'hF5A0;
defparam \my_alu|SRL_2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N16
cycloneive_lcell_comb \my_alu|Selector28~8 (
// Equation(s):
// \my_alu|Selector28~8_combout  = (\my_alu|Selector26~0_combout  & ((\my_alu|SRL_2~24_combout ) # ((\my_alu|Selector26~1_combout )))) # (!\my_alu|Selector26~0_combout  & (((!\my_alu|Selector26~1_combout  & \my_alu|SRL_2~22_combout ))))

	.dataa(\my_alu|SRL_2~24_combout ),
	.datab(\my_alu|Selector26~0_combout ),
	.datac(\my_alu|Selector26~1_combout ),
	.datad(\my_alu|SRL_2~22_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector28~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~8 .lut_mask = 16'hCBC8;
defparam \my_alu|Selector28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N4
cycloneive_lcell_comb \my_alu|Selector28~2 (
// Equation(s):
// \my_alu|Selector28~2_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & ((\my_alu|Add0~10_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Add1~10_combout )))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Add1~10_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Add0~10_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~2 .lut_mask = 16'hCB0B;
defparam \my_alu|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N2
cycloneive_lcell_comb \my_alu|Selector28~3 (
// Equation(s):
// \my_alu|Selector28~3_combout  = (\r2[5]~reg0_q  & ((\my_alu|Selector28~2_combout ) # ((\r1[5]~reg0_Duplicate_2_q  & !\alu_control[1]~reg0_q )))) # (!\r2[5]~reg0_q  & (\my_alu|Selector28~2_combout  & ((\r1[5]~reg0_Duplicate_2_q ) # (\alu_control[1]~reg0_q 
// ))))

	.dataa(\r2[5]~reg0_q ),
	.datab(\my_alu|Selector28~2_combout ),
	.datac(\r1[5]~reg0_Duplicate_2_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~3 .lut_mask = 16'hCCE8;
defparam \my_alu|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N30
cycloneive_lcell_comb \my_alu|Selector28~1 (
// Equation(s):
// \my_alu|Selector28~1_combout  = (\alu_control[0]~reg0_q  & \my_alu|Mult0|auto_generated|w513w [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Mult0|auto_generated|w513w [5]),
	.cin(gnd),
	.combout(\my_alu|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~1 .lut_mask = 16'hF000;
defparam \my_alu|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N20
cycloneive_lcell_comb \my_alu|Selector28~4 (
// Equation(s):
// \my_alu|Selector28~4_combout  = (\my_alu|Selector30~3_combout  & (((\my_alu|Selector30~2_combout  & \my_alu|Selector28~1_combout )))) # (!\my_alu|Selector30~3_combout  & ((\my_alu|Selector28~3_combout ) # ((!\my_alu|Selector30~2_combout ))))

	.dataa(\my_alu|Selector28~3_combout ),
	.datab(\my_alu|Selector30~3_combout ),
	.datac(\my_alu|Selector30~2_combout ),
	.datad(\my_alu|Selector28~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~4 .lut_mask = 16'hE323;
defparam \my_alu|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N14
cycloneive_lcell_comb \my_alu|Selector28~5 (
// Equation(s):
// \my_alu|Selector28~5_combout  = (\my_alu|Selector30~1_combout  & ((\my_alu|Selector28~4_combout  & (\my_alu|SRL_8~36_combout )) # (!\my_alu|Selector28~4_combout  & ((\my_alu|SLL_8~6_combout ))))) # (!\my_alu|Selector30~1_combout  & 
// (\my_alu|Selector28~4_combout ))

	.dataa(\my_alu|Selector30~1_combout ),
	.datab(\my_alu|Selector28~4_combout ),
	.datac(\my_alu|SRL_8~36_combout ),
	.datad(\my_alu|SLL_8~6_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~5 .lut_mask = 16'hE6C4;
defparam \my_alu|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N0
cycloneive_lcell_comb \my_alu|Selector28~6 (
// Equation(s):
// \my_alu|Selector28~6_combout  = (\my_alu|Selector30~4_combout  & ((\my_alu|Selector30~5_combout  & (\r1[5]~reg0_Duplicate_2_q )) # (!\my_alu|Selector30~5_combout  & ((\my_alu|Selector28~5_combout ))))) # (!\my_alu|Selector30~4_combout  & 
// (((!\my_alu|Selector30~5_combout ))))

	.dataa(\my_alu|Selector30~4_combout ),
	.datab(\r1[5]~reg0_Duplicate_2_q ),
	.datac(\my_alu|Selector30~5_combout ),
	.datad(\my_alu|Selector28~5_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector28~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~6 .lut_mask = 16'h8F85;
defparam \my_alu|Selector28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N8
cycloneive_lcell_comb \my_alu|Selector28~0 (
// Equation(s):
// \my_alu|Selector28~0_combout  = (\alu_control[0]~reg0_q  & (\r2[5]~reg0_q  $ (\r1[5]~reg0_Duplicate_2_q )))

	.dataa(\r2[5]~reg0_q ),
	.datab(\r1[5]~reg0_Duplicate_2_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~0 .lut_mask = 16'h6060;
defparam \my_alu|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N10
cycloneive_lcell_comb \my_alu|Selector28~7 (
// Equation(s):
// \my_alu|Selector28~7_combout  = (\my_alu|Selector30~0_combout  & ((\my_alu|Selector28~6_combout  & (\my_alu|Selector28~0_combout )) # (!\my_alu|Selector28~6_combout  & ((\my_alu|SRL_8~35_combout ))))) # (!\my_alu|Selector30~0_combout  & 
// (\my_alu|Selector28~6_combout ))

	.dataa(\my_alu|Selector30~0_combout ),
	.datab(\my_alu|Selector28~6_combout ),
	.datac(\my_alu|Selector28~0_combout ),
	.datad(\my_alu|SRL_8~35_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector28~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~7 .lut_mask = 16'hE6C4;
defparam \my_alu|Selector28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
cycloneive_lcell_comb \my_alu|Selector28~9 (
// Equation(s):
// \my_alu|Selector28~9_combout  = (\my_alu|Selector28~8_combout  & (((\my_alu|SRL_4~9_combout ) # (!\my_alu|Selector26~1_combout )))) # (!\my_alu|Selector28~8_combout  & (\my_alu|Selector28~7_combout  & ((\my_alu|Selector26~1_combout ))))

	.dataa(\my_alu|Selector28~8_combout ),
	.datab(\my_alu|Selector28~7_combout ),
	.datac(\my_alu|SRL_4~9_combout ),
	.datad(\my_alu|Selector26~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector28~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector28~9 .lut_mask = 16'hE4AA;
defparam \my_alu|Selector28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
cycloneive_lcell_comb \my_alu|result[5] (
// Equation(s):
// \my_alu|result [5] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [5])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector28~9_combout )))

	.dataa(gnd),
	.datab(\my_alu|result [5]),
	.datac(\my_alu|Selector28~9_combout ),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [5]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[5] .lut_mask = 16'hCCF0;
defparam \my_alu|result[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
cycloneive_lcell_comb \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = (\my_alu|result [5]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\my_alu|result [5]),
	.cin(gnd),
	.combout(\Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector64~0 .lut_mask = 16'hFF0F;
defparam \Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N9
dffeas \wd[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector64~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[5]~reg0 .is_wysiwyg = "true";
defparam \wd[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N29
dffeas \register|reg_storage[933] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wd[5]~reg0_q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [933]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[933] .is_wysiwyg = "true";
defparam \register|reg_storage[933] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \register|Mux26~0 (
// Equation(s):
// \register|Mux26~0_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [805]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [773] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [805]),
	.datac(\register|reg_storage [773]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~0 .lut_mask = 16'hAAD8;
defparam \register|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneive_lcell_comb \register|Mux26~1 (
// Equation(s):
// \register|Mux26~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux26~0_combout  & (\register|reg_storage [933])) # (!\register|Mux26~0_combout  & ((\register|reg_storage [901]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux26~0_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [933]),
	.datac(\register|reg_storage [901]),
	.datad(\register|Mux26~0_combout ),
	.cin(gnd),
	.combout(\register|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~1 .lut_mask = 16'hDDA0;
defparam \register|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \register|Mux26~4 (
// Equation(s):
// \register|Mux26~4_combout  = (\rr1[0]~reg0_q  & (((\register|reg_storage [549]) # (\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [517] & ((!\rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [517]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [549]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~4 .lut_mask = 16'hCCE2;
defparam \register|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \register|Mux26~5 (
// Equation(s):
// \register|Mux26~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux26~4_combout  & ((\register|reg_storage [677]))) # (!\register|Mux26~4_combout  & (\register|reg_storage [645])))) # (!\rr1[2]~reg0_q  & (((\register|Mux26~4_combout ))))

	.dataa(\rr1[2]~reg0_q ),
	.datab(\register|reg_storage [645]),
	.datac(\register|reg_storage [677]),
	.datad(\register|Mux26~4_combout ),
	.cin(gnd),
	.combout(\register|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~5 .lut_mask = 16'hF588;
defparam \register|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \register|Mux26~2 (
// Equation(s):
// \register|Mux26~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [709])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [581])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [709]),
	.datac(\register|reg_storage [581]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~2 .lut_mask = 16'hEE50;
defparam \register|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \register|Mux26~3 (
// Equation(s):
// \register|Mux26~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux26~2_combout  & ((\register|reg_storage [741]))) # (!\register|Mux26~2_combout  & (\register|reg_storage [613])))) # (!\rr1[0]~reg0_q  & (((\register|Mux26~2_combout ))))

	.dataa(\register|reg_storage [613]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [741]),
	.datad(\register|Mux26~2_combout ),
	.cin(gnd),
	.combout(\register|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~3 .lut_mask = 16'hF388;
defparam \register|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N30
cycloneive_lcell_comb \register|Mux26~6 (
// Equation(s):
// \register|Mux26~6_combout  = (\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q ) # ((\register|Mux26~3_combout )))) # (!\rr1[1]~reg0_q  & (!\rr1[3]~reg0_q  & (\register|Mux26~5_combout )))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux26~5_combout ),
	.datad(\register|Mux26~3_combout ),
	.cin(gnd),
	.combout(\register|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~6 .lut_mask = 16'hBA98;
defparam \register|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \register|Mux26~7 (
// Equation(s):
// \register|Mux26~7_combout  = (\rr1[2]~reg0_q  & ((\register|reg_storage [971]) # ((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & (((\register|reg_storage [837] & !\rr1[0]~reg0_q ))))

	.dataa(\register|reg_storage [971]),
	.datab(\register|reg_storage [837]),
	.datac(\rr1[2]~reg0_q ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~7 .lut_mask = 16'hF0AC;
defparam \register|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \register|Mux26~8 (
// Equation(s):
// \register|Mux26~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux26~7_combout  & ((\register|reg_storage [997]))) # (!\register|Mux26~7_combout  & (\register|reg_storage [869])))) # (!\rr1[0]~reg0_q  & (((\register|Mux26~7_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [869]),
	.datac(\register|reg_storage [997]),
	.datad(\register|Mux26~7_combout ),
	.cin(gnd),
	.combout(\register|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~8 .lut_mask = 16'hF588;
defparam \register|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneive_lcell_comb \register|Mux26~9 (
// Equation(s):
// \register|Mux26~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux26~6_combout  & ((\register|Mux26~8_combout ))) # (!\register|Mux26~6_combout  & (\register|Mux26~1_combout )))) # (!\rr1[3]~reg0_q  & (((\register|Mux26~6_combout ))))

	.dataa(\register|Mux26~1_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux26~6_combout ),
	.datad(\register|Mux26~8_combout ),
	.cin(gnd),
	.combout(\register|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~9 .lut_mask = 16'hF838;
defparam \register|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
cycloneive_lcell_comb \register|Mux26~17 (
// Equation(s):
// \register|Mux26~17_combout  = (\rr1[1]~reg0_q  & (((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [421]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [165]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [165]),
	.datac(\rr1[3]~reg0_q ),
	.datad(\register|reg_storage [421]),
	.cin(gnd),
	.combout(\register|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~17 .lut_mask = 16'hF4A4;
defparam \register|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N14
cycloneive_lcell_comb \register|Mux26~18 (
// Equation(s):
// \register|Mux26~18_combout  = (\register|Mux26~17_combout  & (((\register|reg_storage [485]) # (!\rr1[1]~reg0_q )))) # (!\register|Mux26~17_combout  & (\register|reg_storage [229] & ((\rr1[1]~reg0_q ))))

	.dataa(\register|Mux26~17_combout ),
	.datab(\register|reg_storage [229]),
	.datac(\register|reg_storage [485]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~18 .lut_mask = 16'hE4AA;
defparam \register|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N24
cycloneive_lcell_comb \register|Mux26~10 (
// Equation(s):
// \register|Mux26~10_combout  = (\rr1[1]~reg0_q  & (\rr1[3]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|reg_storage [293]))) # (!\rr1[3]~reg0_q  & (\register|reg_storage [37]))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [37]),
	.datad(\register|reg_storage [293]),
	.cin(gnd),
	.combout(\register|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~10 .lut_mask = 16'hDC98;
defparam \register|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneive_lcell_comb \register|Mux26~11 (
// Equation(s):
// \register|Mux26~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux26~10_combout  & (\register|reg_storage [357])) # (!\register|Mux26~10_combout  & ((\register|reg_storage [101]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux26~10_combout ))))

	.dataa(\register|reg_storage [357]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [101]),
	.datad(\register|Mux26~10_combout ),
	.cin(gnd),
	.combout(\register|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~11 .lut_mask = 16'hBBC0;
defparam \register|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N30
cycloneive_lcell_comb \register|Mux26~12 (
// Equation(s):
// \register|Mux26~12_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [197])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [133])))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [197]),
	.datac(\register|reg_storage [133]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~12 .lut_mask = 16'hEE50;
defparam \register|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
cycloneive_lcell_comb \register|Mux26~13 (
// Equation(s):
// \register|Mux26~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux26~12_combout  & ((\register|reg_storage [453]))) # (!\register|Mux26~12_combout  & (\register|reg_storage [389])))) # (!\rr1[3]~reg0_q  & (((\register|Mux26~12_combout ))))

	.dataa(\register|reg_storage [389]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux26~12_combout ),
	.datad(\register|reg_storage [453]),
	.cin(gnd),
	.combout(\register|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~13 .lut_mask = 16'hF838;
defparam \register|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N4
cycloneive_lcell_comb \register|Mux26~14 (
// Equation(s):
// \register|Mux26~14_combout  = (\rr1[3]~reg0_q  & (((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & ((\rr1[1]~reg0_q  & (\register|reg_storage [69])) # (!\rr1[1]~reg0_q  & ((\register|reg_storage [5])))))

	.dataa(\register|reg_storage [69]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\rr1[1]~reg0_q ),
	.datad(\register|reg_storage [5]),
	.cin(gnd),
	.combout(\register|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~14 .lut_mask = 16'hE3E0;
defparam \register|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N22
cycloneive_lcell_comb \register|Mux26~15 (
// Equation(s):
// \register|Mux26~15_combout  = (\register|Mux26~14_combout  & (((\register|reg_storage [325]) # (!\rr1[3]~reg0_q )))) # (!\register|Mux26~14_combout  & (\register|reg_storage [261] & ((\rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [261]),
	.datab(\register|Mux26~14_combout ),
	.datac(\register|reg_storage [325]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~15 .lut_mask = 16'hE2CC;
defparam \register|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneive_lcell_comb \register|Mux26~16 (
// Equation(s):
// \register|Mux26~16_combout  = (\rr1[0]~reg0_q  & (\rr1[2]~reg0_q )) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|Mux26~13_combout )) # (!\rr1[2]~reg0_q  & ((\register|Mux26~15_combout )))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|Mux26~13_combout ),
	.datad(\register|Mux26~15_combout ),
	.cin(gnd),
	.combout(\register|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~16 .lut_mask = 16'hD9C8;
defparam \register|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneive_lcell_comb \register|Mux26~19 (
// Equation(s):
// \register|Mux26~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux26~16_combout  & (\register|Mux26~18_combout )) # (!\register|Mux26~16_combout  & ((\register|Mux26~11_combout ))))) # (!\rr1[0]~reg0_q  & (((\register|Mux26~16_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|Mux26~18_combout ),
	.datac(\register|Mux26~11_combout ),
	.datad(\register|Mux26~16_combout ),
	.cin(gnd),
	.combout(\register|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~19 .lut_mask = 16'hDDA0;
defparam \register|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneive_lcell_comb \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux26~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux26~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux26~9_combout ),
	.datad(\register|Mux26~19_combout ),
	.cin(gnd),
	.combout(\Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~0 .lut_mask = 16'hA280;
defparam \Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N27
dffeas \r1[5]~reg0_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector122~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1[5]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r1[5]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \r1[5]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N8
cycloneive_lcell_comb \my_alu|SRL_1~3 (
// Equation(s):
// \my_alu|SRL_1~3_combout  = (\r2[0]~reg0_q  & ((\r1[6]~reg0_Duplicate_2_q ))) # (!\r2[0]~reg0_q  & (\r1[5]~reg0_Duplicate_2_q ))

	.dataa(\r1[5]~reg0_Duplicate_2_q ),
	.datab(\r1[6]~reg0_Duplicate_2_q ),
	.datac(\r2[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SRL_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_1~3 .lut_mask = 16'hCACA;
defparam \my_alu|SRL_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N18
cycloneive_lcell_comb \my_alu|SRL_2~21 (
// Equation(s):
// \my_alu|SRL_2~21_combout  = (\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & ((\r1[8]~reg0_Duplicate_2_q ))) # (!\r2[0]~reg0_q  & (\r1[7]~reg0_Duplicate_2_q ))))

	.dataa(\r1[7]~reg0_Duplicate_2_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(\r2[0]~reg0_q ),
	.datad(\r1[8]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~21 .lut_mask = 16'hC808;
defparam \my_alu|SRL_2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N10
cycloneive_lcell_comb \my_alu|SRL_2~22 (
// Equation(s):
// \my_alu|SRL_2~22_combout  = (\my_alu|SRL_2~21_combout ) # ((!\r2[1]~reg0_q  & \my_alu|SRL_1~3_combout ))

	.dataa(gnd),
	.datab(\r2[1]~reg0_q ),
	.datac(\my_alu|SRL_1~3_combout ),
	.datad(\my_alu|SRL_2~21_combout ),
	.cin(gnd),
	.combout(\my_alu|SRL_2~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_2~22 .lut_mask = 16'hFF30;
defparam \my_alu|SRL_2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N4
cycloneive_lcell_comb \my_alu|result~8 (
// Equation(s):
// \my_alu|result~8_combout  = (\r2[2]~reg0_q  & ((\r2[3]~reg0_q  & ((\my_alu|SRL_2~20_combout ))) # (!\r2[3]~reg0_q  & (\my_alu|SRL_2~22_combout ))))

	.dataa(\my_alu|SRL_2~22_combout ),
	.datab(\r2[2]~reg0_q ),
	.datac(\r2[3]~reg0_q ),
	.datad(\my_alu|SRL_2~20_combout ),
	.cin(gnd),
	.combout(\my_alu|result~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~8 .lut_mask = 16'hC808;
defparam \my_alu|result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N2
cycloneive_lcell_comb \my_alu|result~9 (
// Equation(s):
// \my_alu|result~9_combout  = (!\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & (\r1[2]~reg0_Duplicate_2_q )) # (!\r2[0]~reg0_q  & ((\r1[1]~reg0_Duplicate_2_q )))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[2]~reg0_Duplicate_2_q ),
	.datad(\r1[1]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|result~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~9 .lut_mask = 16'h5140;
defparam \my_alu|result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N18
cycloneive_lcell_comb \my_alu|result~10 (
// Equation(s):
// \my_alu|result~10_combout  = (!\r2[3]~reg0_q  & ((\my_alu|result~9_combout ) # ((\r2[1]~reg0_q  & \my_alu|SRL_1~4_combout ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\my_alu|result~9_combout ),
	.datac(\r2[3]~reg0_q ),
	.datad(\my_alu|SRL_1~4_combout ),
	.cin(gnd),
	.combout(\my_alu|result~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~10 .lut_mask = 16'h0E0C;
defparam \my_alu|result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N24
cycloneive_lcell_comb \my_alu|result~11 (
// Equation(s):
// \my_alu|result~11_combout  = (!\r2[2]~reg0_q  & ((\my_alu|result~10_combout ) # ((\r2[3]~reg0_q  & \my_alu|SRL_2~24_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~24_combout ),
	.datad(\my_alu|result~10_combout ),
	.cin(gnd),
	.combout(\my_alu|result~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~11 .lut_mask = 16'h3320;
defparam \my_alu|result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N2
cycloneive_lcell_comb \my_alu|Selector32~0 (
// Equation(s):
// \my_alu|Selector32~0_combout  = (\r2[4]~reg0_q  & (((\my_alu|SRL_8~18_combout )))) # (!\r2[4]~reg0_q  & ((\my_alu|result~8_combout ) # ((\my_alu|result~11_combout ))))

	.dataa(\my_alu|result~8_combout ),
	.datab(\my_alu|result~11_combout ),
	.datac(\r2[4]~reg0_q ),
	.datad(\my_alu|SRL_8~18_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~0 .lut_mask = 16'hFE0E;
defparam \my_alu|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N6
cycloneive_lcell_comb \my_alu|Selector32~2 (
// Equation(s):
// \my_alu|Selector32~2_combout  = (\alu_control[0]~reg0_q  & (\alu_control[1]~reg0_q  & (\my_alu|Selector32~1_combout ))) # (!\alu_control[0]~reg0_q  & (!\alu_control[1]~reg0_q  & ((\my_alu|Selector32~0_combout ))))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Selector32~1_combout ),
	.datad(\my_alu|Selector32~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~2 .lut_mask = 16'h9180;
defparam \my_alu|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N28
cycloneive_lcell_comb \my_alu|Selector32~3 (
// Equation(s):
// \my_alu|Selector32~3_combout  = (\r2[4]~reg0_q  & (\my_alu|SRL_8~20_combout )) # (!\r2[4]~reg0_q  & (((\my_alu|result~8_combout ) # (\my_alu|result~11_combout ))))

	.dataa(\my_alu|SRL_8~20_combout ),
	.datab(\my_alu|result~8_combout ),
	.datac(\r2[4]~reg0_q ),
	.datad(\my_alu|result~11_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~3 .lut_mask = 16'hAFAC;
defparam \my_alu|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N10
cycloneive_lcell_comb \my_alu|Selector32~4 (
// Equation(s):
// \my_alu|Selector32~4_combout  = (\alu_control[0]~reg0_q  & (((\my_alu|Mult0|auto_generated|w513w [1])))) # (!\alu_control[0]~reg0_q  & (\my_alu|SLL_1~0_combout  & ((\my_alu|result~12_combout ))))

	.dataa(\my_alu|SLL_1~0_combout ),
	.datab(\alu_control[0]~reg0_q ),
	.datac(\my_alu|Mult0|auto_generated|w513w [1]),
	.datad(\my_alu|result~12_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~4 .lut_mask = 16'hE2C0;
defparam \my_alu|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N8
cycloneive_lcell_comb \my_alu|Selector32~5 (
// Equation(s):
// \my_alu|Selector32~5_combout  = (\alu_control[0]~reg0_q  & ((\alu_control[1]~reg0_q  & (\my_alu|Selector32~3_combout )) # (!\alu_control[1]~reg0_q  & ((\my_alu|Selector32~4_combout ))))) # (!\alu_control[0]~reg0_q  & (((\my_alu|Selector32~4_combout  & 
// \alu_control[1]~reg0_q ))))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\my_alu|Selector32~3_combout ),
	.datac(\my_alu|Selector32~4_combout ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector32~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~5 .lut_mask = 16'hD8A0;
defparam \my_alu|Selector32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N22
cycloneive_lcell_comb \my_alu|Selector32~6 (
// Equation(s):
// \my_alu|Selector32~6_combout  = (\alu_control[1]~reg0_q  & ((\alu_control[0]~reg0_q  & ((\my_alu|Add0~2_combout ))) # (!\alu_control[0]~reg0_q  & (\my_alu|Add1~2_combout )))) # (!\alu_control[1]~reg0_q  & (((!\alu_control[0]~reg0_q ))))

	.dataa(\my_alu|Add1~2_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\my_alu|Add0~2_combout ),
	.datad(\alu_control[0]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector32~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~6 .lut_mask = 16'hC0BB;
defparam \my_alu|Selector32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N20
cycloneive_lcell_comb \my_alu|Selector32~7 (
// Equation(s):
// \my_alu|Selector32~7_combout  = (\my_alu|Selector32~6_combout  & ((\alu_control[1]~reg0_q ) # ((\r2[1]~reg0_q ) # (\r1[1]~reg0_Duplicate_2_q )))) # (!\my_alu|Selector32~6_combout  & (!\alu_control[1]~reg0_q  & (\r2[1]~reg0_q  & \r1[1]~reg0_Duplicate_2_q 
// )))

	.dataa(\my_alu|Selector32~6_combout ),
	.datab(\alu_control[1]~reg0_q ),
	.datac(\r2[1]~reg0_q ),
	.datad(\r1[1]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|Selector32~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~7 .lut_mask = 16'hBAA8;
defparam \my_alu|Selector32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N14
cycloneive_lcell_comb \my_alu|Selector32~8 (
// Equation(s):
// \my_alu|Selector32~8_combout  = (\alu_control[2]~reg0_q  & ((\alu_control[3]~reg0_q  & ((\my_alu|Selector32~7_combout ))) # (!\alu_control[3]~reg0_q  & (\my_alu|Selector32~5_combout )))) # (!\alu_control[2]~reg0_q  & (!\alu_control[3]~reg0_q ))

	.dataa(\alu_control[2]~reg0_q ),
	.datab(\alu_control[3]~reg0_q ),
	.datac(\my_alu|Selector32~5_combout ),
	.datad(\my_alu|Selector32~7_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector32~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~8 .lut_mask = 16'hB931;
defparam \my_alu|Selector32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N24
cycloneive_lcell_comb \my_alu|Selector32~9 (
// Equation(s):
// \my_alu|Selector32~9_combout  = (\alu_control[0]~reg0_q  & (\r1[1]~reg0_Duplicate_2_q  & \alu_control[1]~reg0_q ))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(gnd),
	.datac(\r1[1]~reg0_Duplicate_2_q ),
	.datad(\alu_control[1]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector32~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~9 .lut_mask = 16'hA000;
defparam \my_alu|Selector32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N30
cycloneive_lcell_comb \my_alu|Selector32~10 (
// Equation(s):
// \my_alu|Selector32~10_combout  = (\alu_control[2]~reg0_q  & (((\my_alu|Selector32~8_combout )))) # (!\alu_control[2]~reg0_q  & ((\my_alu|Selector32~8_combout  & ((\my_alu|Selector32~9_combout ))) # (!\my_alu|Selector32~8_combout  & 
// (\my_alu|Selector32~2_combout ))))

	.dataa(\alu_control[2]~reg0_q ),
	.datab(\my_alu|Selector32~2_combout ),
	.datac(\my_alu|Selector32~8_combout ),
	.datad(\my_alu|Selector32~9_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector32~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~10 .lut_mask = 16'hF4A4;
defparam \my_alu|Selector32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N0
cycloneive_lcell_comb \my_alu|Selector32~11 (
// Equation(s):
// \my_alu|Selector32~11_combout  = (\my_alu|Selector32~10_combout  & \alu_control[4]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_alu|Selector32~10_combout ),
	.datad(\alu_control[4]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector32~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector32~11 .lut_mask = 16'hF000;
defparam \my_alu|Selector32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N12
cycloneive_lcell_comb \my_alu|result[1] (
// Equation(s):
// \my_alu|result [1] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [1])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector32~11_combout )))

	.dataa(\my_alu|result [1]),
	.datab(gnd),
	.datac(\my_alu|Selector32~11_combout ),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [1]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[1] .lut_mask = 16'hAAF0;
defparam \my_alu|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N16
cycloneive_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (\my_alu|result [1]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [1]),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'hFF33;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N17
dffeas \wd[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[1]~reg0 .is_wysiwyg = "true";
defparam \wd[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \register|reg_storage[993]~feeder (
// Equation(s):
// \register|reg_storage[993]~feeder_combout  = \wd[1]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wd[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[993]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[993]~feeder .lut_mask = 16'hFF00;
defparam \register|reg_storage[993]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \register|reg_storage[993] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[993]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [993]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[993] .is_wysiwyg = "true";
defparam \register|reg_storage[993] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneive_lcell_comb \register|Mux30~7 (
// Equation(s):
// \register|Mux30~7_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [967])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [833])))))

	.dataa(\register|reg_storage [967]),
	.datab(\register|reg_storage [833]),
	.datac(\rr1[0]~reg0_q ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~7 .lut_mask = 16'hFA0C;
defparam \register|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \register|Mux30~8 (
// Equation(s):
// \register|Mux30~8_combout  = (\rr1[0]~reg0_q  & ((\register|Mux30~7_combout  & (\register|reg_storage [993])) # (!\register|Mux30~7_combout  & ((\register|reg_storage [865]))))) # (!\rr1[0]~reg0_q  & (((\register|Mux30~7_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [993]),
	.datac(\register|reg_storage [865]),
	.datad(\register|Mux30~7_combout ),
	.cin(gnd),
	.combout(\register|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~8 .lut_mask = 16'hDDA0;
defparam \register|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N2
cycloneive_lcell_comb \register|Mux30~4 (
// Equation(s):
// \register|Mux30~4_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [545])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [513])))))

	.dataa(\register|reg_storage [545]),
	.datab(\register|reg_storage [513]),
	.datac(\rr1[2]~reg0_q ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~4 .lut_mask = 16'hFA0C;
defparam \register|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneive_lcell_comb \register|Mux30~5 (
// Equation(s):
// \register|Mux30~5_combout  = (\rr1[2]~reg0_q  & ((\register|Mux30~4_combout  & ((\register|reg_storage [673]))) # (!\register|Mux30~4_combout  & (\register|reg_storage [641])))) # (!\rr1[2]~reg0_q  & (((\register|Mux30~4_combout ))))

	.dataa(\register|reg_storage [641]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [673]),
	.datad(\register|Mux30~4_combout ),
	.cin(gnd),
	.combout(\register|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~5 .lut_mask = 16'hF388;
defparam \register|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneive_lcell_comb \register|Mux30~2 (
// Equation(s):
// \register|Mux30~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|reg_storage [705]))) # (!\rr1[2]~reg0_q  & (\register|reg_storage [577]))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [577]),
	.datac(\register|reg_storage [705]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~2 .lut_mask = 16'hFA44;
defparam \register|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \register|Mux30~3 (
// Equation(s):
// \register|Mux30~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux30~2_combout  & ((\register|reg_storage [737]))) # (!\register|Mux30~2_combout  & (\register|reg_storage [609])))) # (!\rr1[0]~reg0_q  & (((\register|Mux30~2_combout ))))

	.dataa(\register|reg_storage [609]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [737]),
	.datad(\register|Mux30~2_combout ),
	.cin(gnd),
	.combout(\register|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~3 .lut_mask = 16'hF388;
defparam \register|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneive_lcell_comb \register|Mux30~6 (
// Equation(s):
// \register|Mux30~6_combout  = (\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q ) # ((\register|Mux30~3_combout )))) # (!\rr1[1]~reg0_q  & (!\rr1[3]~reg0_q  & (\register|Mux30~5_combout )))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux30~5_combout ),
	.datad(\register|Mux30~3_combout ),
	.cin(gnd),
	.combout(\register|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~6 .lut_mask = 16'hBA98;
defparam \register|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneive_lcell_comb \register|Mux30~0 (
// Equation(s):
// \register|Mux30~0_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & (\register|reg_storage [801])) # (!\rr1[0]~reg0_q  & ((\register|reg_storage [769])))))

	.dataa(\register|reg_storage [801]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [769]),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~0 .lut_mask = 16'hEE30;
defparam \register|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneive_lcell_comb \register|Mux30~1 (
// Equation(s):
// \register|Mux30~1_combout  = (\rr1[2]~reg0_q  & ((\register|Mux30~0_combout  & (\register|reg_storage [929])) # (!\register|Mux30~0_combout  & ((\register|reg_storage [897]))))) # (!\rr1[2]~reg0_q  & (((\register|Mux30~0_combout ))))

	.dataa(\register|reg_storage [929]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [897]),
	.datad(\register|Mux30~0_combout ),
	.cin(gnd),
	.combout(\register|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~1 .lut_mask = 16'hBBC0;
defparam \register|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneive_lcell_comb \register|Mux30~9 (
// Equation(s):
// \register|Mux30~9_combout  = (\rr1[3]~reg0_q  & ((\register|Mux30~6_combout  & (\register|Mux30~8_combout )) # (!\register|Mux30~6_combout  & ((\register|Mux30~1_combout ))))) # (!\rr1[3]~reg0_q  & (((\register|Mux30~6_combout ))))

	.dataa(\register|Mux30~8_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux30~6_combout ),
	.datad(\register|Mux30~1_combout ),
	.cin(gnd),
	.combout(\register|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~9 .lut_mask = 16'hBCB0;
defparam \register|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N10
cycloneive_lcell_comb \register|Mux30~10 (
// Equation(s):
// \register|Mux30~10_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [289]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [33] & !\rr1[1]~reg0_q ))))

	.dataa(\register|reg_storage [289]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [33]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~10 .lut_mask = 16'hCCB8;
defparam \register|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N16
cycloneive_lcell_comb \register|Mux30~11 (
// Equation(s):
// \register|Mux30~11_combout  = (\rr1[1]~reg0_q  & ((\register|Mux30~10_combout  & (\register|reg_storage [353])) # (!\register|Mux30~10_combout  & ((\register|reg_storage [97]))))) # (!\rr1[1]~reg0_q  & (((\register|Mux30~10_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [353]),
	.datac(\register|reg_storage [97]),
	.datad(\register|Mux30~10_combout ),
	.cin(gnd),
	.combout(\register|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~11 .lut_mask = 16'hDDA0;
defparam \register|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N20
cycloneive_lcell_comb \register|Mux30~17 (
// Equation(s):
// \register|Mux30~17_combout  = (\rr1[3]~reg0_q  & ((\register|reg_storage [417]) # ((\rr1[1]~reg0_q )))) # (!\rr1[3]~reg0_q  & (((\register|reg_storage [161] & !\rr1[1]~reg0_q ))))

	.dataa(\rr1[3]~reg0_q ),
	.datab(\register|reg_storage [417]),
	.datac(\register|reg_storage [161]),
	.datad(\rr1[1]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~17 .lut_mask = 16'hAAD8;
defparam \register|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N18
cycloneive_lcell_comb \register|Mux30~18 (
// Equation(s):
// \register|Mux30~18_combout  = (\rr1[1]~reg0_q  & ((\register|Mux30~17_combout  & (\register|reg_storage [481])) # (!\register|Mux30~17_combout  & ((\register|reg_storage [225]))))) # (!\rr1[1]~reg0_q  & (\register|Mux30~17_combout ))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|Mux30~17_combout ),
	.datac(\register|reg_storage [481]),
	.datad(\register|reg_storage [225]),
	.cin(gnd),
	.combout(\register|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~18 .lut_mask = 16'hE6C4;
defparam \register|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N22
cycloneive_lcell_comb \register|Mux30~14 (
// Equation(s):
// \register|Mux30~14_combout  = (\rr1[1]~reg0_q  & (((\register|reg_storage [65]) # (\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (\register|reg_storage [1] & ((!\rr1[3]~reg0_q ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\register|reg_storage [1]),
	.datac(\register|reg_storage [65]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~14 .lut_mask = 16'hAAE4;
defparam \register|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N0
cycloneive_lcell_comb \register|Mux30~15 (
// Equation(s):
// \register|Mux30~15_combout  = (\register|Mux30~14_combout  & (((\register|reg_storage [321])) # (!\rr1[3]~reg0_q ))) # (!\register|Mux30~14_combout  & (\rr1[3]~reg0_q  & ((\register|reg_storage [257]))))

	.dataa(\register|Mux30~14_combout ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [321]),
	.datad(\register|reg_storage [257]),
	.cin(gnd),
	.combout(\register|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~15 .lut_mask = 16'hE6A2;
defparam \register|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneive_lcell_comb \register|Mux30~12 (
// Equation(s):
// \register|Mux30~12_combout  = (\rr1[1]~reg0_q  & ((\register|reg_storage [193]) # ((\rr1[3]~reg0_q )))) # (!\rr1[1]~reg0_q  & (((\register|reg_storage [129] & !\rr1[3]~reg0_q ))))

	.dataa(\register|reg_storage [193]),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|reg_storage [129]),
	.datad(\rr1[3]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~12 .lut_mask = 16'hCCB8;
defparam \register|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneive_lcell_comb \register|Mux30~13 (
// Equation(s):
// \register|Mux30~13_combout  = (\rr1[3]~reg0_q  & ((\register|Mux30~12_combout  & ((\register|reg_storage [449]))) # (!\register|Mux30~12_combout  & (\register|reg_storage [385])))) # (!\rr1[3]~reg0_q  & (((\register|Mux30~12_combout ))))

	.dataa(\register|reg_storage [385]),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|reg_storage [449]),
	.datad(\register|Mux30~12_combout ),
	.cin(gnd),
	.combout(\register|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~13 .lut_mask = 16'hF388;
defparam \register|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneive_lcell_comb \register|Mux30~16 (
// Equation(s):
// \register|Mux30~16_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & ((\register|Mux30~13_combout ))) # (!\rr1[2]~reg0_q  & (\register|Mux30~15_combout ))))

	.dataa(\register|Mux30~15_combout ),
	.datab(\rr1[0]~reg0_q ),
	.datac(\rr1[2]~reg0_q ),
	.datad(\register|Mux30~13_combout ),
	.cin(gnd),
	.combout(\register|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~16 .lut_mask = 16'hF2C2;
defparam \register|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneive_lcell_comb \register|Mux30~19 (
// Equation(s):
// \register|Mux30~19_combout  = (\rr1[0]~reg0_q  & ((\register|Mux30~16_combout  & ((\register|Mux30~18_combout ))) # (!\register|Mux30~16_combout  & (\register|Mux30~11_combout )))) # (!\rr1[0]~reg0_q  & (((\register|Mux30~16_combout ))))

	.dataa(\register|Mux30~11_combout ),
	.datab(\register|Mux30~18_combout ),
	.datac(\rr1[0]~reg0_q ),
	.datad(\register|Mux30~16_combout ),
	.cin(gnd),
	.combout(\register|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~19 .lut_mask = 16'hCFA0;
defparam \register|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneive_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = (\S[1]~reg0_q  & ((\rr1[4]~reg0_q  & (\register|Mux30~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux30~19_combout )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\rr1[4]~reg0_q ),
	.datac(\register|Mux30~9_combout ),
	.datad(\register|Mux30~19_combout ),
	.cin(gnd),
	.combout(\Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = 16'hA280;
defparam \Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N14
cycloneive_lcell_comb \my_alu|Selector34~7 (
// Equation(s):
// \my_alu|Selector34~7_combout  = (\my_alu|Mult0|auto_generated|w513w [0] & (\alu_control[0]~reg0_q  & \alu_control[2]~reg0_q ))

	.dataa(\my_alu|Mult0|auto_generated|w513w [0]),
	.datab(gnd),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector34~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~7 .lut_mask = 16'hA000;
defparam \my_alu|Selector34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N16
cycloneive_lcell_comb \my_alu|Selector34~4 (
// Equation(s):
// \my_alu|Selector34~4_combout  = (\alu_control[0]~reg0_q  & (\my_alu|Add0~0_combout )) # (!\alu_control[0]~reg0_q  & ((!\alu_control[2]~reg0_q )))

	.dataa(\my_alu|Add0~0_combout ),
	.datab(gnd),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~4 .lut_mask = 16'hA0AF;
defparam \my_alu|Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N0
cycloneive_lcell_comb \my_alu|LessThan0~1 (
// Equation(s):
// \my_alu|LessThan0~1_cout  = CARRY((!\r1[0]~reg0_Duplicate_2_q  & \r2[0]~reg0_q ))

	.dataa(\r1[0]~reg0_Duplicate_2_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~1 .lut_mask = 16'h0044;
defparam \my_alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N2
cycloneive_lcell_comb \my_alu|LessThan0~3 (
// Equation(s):
// \my_alu|LessThan0~3_cout  = CARRY((\r2[1]~reg0_q  & (\r1[1]~reg0_Duplicate_2_q  & !\my_alu|LessThan0~1_cout )) # (!\r2[1]~reg0_q  & ((\r1[1]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan0~1_cout ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r1[1]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~1_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~3 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N4
cycloneive_lcell_comb \my_alu|LessThan0~5 (
// Equation(s):
// \my_alu|LessThan0~5_cout  = CARRY((\r1[2]~reg0_Duplicate_2_q  & (\r2[2]~reg0_q  & !\my_alu|LessThan0~3_cout )) # (!\r1[2]~reg0_Duplicate_2_q  & ((\r2[2]~reg0_q ) # (!\my_alu|LessThan0~3_cout ))))

	.dataa(\r1[2]~reg0_Duplicate_2_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~3_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~5 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N6
cycloneive_lcell_comb \my_alu|LessThan0~7 (
// Equation(s):
// \my_alu|LessThan0~7_cout  = CARRY((\r2[3]~reg0_q  & (\r1[3]~reg0_Duplicate_2_q  & !\my_alu|LessThan0~5_cout )) # (!\r2[3]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan0~5_cout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r1[3]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~5_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~7 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N8
cycloneive_lcell_comb \my_alu|LessThan0~9 (
// Equation(s):
// \my_alu|LessThan0~9_cout  = CARRY((\r2[4]~reg0_q  & ((!\my_alu|LessThan0~7_cout ) # (!\r1[4]~reg0_Duplicate_2_q ))) # (!\r2[4]~reg0_q  & (!\r1[4]~reg0_Duplicate_2_q  & !\my_alu|LessThan0~7_cout )))

	.dataa(\r2[4]~reg0_q ),
	.datab(\r1[4]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~7_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~9 .lut_mask = 16'h002B;
defparam \my_alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N10
cycloneive_lcell_comb \my_alu|LessThan0~11 (
// Equation(s):
// \my_alu|LessThan0~11_cout  = CARRY((\r2[5]~reg0_q  & (\r1[5]~reg0_Duplicate_2_q  & !\my_alu|LessThan0~9_cout )) # (!\r2[5]~reg0_q  & ((\r1[5]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan0~9_cout ))))

	.dataa(\r2[5]~reg0_q ),
	.datab(\r1[5]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~9_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~11 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N12
cycloneive_lcell_comb \my_alu|LessThan0~13 (
// Equation(s):
// \my_alu|LessThan0~13_cout  = CARRY((\r1[6]~reg0_Duplicate_2_q  & (\r2[6]~reg0_q  & !\my_alu|LessThan0~11_cout )) # (!\r1[6]~reg0_Duplicate_2_q  & ((\r2[6]~reg0_q ) # (!\my_alu|LessThan0~11_cout ))))

	.dataa(\r1[6]~reg0_Duplicate_2_q ),
	.datab(\r2[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~11_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~13 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N14
cycloneive_lcell_comb \my_alu|LessThan0~15 (
// Equation(s):
// \my_alu|LessThan0~15_cout  = CARRY((\r2[7]~reg0_q  & (\r1[7]~reg0_Duplicate_2_q  & !\my_alu|LessThan0~13_cout )) # (!\r2[7]~reg0_q  & ((\r1[7]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan0~13_cout ))))

	.dataa(\r2[7]~reg0_q ),
	.datab(\r1[7]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~13_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~15 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N16
cycloneive_lcell_comb \my_alu|LessThan0~17 (
// Equation(s):
// \my_alu|LessThan0~17_cout  = CARRY((\r1[8]~reg0_Duplicate_2_q  & (\r2[8]~reg0_q  & !\my_alu|LessThan0~15_cout )) # (!\r1[8]~reg0_Duplicate_2_q  & ((\r2[8]~reg0_q ) # (!\my_alu|LessThan0~15_cout ))))

	.dataa(\r1[8]~reg0_Duplicate_2_q ),
	.datab(\r2[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~15_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~17 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N18
cycloneive_lcell_comb \my_alu|LessThan0~19 (
// Equation(s):
// \my_alu|LessThan0~19_cout  = CARRY((\r2[9]~reg0_q  & (\r1[9]~reg0_Duplicate_2_q  & !\my_alu|LessThan0~17_cout )) # (!\r2[9]~reg0_q  & ((\r1[9]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan0~17_cout ))))

	.dataa(\r2[9]~reg0_q ),
	.datab(\r1[9]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~17_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~19 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N20
cycloneive_lcell_comb \my_alu|LessThan0~21 (
// Equation(s):
// \my_alu|LessThan0~21_cout  = CARRY((\r1[10]~reg0_Duplicate_2_q  & (\r2[10]~reg0_q  & !\my_alu|LessThan0~19_cout )) # (!\r1[10]~reg0_Duplicate_2_q  & ((\r2[10]~reg0_q ) # (!\my_alu|LessThan0~19_cout ))))

	.dataa(\r1[10]~reg0_Duplicate_2_q ),
	.datab(\r2[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~19_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~21 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N22
cycloneive_lcell_comb \my_alu|LessThan0~23 (
// Equation(s):
// \my_alu|LessThan0~23_cout  = CARRY((\r2[11]~reg0_q  & (\r1[11]~reg0_Duplicate_2_q  & !\my_alu|LessThan0~21_cout )) # (!\r2[11]~reg0_q  & ((\r1[11]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan0~21_cout ))))

	.dataa(\r2[11]~reg0_q ),
	.datab(\r1[11]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~21_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~23 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N24
cycloneive_lcell_comb \my_alu|LessThan0~25 (
// Equation(s):
// \my_alu|LessThan0~25_cout  = CARRY((\r1[12]~reg0_Duplicate_2_q  & (\r2[12]~reg0_q  & !\my_alu|LessThan0~23_cout )) # (!\r1[12]~reg0_Duplicate_2_q  & ((\r2[12]~reg0_q ) # (!\my_alu|LessThan0~23_cout ))))

	.dataa(\r1[12]~reg0_Duplicate_2_q ),
	.datab(\r2[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~23_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~25 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N26
cycloneive_lcell_comb \my_alu|LessThan0~27 (
// Equation(s):
// \my_alu|LessThan0~27_cout  = CARRY((\r2[13]~reg0_q  & (\r1[13]~reg0_Duplicate_2_q  & !\my_alu|LessThan0~25_cout )) # (!\r2[13]~reg0_q  & ((\r1[13]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan0~25_cout ))))

	.dataa(\r2[13]~reg0_q ),
	.datab(\r1[13]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~25_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~27 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N28
cycloneive_lcell_comb \my_alu|LessThan0~29 (
// Equation(s):
// \my_alu|LessThan0~29_cout  = CARRY((\r1[14]~reg0_Duplicate_2_q  & (\r2[14]~reg0_q  & !\my_alu|LessThan0~27_cout )) # (!\r1[14]~reg0_Duplicate_2_q  & ((\r2[14]~reg0_q ) # (!\my_alu|LessThan0~27_cout ))))

	.dataa(\r1[14]~reg0_Duplicate_2_q ),
	.datab(\r2[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~27_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~29 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y15_N30
cycloneive_lcell_comb \my_alu|LessThan0~31 (
// Equation(s):
// \my_alu|LessThan0~31_cout  = CARRY((\r2[15]~reg0_q  & (\r1[15]~reg0_Duplicate_2_q  & !\my_alu|LessThan0~29_cout )) # (!\r2[15]~reg0_q  & ((\r1[15]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan0~29_cout ))))

	.dataa(\r2[15]~reg0_q ),
	.datab(\r1[15]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~29_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~31_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~31 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N0
cycloneive_lcell_comb \my_alu|LessThan0~33 (
// Equation(s):
// \my_alu|LessThan0~33_cout  = CARRY((\r1[16]~reg0_Duplicate_2_q  & (\r2[16]~reg0_q  & !\my_alu|LessThan0~31_cout )) # (!\r1[16]~reg0_Duplicate_2_q  & ((\r2[16]~reg0_q ) # (!\my_alu|LessThan0~31_cout ))))

	.dataa(\r1[16]~reg0_Duplicate_2_q ),
	.datab(\r2[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~31_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~33_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~33 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N2
cycloneive_lcell_comb \my_alu|LessThan0~35 (
// Equation(s):
// \my_alu|LessThan0~35_cout  = CARRY((\r1[17]~reg0_Duplicate_2_q  & ((!\my_alu|LessThan0~33_cout ) # (!\r2[17]~reg0_q ))) # (!\r1[17]~reg0_Duplicate_2_q  & (!\r2[17]~reg0_q  & !\my_alu|LessThan0~33_cout )))

	.dataa(\r1[17]~reg0_Duplicate_2_q ),
	.datab(\r2[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~33_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~35_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~35 .lut_mask = 16'h002B;
defparam \my_alu|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N4
cycloneive_lcell_comb \my_alu|LessThan0~37 (
// Equation(s):
// \my_alu|LessThan0~37_cout  = CARRY((\r2[18]~reg0_q  & ((!\my_alu|LessThan0~35_cout ) # (!\r1[18]~reg0_Duplicate_1_q ))) # (!\r2[18]~reg0_q  & (!\r1[18]~reg0_Duplicate_1_q  & !\my_alu|LessThan0~35_cout )))

	.dataa(\r2[18]~reg0_q ),
	.datab(\r1[18]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~35_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~37_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~37 .lut_mask = 16'h002B;
defparam \my_alu|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N6
cycloneive_lcell_comb \my_alu|LessThan0~39 (
// Equation(s):
// \my_alu|LessThan0~39_cout  = CARRY((\r2[19]~reg0_q  & (\r1[19]~reg0_Duplicate_1_q  & !\my_alu|LessThan0~37_cout )) # (!\r2[19]~reg0_q  & ((\r1[19]~reg0_Duplicate_1_q ) # (!\my_alu|LessThan0~37_cout ))))

	.dataa(\r2[19]~reg0_q ),
	.datab(\r1[19]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~37_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~39_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~39 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N8
cycloneive_lcell_comb \my_alu|LessThan0~41 (
// Equation(s):
// \my_alu|LessThan0~41_cout  = CARRY((\r2[20]~reg0_q  & ((!\my_alu|LessThan0~39_cout ) # (!\r1[20]~reg0_Duplicate_1_q ))) # (!\r2[20]~reg0_q  & (!\r1[20]~reg0_Duplicate_1_q  & !\my_alu|LessThan0~39_cout )))

	.dataa(\r2[20]~reg0_q ),
	.datab(\r1[20]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~39_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~41_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~41 .lut_mask = 16'h002B;
defparam \my_alu|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N10
cycloneive_lcell_comb \my_alu|LessThan0~43 (
// Equation(s):
// \my_alu|LessThan0~43_cout  = CARRY((\r1[21]~reg0_Duplicate_1_q  & ((!\my_alu|LessThan0~41_cout ) # (!\r2[21]~reg0_q ))) # (!\r1[21]~reg0_Duplicate_1_q  & (!\r2[21]~reg0_q  & !\my_alu|LessThan0~41_cout )))

	.dataa(\r1[21]~reg0_Duplicate_1_q ),
	.datab(\r2[21]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~41_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~43_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~43 .lut_mask = 16'h002B;
defparam \my_alu|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N12
cycloneive_lcell_comb \my_alu|LessThan0~45 (
// Equation(s):
// \my_alu|LessThan0~45_cout  = CARRY((\r2[22]~reg0_q  & ((!\my_alu|LessThan0~43_cout ) # (!\r1[22]~reg0_Duplicate_1_q ))) # (!\r2[22]~reg0_q  & (!\r1[22]~reg0_Duplicate_1_q  & !\my_alu|LessThan0~43_cout )))

	.dataa(\r2[22]~reg0_q ),
	.datab(\r1[22]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~43_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~45_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~45 .lut_mask = 16'h002B;
defparam \my_alu|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N14
cycloneive_lcell_comb \my_alu|LessThan0~47 (
// Equation(s):
// \my_alu|LessThan0~47_cout  = CARRY((\r2[23]~reg0_q  & (\r1[23]~reg0_Duplicate_1_q  & !\my_alu|LessThan0~45_cout )) # (!\r2[23]~reg0_q  & ((\r1[23]~reg0_Duplicate_1_q ) # (!\my_alu|LessThan0~45_cout ))))

	.dataa(\r2[23]~reg0_q ),
	.datab(\r1[23]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~45_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~47_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~47 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N16
cycloneive_lcell_comb \my_alu|LessThan0~49 (
// Equation(s):
// \my_alu|LessThan0~49_cout  = CARRY((\r2[24]~reg0_q  & ((!\my_alu|LessThan0~47_cout ) # (!\r1[24]~reg0_Duplicate_1_q ))) # (!\r2[24]~reg0_q  & (!\r1[24]~reg0_Duplicate_1_q  & !\my_alu|LessThan0~47_cout )))

	.dataa(\r2[24]~reg0_q ),
	.datab(\r1[24]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~47_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~49_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~49 .lut_mask = 16'h002B;
defparam \my_alu|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N18
cycloneive_lcell_comb \my_alu|LessThan0~51 (
// Equation(s):
// \my_alu|LessThan0~51_cout  = CARRY((\r1[25]~reg0_Duplicate_1_q  & ((!\my_alu|LessThan0~49_cout ) # (!\r2[25]~reg0_q ))) # (!\r1[25]~reg0_Duplicate_1_q  & (!\r2[25]~reg0_q  & !\my_alu|LessThan0~49_cout )))

	.dataa(\r1[25]~reg0_Duplicate_1_q ),
	.datab(\r2[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~49_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~51_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~51 .lut_mask = 16'h002B;
defparam \my_alu|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N20
cycloneive_lcell_comb \my_alu|LessThan0~53 (
// Equation(s):
// \my_alu|LessThan0~53_cout  = CARRY((\r1[26]~reg0_Duplicate_1_q  & (\r2[26]~reg0_q  & !\my_alu|LessThan0~51_cout )) # (!\r1[26]~reg0_Duplicate_1_q  & ((\r2[26]~reg0_q ) # (!\my_alu|LessThan0~51_cout ))))

	.dataa(\r1[26]~reg0_Duplicate_1_q ),
	.datab(\r2[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~51_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~53_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~53 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N22
cycloneive_lcell_comb \my_alu|LessThan0~55 (
// Equation(s):
// \my_alu|LessThan0~55_cout  = CARRY((\r2[27]~reg0_q  & (\r1[27]~reg0_Duplicate_1_q  & !\my_alu|LessThan0~53_cout )) # (!\r2[27]~reg0_q  & ((\r1[27]~reg0_Duplicate_1_q ) # (!\my_alu|LessThan0~53_cout ))))

	.dataa(\r2[27]~reg0_q ),
	.datab(\r1[27]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~53_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~55_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~55 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N24
cycloneive_lcell_comb \my_alu|LessThan0~57 (
// Equation(s):
// \my_alu|LessThan0~57_cout  = CARRY((\r1[28]~reg0_Duplicate_1_q  & (\r2[28]~reg0_q  & !\my_alu|LessThan0~55_cout )) # (!\r1[28]~reg0_Duplicate_1_q  & ((\r2[28]~reg0_q ) # (!\my_alu|LessThan0~55_cout ))))

	.dataa(\r1[28]~reg0_Duplicate_1_q ),
	.datab(\r2[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~55_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~57_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~57 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N26
cycloneive_lcell_comb \my_alu|LessThan0~59 (
// Equation(s):
// \my_alu|LessThan0~59_cout  = CARRY((\r2[29]~reg0_q  & (\r1[29]~reg0_Duplicate_1_q  & !\my_alu|LessThan0~57_cout )) # (!\r2[29]~reg0_q  & ((\r1[29]~reg0_Duplicate_1_q ) # (!\my_alu|LessThan0~57_cout ))))

	.dataa(\r2[29]~reg0_q ),
	.datab(\r1[29]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~57_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~59_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~59 .lut_mask = 16'h004D;
defparam \my_alu|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N28
cycloneive_lcell_comb \my_alu|LessThan0~61 (
// Equation(s):
// \my_alu|LessThan0~61_cout  = CARRY((\r2[30]~reg0_q  & ((!\my_alu|LessThan0~59_cout ) # (!\r1[30]~reg0_Duplicate_1_q ))) # (!\r2[30]~reg0_q  & (!\r1[30]~reg0_Duplicate_1_q  & !\my_alu|LessThan0~59_cout )))

	.dataa(\r2[30]~reg0_q ),
	.datab(\r1[30]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan0~59_cout ),
	.combout(),
	.cout(\my_alu|LessThan0~61_cout ));
// synopsys translate_off
defparam \my_alu|LessThan0~61 .lut_mask = 16'h002B;
defparam \my_alu|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y14_N30
cycloneive_lcell_comb \my_alu|LessThan0~62 (
// Equation(s):
// \my_alu|LessThan0~62_combout  = (\r1[31]~reg0_Duplicate_1_q  & ((\my_alu|LessThan0~61_cout ) # (!\r2[31]~reg0_q ))) # (!\r1[31]~reg0_Duplicate_1_q  & (\my_alu|LessThan0~61_cout  & !\r2[31]~reg0_q ))

	.dataa(gnd),
	.datab(\r1[31]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(\r2[31]~reg0_q ),
	.cin(\my_alu|LessThan0~61_cout ),
	.combout(\my_alu|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|LessThan0~62 .lut_mask = 16'hC0FC;
defparam \my_alu|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N6
cycloneive_lcell_comb \my_alu|Selector34~5 (
// Equation(s):
// \my_alu|Selector34~5_combout  = (\my_alu|Selector34~4_combout  & ((\my_alu|LessThan0~62_combout ) # ((\alu_control[0]~reg0_q )))) # (!\my_alu|Selector34~4_combout  & (((!\alu_control[0]~reg0_q  & \my_alu|Add1~0_combout ))))

	.dataa(\my_alu|Selector34~4_combout ),
	.datab(\my_alu|LessThan0~62_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\my_alu|Add1~0_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector34~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~5 .lut_mask = 16'hADA8;
defparam \my_alu|Selector34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N12
cycloneive_lcell_comb \my_alu|Selector34~2 (
// Equation(s):
// \my_alu|Selector34~2_combout  = (\r2[0]~reg0_q  & (((\r1[0]~reg0_Duplicate_2_q  & \alu_control[2]~reg0_q )) # (!\alu_control[0]~reg0_q ))) # (!\r2[0]~reg0_q  & (!\alu_control[0]~reg0_q  & ((\r1[0]~reg0_Duplicate_2_q ) # (!\alu_control[2]~reg0_q ))))

	.dataa(\r2[0]~reg0_q ),
	.datab(\r1[0]~reg0_Duplicate_2_q ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~2 .lut_mask = 16'h8E0F;
defparam \my_alu|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N4
cycloneive_lcell_comb \my_alu|SRL_8~16 (
// Equation(s):
// \my_alu|SRL_8~16_combout  = (\my_alu|SRL_8~14_combout ) # (\my_alu|SRL_8~15_combout )

	.dataa(\my_alu|SRL_8~14_combout ),
	.datab(gnd),
	.datac(\my_alu|SRL_8~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_alu|SRL_8~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|SRL_8~16 .lut_mask = 16'hFAFA;
defparam \my_alu|SRL_8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N28
cycloneive_lcell_comb \my_alu|result~3 (
// Equation(s):
// \my_alu|result~3_combout  = (!\r2[1]~reg0_q  & ((\r2[0]~reg0_q  & ((\r1[1]~reg0_Duplicate_2_q ))) # (!\r2[0]~reg0_q  & (\r1[0]~reg0_Duplicate_2_q ))))

	.dataa(\r2[1]~reg0_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(\r1[0]~reg0_Duplicate_2_q ),
	.datad(\r1[1]~reg0_Duplicate_2_q ),
	.cin(gnd),
	.combout(\my_alu|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~3 .lut_mask = 16'h5410;
defparam \my_alu|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N16
cycloneive_lcell_comb \my_alu|result~4 (
// Equation(s):
// \my_alu|result~4_combout  = (!\r2[2]~reg0_q  & ((\my_alu|result~3_combout ) # ((\r2[1]~reg0_q  & \my_alu|SRL_1~1_combout ))))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(\my_alu|SRL_1~1_combout ),
	.datad(\my_alu|result~3_combout ),
	.cin(gnd),
	.combout(\my_alu|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~4 .lut_mask = 16'h5540;
defparam \my_alu|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N0
cycloneive_lcell_comb \my_alu|result~5 (
// Equation(s):
// \my_alu|result~5_combout  = (!\r2[3]~reg0_q  & ((\my_alu|result~4_combout ) # ((\r2[2]~reg0_q  & \my_alu|SRL_2~12_combout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~12_combout ),
	.datad(\my_alu|result~4_combout ),
	.cin(gnd),
	.combout(\my_alu|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~5 .lut_mask = 16'h5540;
defparam \my_alu|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N2
cycloneive_lcell_comb \my_alu|result~6 (
// Equation(s):
// \my_alu|result~6_combout  = (\r2[3]~reg0_q  & ((\r2[2]~reg0_q  & (\my_alu|SRL_2~15_combout )) # (!\r2[2]~reg0_q  & ((\my_alu|SRL_2~18_combout )))))

	.dataa(\my_alu|SRL_2~15_combout ),
	.datab(\r2[2]~reg0_q ),
	.datac(\my_alu|SRL_2~18_combout ),
	.datad(\r2[3]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|result~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~6 .lut_mask = 16'hB800;
defparam \my_alu|result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N8
cycloneive_lcell_comb \my_alu|result~7 (
// Equation(s):
// \my_alu|result~7_combout  = (\r2[4]~reg0_q  & (\my_alu|SRL_8~16_combout )) # (!\r2[4]~reg0_q  & (((\my_alu|result~5_combout ) # (\my_alu|result~6_combout ))))

	.dataa(\r2[4]~reg0_q ),
	.datab(\my_alu|SRL_8~16_combout ),
	.datac(\my_alu|result~5_combout ),
	.datad(\my_alu|result~6_combout ),
	.cin(gnd),
	.combout(\my_alu|result~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|result~7 .lut_mask = 16'hDDD8;
defparam \my_alu|result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
cycloneive_lcell_comb \my_alu|LessThan1~1 (
// Equation(s):
// \my_alu|LessThan1~1_cout  = CARRY((!\r1[0]~reg0_Duplicate_2_q  & \r2[0]~reg0_q ))

	.dataa(\r1[0]~reg0_Duplicate_2_q ),
	.datab(\r2[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_alu|LessThan1~1_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~1 .lut_mask = 16'h0044;
defparam \my_alu|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N2
cycloneive_lcell_comb \my_alu|LessThan1~3 (
// Equation(s):
// \my_alu|LessThan1~3_cout  = CARRY((\r1[1]~reg0_Duplicate_2_q  & ((!\my_alu|LessThan1~1_cout ) # (!\r2[1]~reg0_q ))) # (!\r1[1]~reg0_Duplicate_2_q  & (!\r2[1]~reg0_q  & !\my_alu|LessThan1~1_cout )))

	.dataa(\r1[1]~reg0_Duplicate_2_q ),
	.datab(\r2[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~1_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~3_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~3 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
cycloneive_lcell_comb \my_alu|LessThan1~5 (
// Equation(s):
// \my_alu|LessThan1~5_cout  = CARRY((\r2[2]~reg0_q  & ((!\my_alu|LessThan1~3_cout ) # (!\r1[2]~reg0_Duplicate_2_q ))) # (!\r2[2]~reg0_q  & (!\r1[2]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~3_cout )))

	.dataa(\r2[2]~reg0_q ),
	.datab(\r1[2]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~3_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~5_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~5 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N6
cycloneive_lcell_comb \my_alu|LessThan1~7 (
// Equation(s):
// \my_alu|LessThan1~7_cout  = CARRY((\r2[3]~reg0_q  & (\r1[3]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~5_cout )) # (!\r2[3]~reg0_q  & ((\r1[3]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan1~5_cout ))))

	.dataa(\r2[3]~reg0_q ),
	.datab(\r1[3]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~5_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~7_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~7 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
cycloneive_lcell_comb \my_alu|LessThan1~9 (
// Equation(s):
// \my_alu|LessThan1~9_cout  = CARRY((\r1[4]~reg0_Duplicate_2_q  & (\r2[4]~reg0_q  & !\my_alu|LessThan1~7_cout )) # (!\r1[4]~reg0_Duplicate_2_q  & ((\r2[4]~reg0_q ) # (!\my_alu|LessThan1~7_cout ))))

	.dataa(\r1[4]~reg0_Duplicate_2_q ),
	.datab(\r2[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~7_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~9_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~9 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N10
cycloneive_lcell_comb \my_alu|LessThan1~11 (
// Equation(s):
// \my_alu|LessThan1~11_cout  = CARRY((\r2[5]~reg0_q  & (\r1[5]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~9_cout )) # (!\r2[5]~reg0_q  & ((\r1[5]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan1~9_cout ))))

	.dataa(\r2[5]~reg0_q ),
	.datab(\r1[5]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~9_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~11_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~11 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
cycloneive_lcell_comb \my_alu|LessThan1~13 (
// Equation(s):
// \my_alu|LessThan1~13_cout  = CARRY((\r2[6]~reg0_q  & ((!\my_alu|LessThan1~11_cout ) # (!\r1[6]~reg0_Duplicate_2_q ))) # (!\r2[6]~reg0_q  & (!\r1[6]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~11_cout )))

	.dataa(\r2[6]~reg0_q ),
	.datab(\r1[6]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~11_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~13_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~13 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N14
cycloneive_lcell_comb \my_alu|LessThan1~15 (
// Equation(s):
// \my_alu|LessThan1~15_cout  = CARRY((\r2[7]~reg0_q  & (\r1[7]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~13_cout )) # (!\r2[7]~reg0_q  & ((\r1[7]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan1~13_cout ))))

	.dataa(\r2[7]~reg0_q ),
	.datab(\r1[7]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~13_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~15_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~15 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N16
cycloneive_lcell_comb \my_alu|LessThan1~17 (
// Equation(s):
// \my_alu|LessThan1~17_cout  = CARRY((\r2[8]~reg0_q  & ((!\my_alu|LessThan1~15_cout ) # (!\r1[8]~reg0_Duplicate_2_q ))) # (!\r2[8]~reg0_q  & (!\r1[8]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~15_cout )))

	.dataa(\r2[8]~reg0_q ),
	.datab(\r1[8]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~15_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~17_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~17 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneive_lcell_comb \my_alu|LessThan1~19 (
// Equation(s):
// \my_alu|LessThan1~19_cout  = CARRY((\r2[9]~reg0_q  & (\r1[9]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~17_cout )) # (!\r2[9]~reg0_q  & ((\r1[9]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan1~17_cout ))))

	.dataa(\r2[9]~reg0_q ),
	.datab(\r1[9]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~17_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~19_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~19 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneive_lcell_comb \my_alu|LessThan1~21 (
// Equation(s):
// \my_alu|LessThan1~21_cout  = CARRY((\r2[10]~reg0_q  & ((!\my_alu|LessThan1~19_cout ) # (!\r1[10]~reg0_Duplicate_2_q ))) # (!\r2[10]~reg0_q  & (!\r1[10]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~19_cout )))

	.dataa(\r2[10]~reg0_q ),
	.datab(\r1[10]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~19_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~21_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~21 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
cycloneive_lcell_comb \my_alu|LessThan1~23 (
// Equation(s):
// \my_alu|LessThan1~23_cout  = CARRY((\r2[11]~reg0_q  & (\r1[11]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~21_cout )) # (!\r2[11]~reg0_q  & ((\r1[11]~reg0_Duplicate_2_q ) # (!\my_alu|LessThan1~21_cout ))))

	.dataa(\r2[11]~reg0_q ),
	.datab(\r1[11]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~21_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~23_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~23 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N24
cycloneive_lcell_comb \my_alu|LessThan1~25 (
// Equation(s):
// \my_alu|LessThan1~25_cout  = CARRY((\r2[12]~reg0_q  & ((!\my_alu|LessThan1~23_cout ) # (!\r1[12]~reg0_Duplicate_2_q ))) # (!\r2[12]~reg0_q  & (!\r1[12]~reg0_Duplicate_2_q  & !\my_alu|LessThan1~23_cout )))

	.dataa(\r2[12]~reg0_q ),
	.datab(\r1[12]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~23_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~25_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~25 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N26
cycloneive_lcell_comb \my_alu|LessThan1~27 (
// Equation(s):
// \my_alu|LessThan1~27_cout  = CARRY((\r1[13]~reg0_Duplicate_2_q  & ((!\my_alu|LessThan1~25_cout ) # (!\r2[13]~reg0_q ))) # (!\r1[13]~reg0_Duplicate_2_q  & (!\r2[13]~reg0_q  & !\my_alu|LessThan1~25_cout )))

	.dataa(\r1[13]~reg0_Duplicate_2_q ),
	.datab(\r2[13]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~25_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~27_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~27 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
cycloneive_lcell_comb \my_alu|LessThan1~29 (
// Equation(s):
// \my_alu|LessThan1~29_cout  = CARRY((\r1[14]~reg0_Duplicate_2_q  & (\r2[14]~reg0_q  & !\my_alu|LessThan1~27_cout )) # (!\r1[14]~reg0_Duplicate_2_q  & ((\r2[14]~reg0_q ) # (!\my_alu|LessThan1~27_cout ))))

	.dataa(\r1[14]~reg0_Duplicate_2_q ),
	.datab(\r2[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~27_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~29_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~29 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
cycloneive_lcell_comb \my_alu|LessThan1~31 (
// Equation(s):
// \my_alu|LessThan1~31_cout  = CARRY((\r1[15]~reg0_Duplicate_2_q  & ((!\my_alu|LessThan1~29_cout ) # (!\r2[15]~reg0_q ))) # (!\r1[15]~reg0_Duplicate_2_q  & (!\r2[15]~reg0_q  & !\my_alu|LessThan1~29_cout )))

	.dataa(\r1[15]~reg0_Duplicate_2_q ),
	.datab(\r2[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~29_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~31_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~31 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N0
cycloneive_lcell_comb \my_alu|LessThan1~33 (
// Equation(s):
// \my_alu|LessThan1~33_cout  = CARRY((\r1[16]~reg0_Duplicate_2_q  & (\r2[16]~reg0_q  & !\my_alu|LessThan1~31_cout )) # (!\r1[16]~reg0_Duplicate_2_q  & ((\r2[16]~reg0_q ) # (!\my_alu|LessThan1~31_cout ))))

	.dataa(\r1[16]~reg0_Duplicate_2_q ),
	.datab(\r2[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~31_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~33_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~33 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N2
cycloneive_lcell_comb \my_alu|LessThan1~35 (
// Equation(s):
// \my_alu|LessThan1~35_cout  = CARRY((\r1[17]~reg0_Duplicate_2_q  & ((!\my_alu|LessThan1~33_cout ) # (!\r2[17]~reg0_q ))) # (!\r1[17]~reg0_Duplicate_2_q  & (!\r2[17]~reg0_q  & !\my_alu|LessThan1~33_cout )))

	.dataa(\r1[17]~reg0_Duplicate_2_q ),
	.datab(\r2[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~33_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~35_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~35 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N4
cycloneive_lcell_comb \my_alu|LessThan1~37 (
// Equation(s):
// \my_alu|LessThan1~37_cout  = CARRY((\r1[18]~reg0_Duplicate_1_q  & (\r2[18]~reg0_q  & !\my_alu|LessThan1~35_cout )) # (!\r1[18]~reg0_Duplicate_1_q  & ((\r2[18]~reg0_q ) # (!\my_alu|LessThan1~35_cout ))))

	.dataa(\r1[18]~reg0_Duplicate_1_q ),
	.datab(\r2[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~35_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~37_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~37 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N6
cycloneive_lcell_comb \my_alu|LessThan1~39 (
// Equation(s):
// \my_alu|LessThan1~39_cout  = CARRY((\r1[19]~reg0_Duplicate_1_q  & ((!\my_alu|LessThan1~37_cout ) # (!\r2[19]~reg0_q ))) # (!\r1[19]~reg0_Duplicate_1_q  & (!\r2[19]~reg0_q  & !\my_alu|LessThan1~37_cout )))

	.dataa(\r1[19]~reg0_Duplicate_1_q ),
	.datab(\r2[19]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~37_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~39_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~39 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N8
cycloneive_lcell_comb \my_alu|LessThan1~41 (
// Equation(s):
// \my_alu|LessThan1~41_cout  = CARRY((\r1[20]~reg0_Duplicate_1_q  & (\r2[20]~reg0_q  & !\my_alu|LessThan1~39_cout )) # (!\r1[20]~reg0_Duplicate_1_q  & ((\r2[20]~reg0_q ) # (!\my_alu|LessThan1~39_cout ))))

	.dataa(\r1[20]~reg0_Duplicate_1_q ),
	.datab(\r2[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~39_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~41_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~41 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N10
cycloneive_lcell_comb \my_alu|LessThan1~43 (
// Equation(s):
// \my_alu|LessThan1~43_cout  = CARRY((\r2[21]~reg0_q  & (\r1[21]~reg0_Duplicate_1_q  & !\my_alu|LessThan1~41_cout )) # (!\r2[21]~reg0_q  & ((\r1[21]~reg0_Duplicate_1_q ) # (!\my_alu|LessThan1~41_cout ))))

	.dataa(\r2[21]~reg0_q ),
	.datab(\r1[21]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~41_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~43_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~43 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N12
cycloneive_lcell_comb \my_alu|LessThan1~45 (
// Equation(s):
// \my_alu|LessThan1~45_cout  = CARRY((\r1[22]~reg0_Duplicate_1_q  & (\r2[22]~reg0_q  & !\my_alu|LessThan1~43_cout )) # (!\r1[22]~reg0_Duplicate_1_q  & ((\r2[22]~reg0_q ) # (!\my_alu|LessThan1~43_cout ))))

	.dataa(\r1[22]~reg0_Duplicate_1_q ),
	.datab(\r2[22]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~43_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~45_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~45 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N14
cycloneive_lcell_comb \my_alu|LessThan1~47 (
// Equation(s):
// \my_alu|LessThan1~47_cout  = CARRY((\r2[23]~reg0_q  & (\r1[23]~reg0_Duplicate_1_q  & !\my_alu|LessThan1~45_cout )) # (!\r2[23]~reg0_q  & ((\r1[23]~reg0_Duplicate_1_q ) # (!\my_alu|LessThan1~45_cout ))))

	.dataa(\r2[23]~reg0_q ),
	.datab(\r1[23]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~45_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~47_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~47 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N16
cycloneive_lcell_comb \my_alu|LessThan1~49 (
// Equation(s):
// \my_alu|LessThan1~49_cout  = CARRY((\r2[24]~reg0_q  & ((!\my_alu|LessThan1~47_cout ) # (!\r1[24]~reg0_Duplicate_1_q ))) # (!\r2[24]~reg0_q  & (!\r1[24]~reg0_Duplicate_1_q  & !\my_alu|LessThan1~47_cout )))

	.dataa(\r2[24]~reg0_q ),
	.datab(\r1[24]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~47_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~49_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~49 .lut_mask = 16'h002B;
defparam \my_alu|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N18
cycloneive_lcell_comb \my_alu|LessThan1~51 (
// Equation(s):
// \my_alu|LessThan1~51_cout  = CARRY((\r2[25]~reg0_q  & (\r1[25]~reg0_Duplicate_1_q  & !\my_alu|LessThan1~49_cout )) # (!\r2[25]~reg0_q  & ((\r1[25]~reg0_Duplicate_1_q ) # (!\my_alu|LessThan1~49_cout ))))

	.dataa(\r2[25]~reg0_q ),
	.datab(\r1[25]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~49_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~51_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~51 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N20
cycloneive_lcell_comb \my_alu|LessThan1~53 (
// Equation(s):
// \my_alu|LessThan1~53_cout  = CARRY((\r1[26]~reg0_Duplicate_1_q  & (\r2[26]~reg0_q  & !\my_alu|LessThan1~51_cout )) # (!\r1[26]~reg0_Duplicate_1_q  & ((\r2[26]~reg0_q ) # (!\my_alu|LessThan1~51_cout ))))

	.dataa(\r1[26]~reg0_Duplicate_1_q ),
	.datab(\r2[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~51_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~53_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~53 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N22
cycloneive_lcell_comb \my_alu|LessThan1~55 (
// Equation(s):
// \my_alu|LessThan1~55_cout  = CARRY((\r2[27]~reg0_q  & (\r1[27]~reg0_Duplicate_1_q  & !\my_alu|LessThan1~53_cout )) # (!\r2[27]~reg0_q  & ((\r1[27]~reg0_Duplicate_1_q ) # (!\my_alu|LessThan1~53_cout ))))

	.dataa(\r2[27]~reg0_q ),
	.datab(\r1[27]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~53_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~55_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~55 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N24
cycloneive_lcell_comb \my_alu|LessThan1~57 (
// Equation(s):
// \my_alu|LessThan1~57_cout  = CARRY((\r1[28]~reg0_Duplicate_1_q  & (\r2[28]~reg0_q  & !\my_alu|LessThan1~55_cout )) # (!\r1[28]~reg0_Duplicate_1_q  & ((\r2[28]~reg0_q ) # (!\my_alu|LessThan1~55_cout ))))

	.dataa(\r1[28]~reg0_Duplicate_1_q ),
	.datab(\r2[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~55_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~57_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~57 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N26
cycloneive_lcell_comb \my_alu|LessThan1~59 (
// Equation(s):
// \my_alu|LessThan1~59_cout  = CARRY((\r2[29]~reg0_q  & (\r1[29]~reg0_Duplicate_1_q  & !\my_alu|LessThan1~57_cout )) # (!\r2[29]~reg0_q  & ((\r1[29]~reg0_Duplicate_1_q ) # (!\my_alu|LessThan1~57_cout ))))

	.dataa(\r2[29]~reg0_q ),
	.datab(\r1[29]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~57_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~59_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~59 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N28
cycloneive_lcell_comb \my_alu|LessThan1~61 (
// Equation(s):
// \my_alu|LessThan1~61_cout  = CARRY((\r1[30]~reg0_Duplicate_1_q  & (\r2[30]~reg0_q  & !\my_alu|LessThan1~59_cout )) # (!\r1[30]~reg0_Duplicate_1_q  & ((\r2[30]~reg0_q ) # (!\my_alu|LessThan1~59_cout ))))

	.dataa(\r1[30]~reg0_Duplicate_1_q ),
	.datab(\r2[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_alu|LessThan1~59_cout ),
	.combout(),
	.cout(\my_alu|LessThan1~61_cout ));
// synopsys translate_off
defparam \my_alu|LessThan1~61 .lut_mask = 16'h004D;
defparam \my_alu|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N30
cycloneive_lcell_comb \my_alu|LessThan1~62 (
// Equation(s):
// \my_alu|LessThan1~62_combout  = (\r2[31]~reg0_q  & ((\my_alu|LessThan1~61_cout ) # (!\r1[31]~reg0_Duplicate_1_q ))) # (!\r2[31]~reg0_q  & (\my_alu|LessThan1~61_cout  & !\r1[31]~reg0_Duplicate_1_q ))

	.dataa(\r2[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\r1[31]~reg0_Duplicate_1_q ),
	.cin(\my_alu|LessThan1~61_cout ),
	.combout(\my_alu|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|LessThan1~62 .lut_mask = 16'hA0FA;
defparam \my_alu|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N26
cycloneive_lcell_comb \my_alu|Selector34~3 (
// Equation(s):
// \my_alu|Selector34~3_combout  = (\my_alu|Selector34~2_combout  & ((\alu_control[2]~reg0_q ) # ((\my_alu|result~7_combout )))) # (!\my_alu|Selector34~2_combout  & (!\alu_control[2]~reg0_q  & ((\my_alu|LessThan1~62_combout ))))

	.dataa(\my_alu|Selector34~2_combout ),
	.datab(\alu_control[2]~reg0_q ),
	.datac(\my_alu|result~7_combout ),
	.datad(\my_alu|LessThan1~62_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~3 .lut_mask = 16'hB9A8;
defparam \my_alu|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N28
cycloneive_lcell_comb \my_alu|Selector34~6 (
// Equation(s):
// \my_alu|Selector34~6_combout  = (\alu_control[3]~reg0_q  & ((\alu_control[1]~reg0_q  & (\my_alu|Selector34~5_combout )) # (!\alu_control[1]~reg0_q  & ((\my_alu|Selector34~3_combout ))))) # (!\alu_control[3]~reg0_q  & (((!\alu_control[1]~reg0_q ))))

	.dataa(\my_alu|Selector34~5_combout ),
	.datab(\alu_control[3]~reg0_q ),
	.datac(\alu_control[1]~reg0_q ),
	.datad(\my_alu|Selector34~3_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector34~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~6 .lut_mask = 16'h8F83;
defparam \my_alu|Selector34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N30
cycloneive_lcell_comb \my_alu|Selector34~0 (
// Equation(s):
// \my_alu|Selector34~0_combout  = (\r1[0]~reg0_Duplicate_2_q  & ((\alu_control[0]~reg0_q  & (!\alu_control[2]~reg0_q )) # (!\alu_control[0]~reg0_q  & (\alu_control[2]~reg0_q  & !\my_alu|result~2_combout ))))

	.dataa(\alu_control[0]~reg0_q ),
	.datab(\alu_control[2]~reg0_q ),
	.datac(\r1[0]~reg0_Duplicate_2_q ),
	.datad(\my_alu|result~2_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~0 .lut_mask = 16'h2060;
defparam \my_alu|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N18
cycloneive_lcell_comb \my_alu|Selector34~1 (
// Equation(s):
// \my_alu|Selector34~1_combout  = (\my_alu|Selector34~0_combout ) # ((\my_alu|result~7_combout  & (\alu_control[0]~reg0_q  & \alu_control[2]~reg0_q )))

	.dataa(\my_alu|Selector34~0_combout ),
	.datab(\my_alu|result~7_combout ),
	.datac(\alu_control[0]~reg0_q ),
	.datad(\alu_control[2]~reg0_q ),
	.cin(gnd),
	.combout(\my_alu|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~1 .lut_mask = 16'hEAAA;
defparam \my_alu|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N0
cycloneive_lcell_comb \my_alu|Selector34~8 (
// Equation(s):
// \my_alu|Selector34~8_combout  = (\my_alu|Selector34~6_combout  & ((\my_alu|Selector34~7_combout ) # ((\alu_control[3]~reg0_q )))) # (!\my_alu|Selector34~6_combout  & (((!\alu_control[3]~reg0_q  & \my_alu|Selector34~1_combout ))))

	.dataa(\my_alu|Selector34~7_combout ),
	.datab(\my_alu|Selector34~6_combout ),
	.datac(\alu_control[3]~reg0_q ),
	.datad(\my_alu|Selector34~1_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector34~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~8 .lut_mask = 16'hCBC8;
defparam \my_alu|Selector34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N22
cycloneive_lcell_comb \my_alu|Selector34~9 (
// Equation(s):
// \my_alu|Selector34~9_combout  = (\alu_control[4]~reg0_q  & \my_alu|Selector34~8_combout )

	.dataa(gnd),
	.datab(\alu_control[4]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|Selector34~8_combout ),
	.cin(gnd),
	.combout(\my_alu|Selector34~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_alu|Selector34~9 .lut_mask = 16'hCC00;
defparam \my_alu|Selector34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N10
cycloneive_lcell_comb \my_alu|result[0] (
// Equation(s):
// \my_alu|result [0] = (GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & (\my_alu|result [0])) # (!GLOBAL(\my_alu|WideOr0~1clkctrl_outclk ) & ((\my_alu|Selector34~9_combout )))

	.dataa(\my_alu|result [0]),
	.datab(gnd),
	.datac(\my_alu|Selector34~9_combout ),
	.datad(\my_alu|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_alu|result [0]),
	.cout());
// synopsys translate_off
defparam \my_alu|result[0] .lut_mask = 16'hAAF0;
defparam \my_alu|result[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N20
cycloneive_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = (\my_alu|result [0]) # (!\S[2]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\my_alu|result [0]),
	.cin(gnd),
	.combout(\Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = 16'hFF33;
defparam \Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N21
dffeas \wd[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector69~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wd[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wd[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wd[0]~reg0 .is_wysiwyg = "true";
defparam \wd[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneive_lcell_comb \register|reg_storage[966]~2 (
// Equation(s):
// \register|reg_storage[966]~2_combout  = (\register|reg_storage[966]~1_combout  & (\wr[1]~reg0_q  & ((\wd[0]~reg0_q )))) # (!\register|reg_storage[966]~1_combout  & (((\register|reg_storage [966]))))

	.dataa(\register|reg_storage[966]~1_combout ),
	.datab(\wr[1]~reg0_q ),
	.datac(\register|reg_storage [966]),
	.datad(\wd[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|reg_storage[966]~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|reg_storage[966]~2 .lut_mask = 16'hD850;
defparam \register|reg_storage[966]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \register|reg_storage[966] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\register|reg_storage[966]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register|reg_storage [966]),
	.prn(vcc));
// synopsys translate_off
defparam \register|reg_storage[966] .is_wysiwyg = "true";
defparam \register|reg_storage[966] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneive_lcell_comb \register|Mux31~7 (
// Equation(s):
// \register|Mux31~7_combout  = (\rr1[2]~reg0_q  & (((\rr1[0]~reg0_q )))) # (!\rr1[2]~reg0_q  & ((\rr1[0]~reg0_q  & ((\register|reg_storage [864]))) # (!\rr1[0]~reg0_q  & (\register|reg_storage [832]))))

	.dataa(\register|reg_storage [832]),
	.datab(\register|reg_storage [864]),
	.datac(\rr1[2]~reg0_q ),
	.datad(\rr1[0]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~7 .lut_mask = 16'hFC0A;
defparam \register|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneive_lcell_comb \register|Mux31~8 (
// Equation(s):
// \register|Mux31~8_combout  = (\rr1[2]~reg0_q  & ((\register|Mux31~7_combout  & ((\register|reg_storage [992]))) # (!\register|Mux31~7_combout  & (\register|reg_storage [966])))) # (!\rr1[2]~reg0_q  & (((\register|Mux31~7_combout ))))

	.dataa(\register|reg_storage [966]),
	.datab(\rr1[2]~reg0_q ),
	.datac(\register|reg_storage [992]),
	.datad(\register|Mux31~7_combout ),
	.cin(gnd),
	.combout(\register|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~8 .lut_mask = 16'hF388;
defparam \register|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \register|Mux31~0 (
// Equation(s):
// \register|Mux31~0_combout  = (\rr1[0]~reg0_q  & ((\register|reg_storage [608]) # ((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & (((\register|reg_storage [576] & !\rr1[2]~reg0_q ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [608]),
	.datac(\register|reg_storage [576]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~0 .lut_mask = 16'hAAD8;
defparam \register|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneive_lcell_comb \register|Mux31~1 (
// Equation(s):
// \register|Mux31~1_combout  = (\register|Mux31~0_combout  & ((\register|reg_storage [736]) # ((!\rr1[2]~reg0_q )))) # (!\register|Mux31~0_combout  & (((\register|reg_storage [704] & \rr1[2]~reg0_q ))))

	.dataa(\register|reg_storage [736]),
	.datab(\register|reg_storage [704]),
	.datac(\register|Mux31~0_combout ),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~1 .lut_mask = 16'hACF0;
defparam \register|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \register|Mux31~4 (
// Equation(s):
// \register|Mux31~4_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [640])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [512])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [640]),
	.datac(\register|reg_storage [512]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~4 .lut_mask = 16'hEE50;
defparam \register|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \register|Mux31~5 (
// Equation(s):
// \register|Mux31~5_combout  = (\rr1[0]~reg0_q  & ((\register|Mux31~4_combout  & ((\register|reg_storage [672]))) # (!\register|Mux31~4_combout  & (\register|reg_storage [544])))) # (!\rr1[0]~reg0_q  & (((\register|Mux31~4_combout ))))

	.dataa(\register|reg_storage [544]),
	.datab(\rr1[0]~reg0_q ),
	.datac(\register|reg_storage [672]),
	.datad(\register|Mux31~4_combout ),
	.cin(gnd),
	.combout(\register|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~5 .lut_mask = 16'hF388;
defparam \register|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N0
cycloneive_lcell_comb \register|Mux31~2 (
// Equation(s):
// \register|Mux31~2_combout  = (\rr1[0]~reg0_q  & (((\rr1[2]~reg0_q )))) # (!\rr1[0]~reg0_q  & ((\rr1[2]~reg0_q  & (\register|reg_storage [896])) # (!\rr1[2]~reg0_q  & ((\register|reg_storage [768])))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [896]),
	.datac(\register|reg_storage [768]),
	.datad(\rr1[2]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~2 .lut_mask = 16'hEE50;
defparam \register|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneive_lcell_comb \register|Mux31~3 (
// Equation(s):
// \register|Mux31~3_combout  = (\rr1[0]~reg0_q  & ((\register|Mux31~2_combout  & ((\register|reg_storage [928]))) # (!\register|Mux31~2_combout  & (\register|reg_storage [800])))) # (!\rr1[0]~reg0_q  & (((\register|Mux31~2_combout ))))

	.dataa(\rr1[0]~reg0_q ),
	.datab(\register|reg_storage [800]),
	.datac(\register|reg_storage [928]),
	.datad(\register|Mux31~2_combout ),
	.cin(gnd),
	.combout(\register|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~3 .lut_mask = 16'hF588;
defparam \register|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
cycloneive_lcell_comb \register|Mux31~6 (
// Equation(s):
// \register|Mux31~6_combout  = (\rr1[1]~reg0_q  & (\rr1[3]~reg0_q )) # (!\rr1[1]~reg0_q  & ((\rr1[3]~reg0_q  & ((\register|Mux31~3_combout ))) # (!\rr1[3]~reg0_q  & (\register|Mux31~5_combout ))))

	.dataa(\rr1[1]~reg0_q ),
	.datab(\rr1[3]~reg0_q ),
	.datac(\register|Mux31~5_combout ),
	.datad(\register|Mux31~3_combout ),
	.cin(gnd),
	.combout(\register|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~6 .lut_mask = 16'hDC98;
defparam \register|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
cycloneive_lcell_comb \register|Mux31~9 (
// Equation(s):
// \register|Mux31~9_combout  = (\rr1[1]~reg0_q  & ((\register|Mux31~6_combout  & (\register|Mux31~8_combout )) # (!\register|Mux31~6_combout  & ((\register|Mux31~1_combout ))))) # (!\rr1[1]~reg0_q  & (((\register|Mux31~6_combout ))))

	.dataa(\register|Mux31~8_combout ),
	.datab(\rr1[1]~reg0_q ),
	.datac(\register|Mux31~1_combout ),
	.datad(\register|Mux31~6_combout ),
	.cin(gnd),
	.combout(\register|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~9 .lut_mask = 16'hBBC0;
defparam \register|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N8
cycloneive_lcell_comb \register|Mux31~20 (
// Equation(s):
// \register|Mux31~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux31~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux31~19_combout )))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\register|Mux31~9_combout ),
	.datac(gnd),
	.datad(\register|Mux31~19_combout ),
	.cin(gnd),
	.combout(\register|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux31~20 .lut_mask = 16'hDD88;
defparam \register|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneive_lcell_comb \register|Mux30~20 (
// Equation(s):
// \register|Mux30~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux30~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux30~19_combout )))

	.dataa(\register|Mux30~9_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux30~19_combout ),
	.cin(gnd),
	.combout(\register|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux30~20 .lut_mask = 16'hBB88;
defparam \register|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
cycloneive_lcell_comb \register|Mux29~20 (
// Equation(s):
// \register|Mux29~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux29~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux29~19_combout )))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\register|Mux29~9_combout ),
	.datac(gnd),
	.datad(\register|Mux29~19_combout ),
	.cin(gnd),
	.combout(\register|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux29~20 .lut_mask = 16'hDD88;
defparam \register|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
cycloneive_lcell_comb \register|Mux28~20 (
// Equation(s):
// \register|Mux28~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux28~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux28~19_combout )))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\register|Mux28~9_combout ),
	.datac(gnd),
	.datad(\register|Mux28~19_combout ),
	.cin(gnd),
	.combout(\register|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux28~20 .lut_mask = 16'hDD88;
defparam \register|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneive_lcell_comb \register|Mux27~20 (
// Equation(s):
// \register|Mux27~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux27~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux27~19_combout )))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\register|Mux27~9_combout ),
	.datac(gnd),
	.datad(\register|Mux27~19_combout ),
	.cin(gnd),
	.combout(\register|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux27~20 .lut_mask = 16'hDD88;
defparam \register|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
cycloneive_lcell_comb \register|Mux26~20 (
// Equation(s):
// \register|Mux26~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux26~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux26~19_combout )))

	.dataa(\register|Mux26~9_combout ),
	.datab(\register|Mux26~19_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux26~20 .lut_mask = 16'hAACC;
defparam \register|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneive_lcell_comb \register|Mux25~20 (
// Equation(s):
// \register|Mux25~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux25~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux25~19_combout )))

	.dataa(\register|Mux25~9_combout ),
	.datab(\register|Mux25~19_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux25~20 .lut_mask = 16'hAACC;
defparam \register|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneive_lcell_comb \register|Mux24~20 (
// Equation(s):
// \register|Mux24~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux24~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux24~19_combout ))

	.dataa(\register|Mux24~19_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux24~9_combout ),
	.cin(gnd),
	.combout(\register|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux24~20 .lut_mask = 16'hEE22;
defparam \register|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneive_lcell_comb \register|Mux23~20 (
// Equation(s):
// \register|Mux23~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux23~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux23~19_combout ))

	.dataa(\register|Mux23~19_combout ),
	.datab(\register|Mux23~9_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux23~20 .lut_mask = 16'hCCAA;
defparam \register|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneive_lcell_comb \register|Mux22~20 (
// Equation(s):
// \register|Mux22~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux22~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux22~19_combout ))

	.dataa(\register|Mux22~19_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux22~9_combout ),
	.cin(gnd),
	.combout(\register|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux22~20 .lut_mask = 16'hEE22;
defparam \register|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneive_lcell_comb \register|Mux21~20 (
// Equation(s):
// \register|Mux21~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux21~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux21~19_combout )))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\register|Mux21~9_combout ),
	.datac(gnd),
	.datad(\register|Mux21~19_combout ),
	.cin(gnd),
	.combout(\register|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux21~20 .lut_mask = 16'hDD88;
defparam \register|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneive_lcell_comb \register|Mux20~20 (
// Equation(s):
// \register|Mux20~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux20~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux20~19_combout )))

	.dataa(\register|Mux20~9_combout ),
	.datab(\register|Mux20~19_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux20~20 .lut_mask = 16'hAACC;
defparam \register|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cycloneive_lcell_comb \register|Mux19~20 (
// Equation(s):
// \register|Mux19~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux19~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux19~19_combout ))

	.dataa(\register|Mux19~19_combout ),
	.datab(\register|Mux19~9_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux19~20 .lut_mask = 16'hCCAA;
defparam \register|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneive_lcell_comb \register|Mux18~20 (
// Equation(s):
// \register|Mux18~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux18~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux18~19_combout )))

	.dataa(\register|Mux18~9_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux18~19_combout ),
	.cin(gnd),
	.combout(\register|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux18~20 .lut_mask = 16'hBB88;
defparam \register|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N26
cycloneive_lcell_comb \register|Mux17~20 (
// Equation(s):
// \register|Mux17~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux17~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux17~19_combout ))

	.dataa(\register|Mux17~19_combout ),
	.datab(\register|Mux17~9_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux17~20 .lut_mask = 16'hCCAA;
defparam \register|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
cycloneive_lcell_comb \register|Mux16~20 (
// Equation(s):
// \register|Mux16~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux16~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux16~19_combout )))

	.dataa(\register|Mux16~9_combout ),
	.datab(\register|Mux16~19_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux16~20 .lut_mask = 16'hAACC;
defparam \register|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \register|Mux15~20 (
// Equation(s):
// \register|Mux15~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux15~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux15~19_combout ))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\register|Mux15~19_combout ),
	.datac(gnd),
	.datad(\register|Mux15~9_combout ),
	.cin(gnd),
	.combout(\register|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux15~20 .lut_mask = 16'hEE44;
defparam \register|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N8
cycloneive_lcell_comb \register|Mux14~20 (
// Equation(s):
// \register|Mux14~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux14~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux14~19_combout )))

	.dataa(\register|Mux14~9_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux14~19_combout ),
	.cin(gnd),
	.combout(\register|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux14~20 .lut_mask = 16'hBB88;
defparam \register|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneive_lcell_comb \register|Mux13~20 (
// Equation(s):
// \register|Mux13~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux13~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux13~19_combout ))

	.dataa(\register|Mux13~19_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux13~9_combout ),
	.cin(gnd),
	.combout(\register|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux13~20 .lut_mask = 16'hEE22;
defparam \register|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N24
cycloneive_lcell_comb \register|Mux12~20 (
// Equation(s):
// \register|Mux12~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux12~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux12~19_combout )))

	.dataa(\register|Mux12~9_combout ),
	.datab(\register|Mux12~19_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux12~20 .lut_mask = 16'hAACC;
defparam \register|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneive_lcell_comb \register|Mux11~20 (
// Equation(s):
// \register|Mux11~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux11~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux11~19_combout ))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\register|Mux11~19_combout ),
	.datac(gnd),
	.datad(\register|Mux11~9_combout ),
	.cin(gnd),
	.combout(\register|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux11~20 .lut_mask = 16'hEE44;
defparam \register|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N12
cycloneive_lcell_comb \register|Mux10~20 (
// Equation(s):
// \register|Mux10~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux10~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux10~19_combout ))

	.dataa(\register|Mux10~19_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux10~9_combout ),
	.cin(gnd),
	.combout(\register|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux10~20 .lut_mask = 16'hEE22;
defparam \register|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N4
cycloneive_lcell_comb \register|Mux9~20 (
// Equation(s):
// \register|Mux9~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux9~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux9~19_combout )))

	.dataa(\register|Mux9~9_combout ),
	.datab(\rr1[4]~reg0_q ),
	.datac(gnd),
	.datad(\register|Mux9~19_combout ),
	.cin(gnd),
	.combout(\register|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux9~20 .lut_mask = 16'hBB88;
defparam \register|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N26
cycloneive_lcell_comb \register|Mux8~20 (
// Equation(s):
// \register|Mux8~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux8~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux8~19_combout ))

	.dataa(\register|Mux8~19_combout ),
	.datab(\register|Mux8~9_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux8~20 .lut_mask = 16'hCCAA;
defparam \register|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N14
cycloneive_lcell_comb \register|Mux7~20 (
// Equation(s):
// \register|Mux7~20_combout  = (\rr1[4]~reg0_q  & ((\register|Mux7~9_combout ))) # (!\rr1[4]~reg0_q  & (\register|Mux7~19_combout ))

	.dataa(\register|Mux7~19_combout ),
	.datab(\register|Mux7~9_combout ),
	.datac(gnd),
	.datad(\rr1[4]~reg0_q ),
	.cin(gnd),
	.combout(\register|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux7~20 .lut_mask = 16'hCCAA;
defparam \register|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneive_lcell_comb \register|Mux6~20 (
// Equation(s):
// \register|Mux6~20_combout  = (\rr1[4]~reg0_q  & (\register|Mux6~9_combout )) # (!\rr1[4]~reg0_q  & ((\register|Mux6~19_combout )))

	.dataa(\rr1[4]~reg0_q ),
	.datab(\register|Mux6~9_combout ),
	.datac(gnd),
	.datad(\register|Mux6~19_combout ),
	.cin(gnd),
	.combout(\register|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \register|Mux6~20 .lut_mask = 16'hDD88;
defparam \register|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

assign done = \done~output_o ;

assign S[0] = \S[0]~output_o ;

assign S[1] = \S[1]~output_o ;

assign S[2] = \S[2]~output_o ;

assign S[3] = \S[3]~output_o ;

assign NS[0] = \NS[0]~output_o ;

assign NS[1] = \NS[1]~output_o ;

assign NS[2] = \NS[2]~output_o ;

assign NS[3] = \NS[3]~output_o ;

assign rr1[0] = \rr1[0]~output_o ;

assign rr1[1] = \rr1[1]~output_o ;

assign rr1[2] = \rr1[2]~output_o ;

assign rr1[3] = \rr1[3]~output_o ;

assign rr1[4] = \rr1[4]~output_o ;

assign rr2[0] = \rr2[0]~output_o ;

assign rr2[1] = \rr2[1]~output_o ;

assign rr2[2] = \rr2[2]~output_o ;

assign rr2[3] = \rr2[3]~output_o ;

assign rr2[4] = \rr2[4]~output_o ;

assign wr[0] = \wr[0]~output_o ;

assign wr[1] = \wr[1]~output_o ;

assign wr[2] = \wr[2]~output_o ;

assign wr[3] = \wr[3]~output_o ;

assign wr[4] = \wr[4]~output_o ;

assign rd1[0] = \rd1[0]~output_o ;

assign rd1[1] = \rd1[1]~output_o ;

assign rd1[2] = \rd1[2]~output_o ;

assign rd1[3] = \rd1[3]~output_o ;

assign rd1[4] = \rd1[4]~output_o ;

assign rd1[5] = \rd1[5]~output_o ;

assign rd1[6] = \rd1[6]~output_o ;

assign rd1[7] = \rd1[7]~output_o ;

assign rd1[8] = \rd1[8]~output_o ;

assign rd1[9] = \rd1[9]~output_o ;

assign rd1[10] = \rd1[10]~output_o ;

assign rd1[11] = \rd1[11]~output_o ;

assign rd1[12] = \rd1[12]~output_o ;

assign rd1[13] = \rd1[13]~output_o ;

assign rd1[14] = \rd1[14]~output_o ;

assign rd1[15] = \rd1[15]~output_o ;

assign rd1[16] = \rd1[16]~output_o ;

assign rd1[17] = \rd1[17]~output_o ;

assign rd1[18] = \rd1[18]~output_o ;

assign rd1[19] = \rd1[19]~output_o ;

assign rd1[20] = \rd1[20]~output_o ;

assign rd1[21] = \rd1[21]~output_o ;

assign rd1[22] = \rd1[22]~output_o ;

assign rd1[23] = \rd1[23]~output_o ;

assign rd1[24] = \rd1[24]~output_o ;

assign rd1[25] = \rd1[25]~output_o ;

assign rd1[26] = \rd1[26]~output_o ;

assign rd1[27] = \rd1[27]~output_o ;

assign rd1[28] = \rd1[28]~output_o ;

assign rd1[29] = \rd1[29]~output_o ;

assign rd1[30] = \rd1[30]~output_o ;

assign rd1[31] = \rd1[31]~output_o ;

assign rd2[0] = \rd2[0]~output_o ;

assign rd2[1] = \rd2[1]~output_o ;

assign rd2[2] = \rd2[2]~output_o ;

assign rd2[3] = \rd2[3]~output_o ;

assign rd2[4] = \rd2[4]~output_o ;

assign rd2[5] = \rd2[5]~output_o ;

assign rd2[6] = \rd2[6]~output_o ;

assign rd2[7] = \rd2[7]~output_o ;

assign rd2[8] = \rd2[8]~output_o ;

assign rd2[9] = \rd2[9]~output_o ;

assign rd2[10] = \rd2[10]~output_o ;

assign rd2[11] = \rd2[11]~output_o ;

assign rd2[12] = \rd2[12]~output_o ;

assign rd2[13] = \rd2[13]~output_o ;

assign rd2[14] = \rd2[14]~output_o ;

assign rd2[15] = \rd2[15]~output_o ;

assign rd2[16] = \rd2[16]~output_o ;

assign rd2[17] = \rd2[17]~output_o ;

assign rd2[18] = \rd2[18]~output_o ;

assign rd2[19] = \rd2[19]~output_o ;

assign rd2[20] = \rd2[20]~output_o ;

assign rd2[21] = \rd2[21]~output_o ;

assign rd2[22] = \rd2[22]~output_o ;

assign rd2[23] = \rd2[23]~output_o ;

assign rd2[24] = \rd2[24]~output_o ;

assign rd2[25] = \rd2[25]~output_o ;

assign rd2[26] = \rd2[26]~output_o ;

assign rd2[27] = \rd2[27]~output_o ;

assign rd2[28] = \rd2[28]~output_o ;

assign rd2[29] = \rd2[29]~output_o ;

assign rd2[30] = \rd2[30]~output_o ;

assign rd2[31] = \rd2[31]~output_o ;

assign wd[0] = \wd[0]~output_o ;

assign wd[1] = \wd[1]~output_o ;

assign wd[2] = \wd[2]~output_o ;

assign wd[3] = \wd[3]~output_o ;

assign wd[4] = \wd[4]~output_o ;

assign wd[5] = \wd[5]~output_o ;

assign wd[6] = \wd[6]~output_o ;

assign wd[7] = \wd[7]~output_o ;

assign wd[8] = \wd[8]~output_o ;

assign wd[9] = \wd[9]~output_o ;

assign wd[10] = \wd[10]~output_o ;

assign wd[11] = \wd[11]~output_o ;

assign wd[12] = \wd[12]~output_o ;

assign wd[13] = \wd[13]~output_o ;

assign wd[14] = \wd[14]~output_o ;

assign wd[15] = \wd[15]~output_o ;

assign wd[16] = \wd[16]~output_o ;

assign wd[17] = \wd[17]~output_o ;

assign wd[18] = \wd[18]~output_o ;

assign wd[19] = \wd[19]~output_o ;

assign wd[20] = \wd[20]~output_o ;

assign wd[21] = \wd[21]~output_o ;

assign wd[22] = \wd[22]~output_o ;

assign wd[23] = \wd[23]~output_o ;

assign wd[24] = \wd[24]~output_o ;

assign wd[25] = \wd[25]~output_o ;

assign wd[26] = \wd[26]~output_o ;

assign wd[27] = \wd[27]~output_o ;

assign wd[28] = \wd[28]~output_o ;

assign wd[29] = \wd[29]~output_o ;

assign wd[30] = \wd[30]~output_o ;

assign wd[31] = \wd[31]~output_o ;

assign r1[0] = \r1[0]~output_o ;

assign r1[1] = \r1[1]~output_o ;

assign r1[2] = \r1[2]~output_o ;

assign r1[3] = \r1[3]~output_o ;

assign r1[4] = \r1[4]~output_o ;

assign r1[5] = \r1[5]~output_o ;

assign r1[6] = \r1[6]~output_o ;

assign r1[7] = \r1[7]~output_o ;

assign r1[8] = \r1[8]~output_o ;

assign r1[9] = \r1[9]~output_o ;

assign r1[10] = \r1[10]~output_o ;

assign r1[11] = \r1[11]~output_o ;

assign r1[12] = \r1[12]~output_o ;

assign r1[13] = \r1[13]~output_o ;

assign r1[14] = \r1[14]~output_o ;

assign r1[15] = \r1[15]~output_o ;

assign r1[16] = \r1[16]~output_o ;

assign r1[17] = \r1[17]~output_o ;

assign r1[18] = \r1[18]~output_o ;

assign r1[19] = \r1[19]~output_o ;

assign r1[20] = \r1[20]~output_o ;

assign r1[21] = \r1[21]~output_o ;

assign r1[22] = \r1[22]~output_o ;

assign r1[23] = \r1[23]~output_o ;

assign r1[24] = \r1[24]~output_o ;

assign r1[25] = \r1[25]~output_o ;

assign r1[26] = \r1[26]~output_o ;

assign r1[27] = \r1[27]~output_o ;

assign r1[28] = \r1[28]~output_o ;

assign r1[29] = \r1[29]~output_o ;

assign r1[30] = \r1[30]~output_o ;

assign r1[31] = \r1[31]~output_o ;

assign r2[0] = \r2[0]~output_o ;

assign r2[1] = \r2[1]~output_o ;

assign r2[2] = \r2[2]~output_o ;

assign r2[3] = \r2[3]~output_o ;

assign r2[4] = \r2[4]~output_o ;

assign r2[5] = \r2[5]~output_o ;

assign r2[6] = \r2[6]~output_o ;

assign r2[7] = \r2[7]~output_o ;

assign r2[8] = \r2[8]~output_o ;

assign r2[9] = \r2[9]~output_o ;

assign r2[10] = \r2[10]~output_o ;

assign r2[11] = \r2[11]~output_o ;

assign r2[12] = \r2[12]~output_o ;

assign r2[13] = \r2[13]~output_o ;

assign r2[14] = \r2[14]~output_o ;

assign r2[15] = \r2[15]~output_o ;

assign r2[16] = \r2[16]~output_o ;

assign r2[17] = \r2[17]~output_o ;

assign r2[18] = \r2[18]~output_o ;

assign r2[19] = \r2[19]~output_o ;

assign r2[20] = \r2[20]~output_o ;

assign r2[21] = \r2[21]~output_o ;

assign r2[22] = \r2[22]~output_o ;

assign r2[23] = \r2[23]~output_o ;

assign r2[24] = \r2[24]~output_o ;

assign r2[25] = \r2[25]~output_o ;

assign r2[26] = \r2[26]~output_o ;

assign r2[27] = \r2[27]~output_o ;

assign r2[28] = \r2[28]~output_o ;

assign r2[29] = \r2[29]~output_o ;

assign r2[30] = \r2[30]~output_o ;

assign r2[31] = \r2[31]~output_o ;

assign alu_control[0] = \alu_control[0]~output_o ;

assign alu_control[1] = \alu_control[1]~output_o ;

assign alu_control[2] = \alu_control[2]~output_o ;

assign alu_control[3] = \alu_control[3]~output_o ;

assign alu_control[4] = \alu_control[4]~output_o ;

assign alu_control[5] = \alu_control[5]~output_o ;

assign alu_control[6] = \alu_control[6]~output_o ;

assign alu_control[7] = \alu_control[7]~output_o ;

assign result[0] = \result[0]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[15] = \result[15]~output_o ;

assign result[16] = \result[16]~output_o ;

assign result[17] = \result[17]~output_o ;

assign result[18] = \result[18]~output_o ;

assign result[19] = \result[19]~output_o ;

assign result[20] = \result[20]~output_o ;

assign result[21] = \result[21]~output_o ;

assign result[22] = \result[22]~output_o ;

assign result[23] = \result[23]~output_o ;

assign result[24] = \result[24]~output_o ;

assign result[25] = \result[25]~output_o ;

assign result[26] = \result[26]~output_o ;

assign result[27] = \result[27]~output_o ;

assign result[28] = \result[28]~output_o ;

assign result[29] = \result[29]~output_o ;

assign result[30] = \result[30]~output_o ;

assign result[31] = \result[31]~output_o ;

assign opcode[0] = \opcode[0]~output_o ;

assign opcode[1] = \opcode[1]~output_o ;

assign opcode[2] = \opcode[2]~output_o ;

assign opcode[3] = \opcode[3]~output_o ;

assign opcode[4] = \opcode[4]~output_o ;

assign opcode[5] = \opcode[5]~output_o ;

assign opcode[6] = \opcode[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
