// Seed: 1827712848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_11 = -1 == -1'b0;
endprogram
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output uwire id_2,
    output wire id_3,
    output wire id_4,
    output wor id_5,
    input tri1 id_6,
    output supply0 id_7
);
  assign id_2 = -1;
  wire id_9;
  always id_0 = #1 -1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
