<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 10.1.03 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/mtnguyen/ISEp_Packet_gen/Packet_gen/Packet_gen.ise -intstyle ise -v 3 -s
7 -xml nf2_top nf2_top.ncd -o nf2_top.twr nf2_top.pcf -ucf nf2_top.ucf

</twCmdLine><twDesign>nf2_top.ncd</twDesign><twPCF>nf2_top.pcf</twPCF><twDevInfo arch="virtex2p" pkg="ff1152"><twDevName>xc2vp50</twDevName><twSpeedGrade>-7</twSpeedGrade><twSpeedVer>PRODUCTION 1.94 2008-07-25</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo>INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.</twInfo><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo>INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a745050"><twConstName UCFConstName="NET &quot;rgmii_?_rxc_ibuf&quot; MAXDELAY=2.5ns;">NET &quot;rgmii_0_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.603</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.897</twSlack><twNet>rgmii_0_rxc_ibuf</twNet><twDel>0.603</twDel><twTimeConst>2.500</twTimeConst><twAbsSlack>1.897</twAbsSlack><twDetNet><twNetDel><twSrc>H18.I</twSrc><twDest>DCM_X0Y1.CLKIN</twDest><twNetDelInfo twAcc="twRouted">0.603</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a35b100"><twConstName UCFConstName="NET &quot;rgmii_?_rxc_ibuf&quot; MAXDELAY=2.5ns;">NET &quot;rgmii_1_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.466</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.034</twSlack><twNet>rgmii_1_rxc_ibuf</twNet><twDel>0.466</twDel><twTimeConst>2.500</twTimeConst><twAbsSlack>2.034</twAbsSlack><twDetNet><twNetDel><twSrc>D18.I</twSrc><twDest>DCM_X1Y1.CLKIN</twDest><twNetDelInfo twAcc="twRouted">0.466</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a35af90"><twConstName UCFConstName="NET &quot;rgmii_?_rxc_ibuf&quot; MAXDELAY=2.5ns;">NET &quot;rgmii_2_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.588</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.912</twSlack><twNet>rgmii_2_rxc_ibuf</twNet><twDel>0.588</twDel><twTimeConst>2.500</twTimeConst><twAbsSlack>1.912</twAbsSlack><twDetNet><twNetDel><twSrc>AJ18.I</twSrc><twDest>DCM_X3Y0.CLKIN</twDest><twNetDelInfo twAcc="twRouted">0.588</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a35b270"><twConstName UCFConstName="NET &quot;rgmii_?_rxc_ibuf&quot; MAXDELAY=2.5ns;">NET &quot;rgmii_3_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.603</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.897</twSlack><twNet>rgmii_3_rxc_ibuf</twNet><twDel>0.603</twDel><twTimeConst>2.500</twTimeConst><twAbsSlack>1.897</twAbsSlack><twDetNet><twNetDel><twSrc>AL18.I</twSrc><twDest>DCM_X0Y0.CLKIN</twDest><twNetDelInfo twAcc="twRouted">0.603</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a35b3e0"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>4.312</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.788</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT</twNet><twDel>4.312</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>1.788</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X119Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.367</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X9Y34.SR</twDest><twNetDelInfo twAcc="twRouted">3.776</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X11Y37.SR</twDest><twNetDelInfo twAcc="twRouted">3.953</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X36Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.214</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X135Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.515</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X135Y29.SR</twDest><twNetDelInfo twAcc="twRouted">1.989</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X37Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.214</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X130Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.980</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X130Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.778</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.496</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X126Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.776</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y65.SR</twDest><twNetDelInfo twAcc="twRouted">2.902</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X134Y37.SR</twDest><twNetDelInfo twAcc="twRouted">2.539</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X123Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.580</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X133Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.996</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X106Y1.SR</twDest><twNetDelInfo twAcc="twRouted">1.571</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X135Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.019</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X135Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.379</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X107Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.467</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X124Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.922</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X122Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.468</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.980</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X136Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.214</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X135Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.851</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.965</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X118Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.314</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y72.SR</twDest><twNetDelInfo twAcc="twRouted">2.598</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X134Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.899</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X136Y8.SR</twDest><twNetDelInfo twAcc="twRouted">3.324</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X136Y8.G4</twDest><twNetDelInfo twAcc="twRouted">2.532</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X122Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.576</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X8Y37.SR</twDest><twNetDelInfo twAcc="twRouted">3.950</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X139Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.217</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X123Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.262</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X118Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.327</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X112Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.722</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X135Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.247</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y87.SR</twDest><twNetDelInfo twAcc="twRouted">2.647</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X132Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.888</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X130Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.965</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X106Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.448</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X133Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.662</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X113Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.722</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X130Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.433</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X132Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.662</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X134Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.851</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X136Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.216</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X134Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.247</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X122Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.079</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X137Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.503</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X119Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.314</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X126Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.694</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X127Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.960</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X132Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.980</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X134Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.379</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X130Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.496</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X98Y4.SR</twDest><twNetDelInfo twAcc="twRouted">1.677</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X98Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.695</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X99Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.695</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X98Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.687</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X98Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.702</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X8Y35.SR</twDest><twNetDelInfo twAcc="twRouted">4.309</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X11Y35.SR</twDest><twNetDelInfo twAcc="twRouted">4.312</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X11Y34.SR</twDest><twNetDelInfo twAcc="twRouted">3.777</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X36Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.416</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X37Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.416</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X107Y3.SR</twDest><twNetDelInfo twAcc="twRouted">1.588</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X127Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.694</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X132Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.532</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X132Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.102</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X134Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.425</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X135Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.383</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X135Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.557</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X119Y28.SR</twDest><twNetDelInfo twAcc="twRouted">0.894</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.660</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X20Y37.SR</twDest><twNetDelInfo twAcc="twRouted">3.537</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X9Y37.SR</twDest><twNetDelInfo twAcc="twRouted">3.950</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X132Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.503</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X133Y39.SR</twDest><twNetDelInfo twAcc="twRouted">2.889</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.618</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X123Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.470</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X130Y28.SR</twDest><twNetDelInfo twAcc="twRouted">1.375</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X137Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.214</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X107Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X132Y69.SR</twDest><twNetDelInfo twAcc="twRouted">2.620</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X119Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.314</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X130Y88.SR</twDest><twNetDelInfo twAcc="twRouted">2.992</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X139Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.432</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X99Y1.SR</twDest><twNetDelInfo twAcc="twRouted">1.680</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X99Y0.SR</twDest><twNetDelInfo twAcc="twRouted">1.680</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X100Y1.SR</twDest><twNetDelInfo twAcc="twRouted">1.567</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X98Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.677</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X103Y0.SR</twDest><twNetDelInfo twAcc="twRouted">1.661</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X100Y0.SR</twDest><twNetDelInfo twAcc="twRouted">1.662</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X130Y29.SR</twDest><twNetDelInfo twAcc="twRouted">1.969</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X123Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.576</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X133Y40.SR</twDest><twNetDelInfo twAcc="twRouted">2.867</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X133Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.102</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X130Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.660</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y66.SR</twDest><twNetDelInfo twAcc="twRouted">2.613</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X133Y28.SR</twDest><twNetDelInfo twAcc="twRouted">1.377</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X131Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.980</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X123Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.287</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X102Y0.SR</twDest><twNetDelInfo twAcc="twRouted">1.661</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X106Y4.SR</twDest><twNetDelInfo twAcc="twRouted">1.937</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X107Y5.SR</twDest><twNetDelInfo twAcc="twRouted">1.218</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X107Y2.SR</twDest><twNetDelInfo twAcc="twRouted">1.469</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X123Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.421</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X122Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.537</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X125Y1.SR</twDest><twNetDelInfo twAcc="twRouted">1.854</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X115Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.630</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X112Y4.SR</twDest><twNetDelInfo twAcc="twRouted">1.876</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X115Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.237</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X125Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.895</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X123Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.631</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X124Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.907</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X123Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.501</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X122Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.439</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X123Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.079</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X124Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.895</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X122Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.142</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X122Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.421</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X102Y28.YQ</twSrc><twDest>SLICE_X114Y38.SR</twDest><twNetDelInfo twAcc="twRouted">1.476</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a5dfb48"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>4.005</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.095</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT</twNet><twDel>4.005</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>2.095</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X97Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.291</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X100Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.125</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X109Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.308</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X101Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.354</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X108Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.502</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X96Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.555</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X97Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.555</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X128Y65.SR</twDest><twNetDelInfo twAcc="twRouted">3.022</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X117Y38.SR</twDest><twNetDelInfo twAcc="twRouted">2.139</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X67Y52.SR</twDest><twNetDelInfo twAcc="twRouted">3.185</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X64Y54.SR</twDest><twNetDelInfo twAcc="twRouted">2.876</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X66Y55.SR</twDest><twNetDelInfo twAcc="twRouted">3.205</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X122Y38.SR</twDest><twNetDelInfo twAcc="twRouted">2.330</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X123Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.489</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X127Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.036</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X97Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.150</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X111Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.503</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X126Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.041</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X125Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.677</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X118Y37.SR</twDest><twNetDelInfo twAcc="twRouted">1.778</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X97Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.310</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X117Y40.SR</twDest><twNetDelInfo twAcc="twRouted">2.009</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X95Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.360</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X124Y56.SR</twDest><twNetDelInfo twAcc="twRouted">2.722</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.852</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X120Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.354</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X115Y60.SR</twDest><twNetDelInfo twAcc="twRouted">2.554</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X90Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.895</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X120Y15.SR</twDest><twNetDelInfo twAcc="twRouted">3.722</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X129Y66.SR</twDest><twNetDelInfo twAcc="twRouted">3.029</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X123Y53.SR</twDest><twNetDelInfo twAcc="twRouted">2.591</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X115Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.330</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X122Y56.SR</twDest><twNetDelInfo twAcc="twRouted">2.956</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X111Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.491</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X116Y41.SR</twDest><twNetDelInfo twAcc="twRouted">2.009</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X95Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.203</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X67Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.725</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X66Y44.SR</twDest><twNetDelInfo twAcc="twRouted">3.407</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X67Y51.SR</twDest><twNetDelInfo twAcc="twRouted">3.578</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X66Y50.SR</twDest><twNetDelInfo twAcc="twRouted">3.538</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X66Y48.SR</twDest><twNetDelInfo twAcc="twRouted">3.222</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X124Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.677</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X95Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.191</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X100Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.354</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X111Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.662</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X88Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.204</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X90Y4.SR</twDest><twNetDelInfo twAcc="twRouted">2.543</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X90Y5.SR</twDest><twNetDelInfo twAcc="twRouted">2.252</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X90Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.375</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X126Y64.SR</twDest><twNetDelInfo twAcc="twRouted">3.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X129Y36.SR</twDest><twNetDelInfo twAcc="twRouted">1.926</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X65Y50.SR</twDest><twNetDelInfo twAcc="twRouted">3.539</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X128Y67.SR</twDest><twNetDelInfo twAcc="twRouted">3.029</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X128Y66.SR</twDest><twNetDelInfo twAcc="twRouted">3.029</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X64Y55.SR</twDest><twNetDelInfo twAcc="twRouted">3.417</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X126Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.041</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X65Y54.SR</twDest><twNetDelInfo twAcc="twRouted">2.876</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X96Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.310</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X90Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.647</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X119Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.203</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X119Y47.SR</twDest><twNetDelInfo twAcc="twRouted">2.516</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X117Y41.SR</twDest><twNetDelInfo twAcc="twRouted">2.009</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X66Y53.SR</twDest><twNetDelInfo twAcc="twRouted">3.557</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X116Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.016</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X95Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.203</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X125Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.568</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X97Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.544</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X126Y50.SR</twDest><twNetDelInfo twAcc="twRouted">2.346</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X115Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.852</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X122Y52.SR</twDest><twNetDelInfo twAcc="twRouted">2.796</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X128Y46.SR</twDest><twNetDelInfo twAcc="twRouted">2.420</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X115Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.501</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X123Y52.SR</twDest><twNetDelInfo twAcc="twRouted">2.796</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X124Y57.SR</twDest><twNetDelInfo twAcc="twRouted">3.446</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X123Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.355</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X119Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.018</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X122Y49.SR</twDest><twNetDelInfo twAcc="twRouted">2.583</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X129Y46.SR</twDest><twNetDelInfo twAcc="twRouted">2.420</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X115Y41.SR</twDest><twNetDelInfo twAcc="twRouted">2.139</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X122Y57.SR</twDest><twNetDelInfo twAcc="twRouted">3.139</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X124Y58.SR</twDest><twNetDelInfo twAcc="twRouted">3.335</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X123Y56.SR</twDest><twNetDelInfo twAcc="twRouted">2.956</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X64Y50.SR</twDest><twNetDelInfo twAcc="twRouted">3.539</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X125Y33.SR</twDest><twNetDelInfo twAcc="twRouted">2.220</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X67Y40.SR</twDest><twNetDelInfo twAcc="twRouted">3.588</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X67Y50.SR</twDest><twNetDelInfo twAcc="twRouted">3.538</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X67Y46.SR</twDest><twNetDelInfo twAcc="twRouted">3.574</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X125Y70.G4</twDest><twNetDelInfo twAcc="twRouted">3.485</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X110Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.662</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X119Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.418</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X119Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.882</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X121Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.883</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X120Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.883</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X110Y27.G2</twDest><twNetDelInfo twAcc="twRouted">1.420</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X95Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.484</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X117Y42.SR</twDest><twNetDelInfo twAcc="twRouted">2.016</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X90Y39.SR</twDest><twNetDelInfo twAcc="twRouted">1.856</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X90Y38.SR</twDest><twNetDelInfo twAcc="twRouted">2.083</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X95Y49.SR</twDest><twNetDelInfo twAcc="twRouted">2.447</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X94Y59.SR</twDest><twNetDelInfo twAcc="twRouted">2.574</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X95Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.538</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X120Y46.SR</twDest><twNetDelInfo twAcc="twRouted">4.005</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X120Y47.SR</twDest><twNetDelInfo twAcc="twRouted">2.519</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X127Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.041</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X89Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.204</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X125Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.848</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y40.SR</twDest><twNetDelInfo twAcc="twRouted">2.500</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X95Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.519</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X94Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.203</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y60.SR</twDest><twNetDelInfo twAcc="twRouted">2.554</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y61.SR</twDest><twNetDelInfo twAcc="twRouted">3.128</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y62.SR</twDest><twNetDelInfo twAcc="twRouted">2.760</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y63.SR</twDest><twNetDelInfo twAcc="twRouted">3.134</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y64.SR</twDest><twNetDelInfo twAcc="twRouted">3.108</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y65.SR</twDest><twNetDelInfo twAcc="twRouted">2.778</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y66.SR</twDest><twNetDelInfo twAcc="twRouted">2.907</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X114Y67.SR</twDest><twNetDelInfo twAcc="twRouted">3.109</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X101Y35.YQ</twSrc><twDest>SLICE_X126Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.334</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x199d0690"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.571</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1</twNet><twDel>0.529</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.571</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X96Y1.YQ</twSrc><twDest>SLICE_X96Y1.BX</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a101310"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.824</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.276</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2</twNet><twDel>0.824</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.276</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X96Y1.XQ</twSrc><twDest>SLICE_X97Y1.BY</twDest><twNetDelInfo twAcc="twRouted">0.824</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a78d0c0"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.256</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.844</twSlack><twNet>nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3</twNet><twDel>0.256</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.844</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X97Y1.YQ</twSrc><twDest>SLICE_X95Y1.F4</twDest><twNetDelInfo twAcc="twRouted">0.256</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X97Y1.YQ</twSrc><twDest>SLICE_X95Y1.G4</twDest><twNetDelInfo twAcc="twRouted">0.248</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x19153908"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>6.083</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.017</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT</twNet><twDel>6.083</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>0.017</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X69Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.851</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X29Y60.SR</twDest><twNetDelInfo twAcc="twRouted">2.190</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X25Y60.SR</twDest><twNetDelInfo twAcc="twRouted">2.606</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X3Y27.SR</twDest><twNetDelInfo twAcc="twRouted">6.070</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X75Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.067</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X93Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.798</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X2Y27.SR</twDest><twNetDelInfo twAcc="twRouted">6.070</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X84Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.433</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X85Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.536</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X73Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.332</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X72Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.528</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X91Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.120</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X70Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.658</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X69Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.743</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X84Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.706</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X27Y18.SR</twDest><twNetDelInfo twAcc="twRouted">4.340</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X76Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.124</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X84Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.709</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X47Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.021</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X72Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.434</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X40Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.998</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X85Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.889</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X87Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.096</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X90Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.799</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X73Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.822</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X70Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.333</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X97Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.955</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X73Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.078</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X47Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.593</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X47Y15.G3</twDest><twNetDelInfo twAcc="twRouted">2.242</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X75Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.248</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X24Y60.SR</twDest><twNetDelInfo twAcc="twRouted">2.606</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X92Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.673</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X46Y8.SR</twDest><twNetDelInfo twAcc="twRouted">3.002</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X68Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.671</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X87Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.959</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X90Y19.SR</twDest><twNetDelInfo twAcc="twRouted">3.141</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X107Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.063</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X73Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.012</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X74Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.979</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X87Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.703</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X72Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.664</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X86Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.959</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X75Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.887</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X73Y18.SR</twDest><twNetDelInfo twAcc="twRouted">1.814</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X92Y16.SR</twDest><twNetDelInfo twAcc="twRouted">3.031</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X92Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.798</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X90Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.643</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X68Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.915</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X45Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.145</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X70Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.460</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X44Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.425</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X73Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.528</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X77Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.509</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X75Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.196</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X72Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.013</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X97Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.059</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X97Y3.SR</twDest><twNetDelInfo twAcc="twRouted">3.292</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X97Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.638</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X97Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.405</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X96Y7.SR</twDest><twNetDelInfo twAcc="twRouted">3.273</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X29Y61.SR</twDest><twNetDelInfo twAcc="twRouted">2.927</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X28Y61.SR</twDest><twNetDelInfo twAcc="twRouted">2.927</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X25Y61.SR</twDest><twNetDelInfo twAcc="twRouted">3.133</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X3Y28.SR</twDest><twNetDelInfo twAcc="twRouted">6.083</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X3Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.934</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X33Y16.SR</twDest><twNetDelInfo twAcc="twRouted">3.375</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X46Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.984</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X75Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.979</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X68Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.478</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X85Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.535</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X84Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.083</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X77Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.305</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X90Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.756</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X72Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.068</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X25Y59.SR</twDest><twNetDelInfo twAcc="twRouted">3.486</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X25Y58.SR</twDest><twNetDelInfo twAcc="twRouted">2.963</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X46Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.593</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X92Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.805</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X84Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.360</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X47Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.426</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X84Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.536</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X92Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.942</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X91Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.756</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X87Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.535</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X71Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.333</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X106Y17.SR</twDest><twNetDelInfo twAcc="twRouted">3.587</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X93Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.673</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X28Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.636</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X27Y17.SR</twDest><twNetDelInfo twAcc="twRouted">4.201</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X27Y15.SR</twDest><twNetDelInfo twAcc="twRouted">3.837</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X33Y7.SR</twDest><twNetDelInfo twAcc="twRouted">3.405</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X26Y15.SR</twDest><twNetDelInfo twAcc="twRouted">3.837</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X33Y9.SR</twDest><twNetDelInfo twAcc="twRouted">3.221</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X85Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.433</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X73Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.434</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X92Y23.SR</twDest><twNetDelInfo twAcc="twRouted">3.021</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X70Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.819</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X74Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.621</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X90Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.967</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X91Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.643</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X86Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.546</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X70Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.053</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X26Y16.SR</twDest><twNetDelInfo twAcc="twRouted">3.794</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X41Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.998</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X33Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.922</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X28Y19.SR</twDest><twNetDelInfo twAcc="twRouted">4.065</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X74Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.540</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X75Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.540</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X41Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.638</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X46Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.332</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X44Y8.SR</twDest><twNetDelInfo twAcc="twRouted">3.185</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X45Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.167</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X60Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.091</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X60Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.997</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X69Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.671</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X60Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.444</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X69Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.283</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X60Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.951</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X69Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.832</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X68Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.836</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X68Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.547</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X73Y47.YQ</twSrc><twDest>SLICE_X90Y8.SR</twDest><twNetDelInfo twAcc="twRouted">3.148</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x18aa25d8"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>4.293</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.807</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT</twNet><twDel>4.293</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>1.807</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X33Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.382</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X39Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.412</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X38Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.216</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X42Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.438</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X39Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.624</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X1Y37.SR</twDest><twNetDelInfo twAcc="twRouted">3.084</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X0Y35.SR</twDest><twNetDelInfo twAcc="twRouted">3.440</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X50Y106.SR</twDest><twNetDelInfo twAcc="twRouted">2.445</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X72Y93.SR</twDest><twNetDelInfo twAcc="twRouted">3.250</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X59Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.166</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X34Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.747</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X34Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.790</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X88Y39.SR</twDest><twNetDelInfo twAcc="twRouted">2.298</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y98.SR</twDest><twNetDelInfo twAcc="twRouted">2.663</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X72Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.684</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X26Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.211</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X43Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.784</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X73Y35.SR</twDest><twNetDelInfo twAcc="twRouted">2.388</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X72Y32.SR</twDest><twNetDelInfo twAcc="twRouted">1.838</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X63Y93.SR</twDest><twNetDelInfo twAcc="twRouted">2.896</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X32Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.382</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X64Y94.SR</twDest><twNetDelInfo twAcc="twRouted">2.454</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X25Y19.SR</twDest><twNetDelInfo twAcc="twRouted">3.156</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X51Y98.SR</twDest><twNetDelInfo twAcc="twRouted">2.676</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X53Y93.SR</twDest><twNetDelInfo twAcc="twRouted">2.290</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X57Y99.SR</twDest><twNetDelInfo twAcc="twRouted">2.231</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X54Y103.SR</twDest><twNetDelInfo twAcc="twRouted">3.015</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X24Y19.SR</twDest><twNetDelInfo twAcc="twRouted">3.156</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X51Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.831</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X50Y107.SR</twDest><twNetDelInfo twAcc="twRouted">2.574</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X50Y94.SR</twDest><twNetDelInfo twAcc="twRouted">2.246</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X52Y95.SR</twDest><twNetDelInfo twAcc="twRouted">2.639</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X53Y98.SR</twDest><twNetDelInfo twAcc="twRouted">2.661</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X42Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.595</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X62Y95.SR</twDest><twNetDelInfo twAcc="twRouted">2.874</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X16Y21.SR</twDest><twNetDelInfo twAcc="twRouted">3.679</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X42Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.267</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X49Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.603</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X59Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.314</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X59Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.511</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X58Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.314</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X73Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.684</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X8Y20.SR</twDest><twNetDelInfo twAcc="twRouted">3.259</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X42Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.784</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X53Y28.SR</twDest><twNetDelInfo twAcc="twRouted">3.213</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X5Y25.SR</twDest><twNetDelInfo twAcc="twRouted">3.947</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X24Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.558</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X26Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X36Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.166</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X35Y26.SR</twDest><twNetDelInfo twAcc="twRouted">3.140</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X88Y36.SR</twDest><twNetDelInfo twAcc="twRouted">2.682</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X34Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.530</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X51Y107.SR</twDest><twNetDelInfo twAcc="twRouted">2.574</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X52Y106.SR</twDest><twNetDelInfo twAcc="twRouted">2.428</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X34Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.577</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X75Y35.SR</twDest><twNetDelInfo twAcc="twRouted">2.387</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X35Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.840</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X32Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.598</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X15Y47.SR</twDest><twNetDelInfo twAcc="twRouted">3.173</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X57Y97.SR</twDest><twNetDelInfo twAcc="twRouted">2.132</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X52Y96.SR</twDest><twNetDelInfo twAcc="twRouted">2.519</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X64Y93.SR</twDest><twNetDelInfo twAcc="twRouted">3.094</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X52Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.525</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X56Y97.SR</twDest><twNetDelInfo twAcc="twRouted">2.132</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X4Y27.SR</twDest><twNetDelInfo twAcc="twRouted">4.293</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X65Y41.SR</twDest><twNetDelInfo twAcc="twRouted">1.413</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X25Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.765</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X54Y98.SR</twDest><twNetDelInfo twAcc="twRouted">2.663</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X53Y92.SR</twDest><twNetDelInfo twAcc="twRouted">2.527</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X50Y95.SR</twDest><twNetDelInfo twAcc="twRouted">2.670</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X53Y100.SR</twDest><twNetDelInfo twAcc="twRouted">3.040</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X52Y93.SR</twDest><twNetDelInfo twAcc="twRouted">2.290</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X51Y94.SR</twDest><twNetDelInfo twAcc="twRouted">2.246</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X52Y99.SR</twDest><twNetDelInfo twAcc="twRouted">2.415</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X57Y98.SR</twDest><twNetDelInfo twAcc="twRouted">2.850</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X56Y98.SR</twDest><twNetDelInfo twAcc="twRouted">2.850</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X52Y102.SR</twDest><twNetDelInfo twAcc="twRouted">2.483</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X53Y103.SR</twDest><twNetDelInfo twAcc="twRouted">2.452</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X53Y95.SR</twDest><twNetDelInfo twAcc="twRouted">2.639</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X51Y101.SR</twDest><twNetDelInfo twAcc="twRouted">2.322</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X50Y97.SR</twDest><twNetDelInfo twAcc="twRouted">2.333</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X50Y96.SR</twDest><twNetDelInfo twAcc="twRouted">2.550</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X34Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.979</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X75Y49.SR</twDest><twNetDelInfo twAcc="twRouted">1.448</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X54Y3.SR</twDest><twNetDelInfo twAcc="twRouted">1.961</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X58Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.511</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X58Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.166</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X26Y25.G2</twDest><twNetDelInfo twAcc="twRouted">2.687</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X26Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.990</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X27Y3.SR</twDest><twNetDelInfo twAcc="twRouted">4.069</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X34Y3.SR</twDest><twNetDelInfo twAcc="twRouted">3.191</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X34Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.671</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X35Y2.SR</twDest><twNetDelInfo twAcc="twRouted">2.671</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X49Y10.G2</twDest><twNetDelInfo twAcc="twRouted">2.418</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X9Y23.SR</twDest><twNetDelInfo twAcc="twRouted">3.268</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X57Y95.SR</twDest><twNetDelInfo twAcc="twRouted">2.488</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X57Y114.SR</twDest><twNetDelInfo twAcc="twRouted">3.052</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X59Y112.SR</twDest><twNetDelInfo twAcc="twRouted">3.413</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y117.SR</twDest><twNetDelInfo twAcc="twRouted">3.181</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X56Y123.SR</twDest><twNetDelInfo twAcc="twRouted">3.588</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X17Y19.SR</twDest><twNetDelInfo twAcc="twRouted">3.348</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X54Y97.SR</twDest><twNetDelInfo twAcc="twRouted">2.129</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X52Y97.SR</twDest><twNetDelInfo twAcc="twRouted">2.141</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X72Y35.SR</twDest><twNetDelInfo twAcc="twRouted">2.388</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X4Y24.SR</twDest><twNetDelInfo twAcc="twRouted">3.635</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X58Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.658</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X64Y102.SR</twDest><twNetDelInfo twAcc="twRouted">2.415</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X8Y24.SR</twDest><twNetDelInfo twAcc="twRouted">3.275</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X9Y25.SR</twDest><twNetDelInfo twAcc="twRouted">3.275</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y100.SR</twDest><twNetDelInfo twAcc="twRouted">3.014</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y101.SR</twDest><twNetDelInfo twAcc="twRouted">2.388</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y102.SR</twDest><twNetDelInfo twAcc="twRouted">2.485</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y103.SR</twDest><twNetDelInfo twAcc="twRouted">3.015</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y104.SR</twDest><twNetDelInfo twAcc="twRouted">2.850</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y105.SR</twDest><twNetDelInfo twAcc="twRouted">2.257</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y106.SR</twDest><twNetDelInfo twAcc="twRouted">2.431</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X55Y107.SR</twDest><twNetDelInfo twAcc="twRouted">2.847</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X62Y53.YQ</twSrc><twDest>SLICE_X58Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.534</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1915b868"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.571</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1</twNet><twDel>0.529</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.571</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y37.YQ</twSrc><twDest>SLICE_X1Y37.BX</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x190fe270"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.349</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.751</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2</twNet><twDel>0.349</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.751</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y37.XQ</twSrc><twDest>SLICE_X0Y35.BY</twDest><twNetDelInfo twAcc="twRouted">0.349</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x190fd310"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.721</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.379</twSlack><twNet>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3</twNet><twDel>0.721</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.379</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y35.YQ</twSrc><twDest>SLICE_X4Y27.F3</twDest><twNetDelInfo twAcc="twRouted">0.721</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y35.YQ</twSrc><twDest>SLICE_X4Y27.G3</twDest><twNetDelInfo twAcc="twRouted">0.709</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a74de60"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>4.755</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.345</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT</twNet><twDel>4.755</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>1.345</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X18Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.315</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X46Y126.SR</twDest><twNetDelInfo twAcc="twRouted">3.773</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X47Y126.SR</twDest><twNetDelInfo twAcc="twRouted">3.773</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X52Y145.SR</twDest><twNetDelInfo twAcc="twRouted">4.394</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X27Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.898</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X12Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.932</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X52Y142.SR</twDest><twNetDelInfo twAcc="twRouted">4.409</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X34Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.659</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X30Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.861</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X26Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.418</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X30Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.454</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X45Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.114</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X39Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.220</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X16Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.177</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X24Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.686</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X4Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.194</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X19Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.277</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X21Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.055</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X8Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.172</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X30Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.578</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X6Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.169</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X24Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.556</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X12Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.546</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X13Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.932</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X26Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.274</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X16Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.570</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X45Y17.SR</twDest><twNetDelInfo twAcc="twRouted">0.833</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X39Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.031</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X25Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.388</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X25Y17.G2</twDest><twNetDelInfo twAcc="twRouted">1.761</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X31Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.800</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X48Y126.SR</twDest><twNetDelInfo twAcc="twRouted">3.223</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X13Y29.SR</twDest><twNetDelInfo twAcc="twRouted">3.098</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X7Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.169</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X19Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.315</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X35Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.441</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X12Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.709</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X48Y20.SR</twDest><twNetDelInfo twAcc="twRouted">0.979</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X30Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.473</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X31Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.473</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X34Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.039</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X30Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.840</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X35Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.823</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X31Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.861</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X24Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.061</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X13Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.546</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X13Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.708</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X12Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.934</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X17Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.373</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X17Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.570</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X21Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.319</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X19Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.673</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X30Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.196</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X26Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.583</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X27Y24.SR</twDest><twNetDelInfo twAcc="twRouted">2.057</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X26Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.097</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X42Y6.SR</twDest><twNetDelInfo twAcc="twRouted">1.964</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X42Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.777</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X42Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.593</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X42Y8.SR</twDest><twNetDelInfo twAcc="twRouted">1.654</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X42Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.136</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X46Y127.SR</twDest><twNetDelInfo twAcc="twRouted">3.610</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X47Y127.SR</twDest><twNetDelInfo twAcc="twRouted">3.610</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X48Y127.SR</twDest><twNetDelInfo twAcc="twRouted">3.611</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X52Y144.SR</twDest><twNetDelInfo twAcc="twRouted">4.755</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X53Y144.SR</twDest><twNetDelInfo twAcc="twRouted">4.755</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X4Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.169</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X17Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.177</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X25Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.466</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X27Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.440</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X21Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.278</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X19Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.740</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X19Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.056</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X35Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.268</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X31Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.205</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X47Y131.SR</twDest><twNetDelInfo twAcc="twRouted">3.599</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X46Y131.SR</twDest><twNetDelInfo twAcc="twRouted">3.599</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X24Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.553</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X43Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.786</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X25Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.686</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X13Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.565</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X30Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.211</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X13Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.709</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X38Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.011</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X39Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.390</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X18Y14.SR</twDest><twNetDelInfo twAcc="twRouted">2.673</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X52Y27.SR</twDest><twNetDelInfo twAcc="twRouted">0.783</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X48Y35.SR</twDest><twNetDelInfo twAcc="twRouted">0.716</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X65Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.778</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X59Y26.SR</twDest><twNetDelInfo twAcc="twRouted">1.305</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X53Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.590</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X12Y26.SR</twDest><twNetDelInfo twAcc="twRouted">3.097</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X3Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.411</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X2Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.959</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X5Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.997</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X9Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.765</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X5Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.194</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X8Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.926</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X30Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.617</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X31Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.083</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X45Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.603</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X31Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.758</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X27Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.583</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X46Y20.SR</twDest><twNetDelInfo twAcc="twRouted">0.976</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X17Y25.SR</twDest><twNetDelInfo twAcc="twRouted">2.270</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X35Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.575</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X24Y49.SR</twDest><twNetDelInfo twAcc="twRouted">3.090</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X4Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.997</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X10Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.173</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X5Y3.SR</twDest><twNetDelInfo twAcc="twRouted">3.519</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X4Y3.SR</twDest><twNetDelInfo twAcc="twRouted">3.519</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X30Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.205</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X34Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.039</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X7Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.137</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X6Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.137</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X10Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.763</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X17Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.955</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X17Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.313</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X19Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.109</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X16Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.313</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X12Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.950</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X16Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.717</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X17Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.320</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X52Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.027</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X19Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.718</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X48Y32.SR</twDest><twNetDelInfo twAcc="twRouted">0.715</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X17Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.140</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X58Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.551</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X59Y27.SR</twDest><twNetDelInfo twAcc="twRouted">0.974</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X16Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.987</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X34Y7.SR</twDest><twNetDelInfo twAcc="twRouted">1.977</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X52Y33.SR</twDest><twNetDelInfo twAcc="twRouted">0.942</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X58Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.215</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X64Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.587</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X48Y28.YQ</twSrc><twDest>SLICE_X64Y27.SR</twDest><twNetDelInfo twAcc="twRouted">1.417</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a74e220"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>4.075</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.025</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT</twNet><twDel>4.075</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>2.025</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X37Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.559</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X46Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.138</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X47Y39.SR</twDest><twNetDelInfo twAcc="twRouted">1.315</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X47Y40.SR</twDest><twNetDelInfo twAcc="twRouted">2.152</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X44Y30.SR</twDest><twNetDelInfo twAcc="twRouted">2.100</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.787</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X4Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.787</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X1Y64.SR</twDest><twNetDelInfo twAcc="twRouted">2.128</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y37.SR</twDest><twNetDelInfo twAcc="twRouted">2.750</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X36Y78.SR</twDest><twNetDelInfo twAcc="twRouted">1.781</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X36Y63.SR</twDest><twNetDelInfo twAcc="twRouted">1.142</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X37Y65.SR</twDest><twNetDelInfo twAcc="twRouted">1.488</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X52Y37.SR</twDest><twNetDelInfo twAcc="twRouted">1.989</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y33.SR</twDest><twNetDelInfo twAcc="twRouted">3.149</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.755</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X35Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.560</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X52Y43.SR</twDest><twNetDelInfo twAcc="twRouted">1.937</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y46.SR</twDest><twNetDelInfo twAcc="twRouted">3.136</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y47.SR</twDest><twNetDelInfo twAcc="twRouted">3.079</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X14Y49.SR</twDest><twNetDelInfo twAcc="twRouted">2.114</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X35Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.765</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X7Y46.SR</twDest><twNetDelInfo twAcc="twRouted">3.039</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X34Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.950</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y43.SR</twDest><twNetDelInfo twAcc="twRouted">3.245</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X7Y42.SR</twDest><twNetDelInfo twAcc="twRouted">3.253</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y37.SR</twDest><twNetDelInfo twAcc="twRouted">2.778</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X1Y58.SR</twDest><twNetDelInfo twAcc="twRouted">2.687</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X36Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.949</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X33Y34.SR</twDest><twNetDelInfo twAcc="twRouted">2.094</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y67.SR</twDest><twNetDelInfo twAcc="twRouted">2.129</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y42.SR</twDest><twNetDelInfo twAcc="twRouted">3.249</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y42.SR</twDest><twNetDelInfo twAcc="twRouted">3.253</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y38.SR</twDest><twNetDelInfo twAcc="twRouted">3.324</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X38Y28.SR</twDest><twNetDelInfo twAcc="twRouted">1.511</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X7Y44.SR</twDest><twNetDelInfo twAcc="twRouted">3.599</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X35Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.133</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X44Y86.SR</twDest><twNetDelInfo twAcc="twRouted">2.598</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X44Y87.SR</twDest><twNetDelInfo twAcc="twRouted">3.316</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X44Y84.SR</twDest><twNetDelInfo twAcc="twRouted">2.955</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X45Y84.SR</twDest><twNetDelInfo twAcc="twRouted">2.955</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X45Y85.SR</twDest><twNetDelInfo twAcc="twRouted">2.732</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y46.SR</twDest><twNetDelInfo twAcc="twRouted">3.038</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X32Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.097</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X46Y40.SR</twDest><twNetDelInfo twAcc="twRouted">2.152</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X53Y43.SR</twDest><twNetDelInfo twAcc="twRouted">1.937</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X34Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.302</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X40Y20.SR</twDest><twNetDelInfo twAcc="twRouted">1.758</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X40Y21.SR</twDest><twNetDelInfo twAcc="twRouted">1.949</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X38Y23.SR</twDest><twNetDelInfo twAcc="twRouted">1.917</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y81.SR</twDest><twNetDelInfo twAcc="twRouted">2.488</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X52Y38.SR</twDest><twNetDelInfo twAcc="twRouted">2.371</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X37Y79.SR</twDest><twNetDelInfo twAcc="twRouted">2.326</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X1Y67.SR</twDest><twNetDelInfo twAcc="twRouted">2.129</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X1Y62.SR</twDest><twNetDelInfo twAcc="twRouted">2.151</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X36Y65.SR</twDest><twNetDelInfo twAcc="twRouted">1.488</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y44.SR</twDest><twNetDelInfo twAcc="twRouted">3.263</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X37Y64.SR</twDest><twNetDelInfo twAcc="twRouted">0.551</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X36Y25.SR</twDest><twNetDelInfo twAcc="twRouted">1.559</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X52Y31.SR</twDest><twNetDelInfo twAcc="twRouted">2.545</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X7Y38.SR</twDest><twNetDelInfo twAcc="twRouted">3.112</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X7Y41.SR</twDest><twNetDelInfo twAcc="twRouted">3.117</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y47.SR</twDest><twNetDelInfo twAcc="twRouted">3.268</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X37Y78.SR</twDest><twNetDelInfo twAcc="twRouted">1.781</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y41.SR</twDest><twNetDelInfo twAcc="twRouted">3.117</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X31Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.493</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y32.SR</twDest><twNetDelInfo twAcc="twRouted">3.485</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X35Y22.SR</twDest><twNetDelInfo twAcc="twRouted">1.950</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X1Y32.SR</twDest><twNetDelInfo twAcc="twRouted">3.905</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y43.SR</twDest><twNetDelInfo twAcc="twRouted">3.432</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X3Y42.SR</twDest><twNetDelInfo twAcc="twRouted">3.252</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y31.SR</twDest><twNetDelInfo twAcc="twRouted">3.505</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.983</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y41.SR</twDest><twNetDelInfo twAcc="twRouted">3.329</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X3Y39.SR</twDest><twNetDelInfo twAcc="twRouted">3.167</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X3Y36.SR</twDest><twNetDelInfo twAcc="twRouted">3.548</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y36.SR</twDest><twNetDelInfo twAcc="twRouted">3.585</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y30.SR</twDest><twNetDelInfo twAcc="twRouted">4.075</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X2Y31.SR</twDest><twNetDelInfo twAcc="twRouted">3.533</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X4Y39.SR</twDest><twNetDelInfo twAcc="twRouted">3.136</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X7Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.983</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X2Y43.SR</twDest><twNetDelInfo twAcc="twRouted">3.206</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X5Y48.SR</twDest><twNetDelInfo twAcc="twRouted">3.453</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X36Y79.SR</twDest><twNetDelInfo twAcc="twRouted">2.326</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X27Y46.SR</twDest><twNetDelInfo twAcc="twRouted">1.359</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X45Y87.SR</twDest><twNetDelInfo twAcc="twRouted">3.316</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X44Y85.SR</twDest><twNetDelInfo twAcc="twRouted">2.732</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X45Y86.SR</twDest><twNetDelInfo twAcc="twRouted">2.598</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y85.G1</twDest><twNetDelInfo twAcc="twRouted">2.796</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X37Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.515</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X26Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.422</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X27Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.943</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X23Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.794</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X23Y9.SR</twDest><twNetDelInfo twAcc="twRouted">3.154</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X26Y61.G3</twDest><twNetDelInfo twAcc="twRouted">1.062</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X33Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.097</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X7Y40.SR</twDest><twNetDelInfo twAcc="twRouted">3.620</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X23Y67.SR</twDest><twNetDelInfo twAcc="twRouted">1.711</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X22Y70.SR</twDest><twNetDelInfo twAcc="twRouted">1.707</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X32Y83.SR</twDest><twNetDelInfo twAcc="twRouted">2.341</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X36Y84.SR</twDest><twNetDelInfo twAcc="twRouted">2.181</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X37Y24.SR</twDest><twNetDelInfo twAcc="twRouted">1.582</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y38.SR</twDest><twNetDelInfo twAcc="twRouted">3.112</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X7Y39.SR</twDest><twNetDelInfo twAcc="twRouted">3.137</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X1Y47.SR</twDest><twNetDelInfo twAcc="twRouted">3.023</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X35Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.302</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X6Y33.SR</twDest><twNetDelInfo twAcc="twRouted">2.886</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X14Y61.SR</twDest><twNetDelInfo twAcc="twRouted">2.593</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X30Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.488</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X31Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.295</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">2.687</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y59.SR</twDest><twNetDelInfo twAcc="twRouted">2.821</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y60.SR</twDest><twNetDelInfo twAcc="twRouted">2.322</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y61.SR</twDest><twNetDelInfo twAcc="twRouted">2.223</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">2.151</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y63.SR</twDest><twNetDelInfo twAcc="twRouted">2.569</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y64.SR</twDest><twNetDelInfo twAcc="twRouted">2.128</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X0Y65.SR</twDest><twNetDelInfo twAcc="twRouted">2.485</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X37Y53.YQ</twSrc><twDest>SLICE_X15Y32.SR</twDest><twNetDelInfo twAcc="twRouted">3.677</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a74e5e0"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.559</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.541</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1</twNet><twDel>0.559</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.541</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X5Y12.YQ</twSrc><twDest>SLICE_X5Y12.BX</twDest><twNetDelInfo twAcc="twRouted">0.559</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a74e9a0"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.765</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.335</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2</twNet><twDel>0.765</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.335</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X5Y12.XQ</twSrc><twDest>SLICE_X4Y12.BY</twDest><twNetDelInfo twAcc="twRouted">0.765</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a612758"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.289</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.811</twSlack><twNet>nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3</twNet><twDel>1.289</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>4.811</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X4Y12.YQ</twSrc><twDest>SLICE_X31Y16.F2</twDest><twNetDelInfo twAcc="twRouted">1.289</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X4Y12.YQ</twSrc><twDest>SLICE_X31Y16.G2</twDest><twNetDelInfo twAcc="twRouted">1.270</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x19f13ee0"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>5.058</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.042</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT</twNet><twDel>5.058</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>1.042</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X29Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.001</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X137Y19.SR</twDest><twNetDelInfo twAcc="twRouted">3.401</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X136Y17.SR</twDest><twNetDelInfo twAcc="twRouted">3.421</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X127Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.998</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X31Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.948</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X48Y14.SR</twDest><twNetDelInfo twAcc="twRouted">0.947</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X131Y7.SR</twDest><twNetDelInfo twAcc="twRouted">3.969</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X32Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.950</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X30Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.314</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X26Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.546</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X15Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.152</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X7Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.983</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X30Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.162</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X33Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.950</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X25Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.378</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X37Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.723</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X43Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.086</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X33Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.390</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X25Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.020</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X32Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.944</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X49Y15.SR</twDest><twNetDelInfo twAcc="twRouted">0.958</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X49Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.118</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X29Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.949</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X33Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.588</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X6Y15.SR</twDest><twNetDelInfo twAcc="twRouted">3.918</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X36Y19.SR</twDest><twNetDelInfo twAcc="twRouted">1.738</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X9Y3.SR</twDest><twNetDelInfo twAcc="twRouted">4.482</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X9Y3.G1</twDest><twNetDelInfo twAcc="twRouted">4.297</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X31Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.773</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X131Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.540</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X51Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.134</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X29Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.495</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.001</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X13Y11.SR</twDest><twNetDelInfo twAcc="twRouted">4.304</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X50Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.316</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X9Y14.SR</twDest><twNetDelInfo twAcc="twRouted">4.075</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X29Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.761</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.012</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X19Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.933</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X31Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.079</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X8Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.552</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X31Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.942</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X29Y16.SR</twDest><twNetDelInfo twAcc="twRouted">2.183</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X50Y15.SR</twDest><twNetDelInfo twAcc="twRouted">0.971</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X51Y10.SR</twDest><twNetDelInfo twAcc="twRouted">1.109</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X49Y14.SR</twDest><twNetDelInfo twAcc="twRouted">0.947</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X30Y0.SR</twDest><twNetDelInfo twAcc="twRouted">2.573</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X2Y2.SR</twDest><twNetDelInfo twAcc="twRouted">4.602</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X30Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.406</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X7Y3.SR</twDest><twNetDelInfo twAcc="twRouted">4.495</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.405</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X32Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.736</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X37Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.488</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X27Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.206</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X1Y0.SR</twDest><twNetDelInfo twAcc="twRouted">4.809</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X1Y1.SR</twDest><twNetDelInfo twAcc="twRouted">5.058</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X1Y2.SR</twDest><twNetDelInfo twAcc="twRouted">4.785</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X1Y3.SR</twDest><twNetDelInfo twAcc="twRouted">4.897</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X0Y5.SR</twDest><twNetDelInfo twAcc="twRouted">4.970</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X136Y19.SR</twDest><twNetDelInfo twAcc="twRouted">3.401</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X137Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.769</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X136Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.769</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X126Y4.SR</twDest><twNetDelInfo twAcc="twRouted">4.188</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X131Y4.SR</twDest><twNetDelInfo twAcc="twRouted">4.376</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X30Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.579</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X13Y2.SR</twDest><twNetDelInfo twAcc="twRouted">3.957</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.761</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X18Y19.SR</twDest><twNetDelInfo twAcc="twRouted">3.263</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X42Y17.SR</twDest><twNetDelInfo twAcc="twRouted">1.086</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X37Y16.SR</twDest><twNetDelInfo twAcc="twRouted">1.542</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X36Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.132</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X6Y11.SR</twDest><twNetDelInfo twAcc="twRouted">4.111</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y14.SR</twDest><twNetDelInfo twAcc="twRouted">1.949</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X131Y16.SR</twDest><twNetDelInfo twAcc="twRouted">3.711</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X130Y17.SR</twDest><twNetDelInfo twAcc="twRouted">3.196</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X6Y3.SR</twDest><twNetDelInfo twAcc="twRouted">4.495</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X51Y21.SR</twDest><twNetDelInfo twAcc="twRouted">0.706</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X33Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.944</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X14Y3.SR</twDest><twNetDelInfo twAcc="twRouted">4.672</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X25Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.020</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X51Y12.SR</twDest><twNetDelInfo twAcc="twRouted">1.119</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X6Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.553</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X7Y11.SR</twDest><twNetDelInfo twAcc="twRouted">4.111</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X32Y6.SR</twDest><twNetDelInfo twAcc="twRouted">2.588</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X29Y28.SR</twDest><twNetDelInfo twAcc="twRouted">1.381</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X37Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.106</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.943</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X49Y29.SR</twDest><twNetDelInfo twAcc="twRouted">0.721</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X14Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.152</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X49Y11.SR</twDest><twNetDelInfo twAcc="twRouted">1.106</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X19Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.595</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X18Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.595</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X25Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.577</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X9Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.372</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X18Y6.SR</twDest><twNetDelInfo twAcc="twRouted">3.104</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X13Y6.SR</twDest><twNetDelInfo twAcc="twRouted">3.796</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X25Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.547</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X32Y7.SR</twDest><twNetDelInfo twAcc="twRouted">2.593</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X51Y20.SR</twDest><twNetDelInfo twAcc="twRouted">0.672</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X14Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.735</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X29Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.968</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X14Y14.SR</twDest><twNetDelInfo twAcc="twRouted">4.106</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X48Y15.SR</twDest><twNetDelInfo twAcc="twRouted">0.958</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X33Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.736</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X30Y18.SR</twDest><twNetDelInfo twAcc="twRouted">2.530</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X24Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.378</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X25Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.896</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y1.SR</twDest><twNetDelInfo twAcc="twRouted">2.495</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X24Y5.SR</twDest><twNetDelInfo twAcc="twRouted">3.021</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X30Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.962</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X32Y9.SR</twDest><twNetDelInfo twAcc="twRouted">1.964</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X19Y3.SR</twDest><twNetDelInfo twAcc="twRouted">2.945</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X19Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.562</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X13Y4.SR</twDest><twNetDelInfo twAcc="twRouted">3.970</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X13Y7.SR</twDest><twNetDelInfo twAcc="twRouted">3.017</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X27Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.367</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X26Y13.SR</twDest><twNetDelInfo twAcc="twRouted">2.164</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X26Y11.SR</twDest><twNetDelInfo twAcc="twRouted">2.019</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X26Y8.SR</twDest><twNetDelInfo twAcc="twRouted">2.367</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X27Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.923</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X24Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.547</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X30Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.103</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X29Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.948</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X36Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.106</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y13.SR</twDest><twNetDelInfo twAcc="twRouted">1.968</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X28Y35.SR</twDest><twNetDelInfo twAcc="twRouted">2.144</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X36Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.451</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X26Y9.SR</twDest><twNetDelInfo twAcc="twRouted">2.191</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X6Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.916</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X29Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.446</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X36Y26.SR</twDest><twNetDelInfo twAcc="twRouted">0.837</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X27Y34.SR</twDest><twNetDelInfo twAcc="twRouted">3.042</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X51Y24.YQ</twSrc><twDest>SLICE_X49Y42.SR</twDest><twNetDelInfo twAcc="twRouted">1.216</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x19f100d8"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>5.306</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.794</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT</twNet><twDel>5.306</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>0.794</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X53Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.324</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X47Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.304</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X52Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.717</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X53Y8.SR</twDest><twNetDelInfo twAcc="twRouted">3.728</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X52Y13.SR</twDest><twNetDelInfo twAcc="twRouted">3.560</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X38Y4.SR</twDest><twNetDelInfo twAcc="twRouted">4.328</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X38Y5.SR</twDest><twNetDelInfo twAcc="twRouted">5.306</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X135Y45.SR</twDest><twNetDelInfo twAcc="twRouted">2.212</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y16.SR</twDest><twNetDelInfo twAcc="twRouted">3.161</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X121Y111.SR</twDest><twNetDelInfo twAcc="twRouted">3.325</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X93Y109.SR</twDest><twNetDelInfo twAcc="twRouted">5.190</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X99Y107.SR</twDest><twNetDelInfo twAcc="twRouted">5.138</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X72Y40.SR</twDest><twNetDelInfo twAcc="twRouted">1.109</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X138Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.196</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X113Y16.SR</twDest><twNetDelInfo twAcc="twRouted">3.967</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X46Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.704</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X53Y9.SR</twDest><twNetDelInfo twAcc="twRouted">3.744</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X113Y17.SR</twDest><twNetDelInfo twAcc="twRouted">4.515</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X108Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.128</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X120Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.924</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X46Y22.SR</twDest><twNetDelInfo twAcc="twRouted">3.051</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X128Y15.SR</twDest><twNetDelInfo twAcc="twRouted">2.969</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X37Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.910</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X139Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.811</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X134Y13.SR</twDest><twNetDelInfo twAcc="twRouted">3.365</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X135Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.233</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X128Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.986</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X36Y11.SR</twDest><twNetDelInfo twAcc="twRouted">4.549</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X73Y15.SR</twDest><twNetDelInfo twAcc="twRouted">1.862</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X134Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.629</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X135Y13.SR</twDest><twNetDelInfo twAcc="twRouted">3.365</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X135Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.757</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X139Y16.SR</twDest><twNetDelInfo twAcc="twRouted">3.176</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X52Y23.SR</twDest><twNetDelInfo twAcc="twRouted">2.913</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X128Y16.SR</twDest><twNetDelInfo twAcc="twRouted">3.161</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X38Y13.SR</twDest><twNetDelInfo twAcc="twRouted">4.921</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X127Y97.SR</twDest><twNetDelInfo twAcc="twRouted">3.533</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X127Y96.SR</twDest><twNetDelInfo twAcc="twRouted">3.713</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X120Y107.SR</twDest><twNetDelInfo twAcc="twRouted">3.343</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X120Y106.SR</twDest><twNetDelInfo twAcc="twRouted">3.340</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X121Y106.SR</twDest><twNetDelInfo twAcc="twRouted">3.340</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X109Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.112</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X39Y7.SR</twDest><twNetDelInfo twAcc="twRouted">4.924</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X52Y10.SR</twDest><twNetDelInfo twAcc="twRouted">2.905</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X52Y9.SR</twDest><twNetDelInfo twAcc="twRouted">3.744</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X33Y10.SR</twDest><twNetDelInfo twAcc="twRouted">4.093</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X37Y12.SR</twDest><twNetDelInfo twAcc="twRouted">4.252</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X37Y13.SR</twDest><twNetDelInfo twAcc="twRouted">4.893</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X36Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.910</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X73Y21.SR</twDest><twNetDelInfo twAcc="twRouted">2.047</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X93Y47.SR</twDest><twNetDelInfo twAcc="twRouted">0.612</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X99Y89.SR</twDest><twNetDelInfo twAcc="twRouted">3.048</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X135Y43.SR</twDest><twNetDelInfo twAcc="twRouted">2.629</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X135Y39.SR</twDest><twNetDelInfo twAcc="twRouted">2.817</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X98Y106.SR</twDest><twNetDelInfo twAcc="twRouted">5.138</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X112Y16.SR</twDest><twNetDelInfo twAcc="twRouted">3.967</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X98Y109.SR</twDest><twNetDelInfo twAcc="twRouted">5.128</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X47Y23.SR</twDest><twNetDelInfo twAcc="twRouted">3.288</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X121Y61.SR</twDest><twNetDelInfo twAcc="twRouted">1.696</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X133Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.729</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X132Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.729</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X120Y17.SR</twDest><twNetDelInfo twAcc="twRouted">3.730</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X113Y110.SR</twDest><twNetDelInfo twAcc="twRouted">3.096</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X130Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.970</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X37Y8.SR</twDest><twNetDelInfo twAcc="twRouted">4.515</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X112Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.563</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X47Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.646</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X139Y9.SR</twDest><twNetDelInfo twAcc="twRouted">3.098</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X135Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.227</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X135Y15.SR</twDest><twNetDelInfo twAcc="twRouted">3.201</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X139Y13.SR</twDest><twNetDelInfo twAcc="twRouted">3.807</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X134Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.757</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X134Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.185</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X138Y11.SR</twDest><twNetDelInfo twAcc="twRouted">3.447</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X134Y14.SR</twDest><twNetDelInfo twAcc="twRouted">3.233</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X134Y15.SR</twDest><twNetDelInfo twAcc="twRouted">3.201</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X137Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.195</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X137Y12.SR</twDest><twNetDelInfo twAcc="twRouted">3.383</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X134Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.227</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X139Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.366</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X138Y17.SR</twDest><twNetDelInfo twAcc="twRouted">2.648</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X138Y18.SR</twDest><twNetDelInfo twAcc="twRouted">3.366</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X92Y88.SR</twDest><twNetDelInfo twAcc="twRouted">3.767</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X104Y20.SR</twDest><twNetDelInfo twAcc="twRouted">2.755</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X127Y102.SR</twDest><twNetDelInfo twAcc="twRouted">3.704</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X121Y107.SR</twDest><twNetDelInfo twAcc="twRouted">3.343</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X121Y105.SR</twDest><twNetDelInfo twAcc="twRouted">3.150</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X66Y20.G2</twDest><twNetDelInfo twAcc="twRouted">1.979</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X133Y37.SR</twDest><twNetDelInfo twAcc="twRouted">2.601</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X133Y35.SR</twDest><twNetDelInfo twAcc="twRouted">2.958</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X132Y37.SR</twDest><twNetDelInfo twAcc="twRouted">2.601</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y37.SR</twDest><twNetDelInfo twAcc="twRouted">2.585</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y39.SR</twDest><twNetDelInfo twAcc="twRouted">2.263</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X110Y35.G2</twDest><twNetDelInfo twAcc="twRouted">1.598</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X38Y6.SR</twDest><twNetDelInfo twAcc="twRouted">4.157</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X131Y12.SR</twDest><twNetDelInfo twAcc="twRouted">2.970</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X111Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.353</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X104Y33.SR</twDest><twNetDelInfo twAcc="twRouted">1.835</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X108Y33.SR</twDest><twNetDelInfo twAcc="twRouted">2.023</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X109Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.152</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X39Y6.SR</twDest><twNetDelInfo twAcc="twRouted">4.157</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X130Y13.SR</twDest><twNetDelInfo twAcc="twRouted">3.344</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X130Y10.SR</twDest><twNetDelInfo twAcc="twRouted">3.411</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X112Y17.SR</twDest><twNetDelInfo twAcc="twRouted">4.515</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X32Y11.SR</twDest><twNetDelInfo twAcc="twRouted">4.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X113Y19.SR</twDest><twNetDelInfo twAcc="twRouted">2.704</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X127Y22.SR</twDest><twNetDelInfo twAcc="twRouted">2.639</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X38Y9.SR</twDest><twNetDelInfo twAcc="twRouted">4.682</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X39Y9.SR</twDest><twNetDelInfo twAcc="twRouted">4.682</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y26.SR</twDest><twNetDelInfo twAcc="twRouted">2.812</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y27.SR</twDest><twNetDelInfo twAcc="twRouted">2.640</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y28.SR</twDest><twNetDelInfo twAcc="twRouted">2.815</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y29.SR</twDest><twNetDelInfo twAcc="twRouted">2.986</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y30.SR</twDest><twNetDelInfo twAcc="twRouted">2.434</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y31.SR</twDest><twNetDelInfo twAcc="twRouted">2.818</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.978</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X129Y33.SR</twDest><twNetDelInfo twAcc="twRouted">2.435</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X92Y40.YQ</twSrc><twDest>SLICE_X108Y32.SR</twDest><twNetDelInfo twAcc="twRouted">2.152</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x19f10b88"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.559</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.541</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1</twNet><twDel>0.559</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.541</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X38Y4.YQ</twSrc><twDest>SLICE_X38Y4.BX</twDest><twNetDelInfo twAcc="twRouted">0.559</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x19f16cd8"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.791</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.309</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2</twNet><twDel>0.791</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.309</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X38Y4.XQ</twSrc><twDest>SLICE_X38Y5.BY</twDest><twNetDelInfo twAcc="twRouted">0.791</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x1a0cd738"><twConstName UCFConstName="NET &quot;*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*&quot; MAXDELAY = 6100 ps;">NET         &quot;nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3&quot;         MAXDELAY = 6.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.534</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.566</twSlack><twNet>nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3</twNet><twDel>0.534</twDel><twTimeConst>6.100</twTimeConst><twAbsSlack>5.566</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X38Y5.YQ</twSrc><twDest>SLICE_X37Y8.F2</twDest><twNetDelInfo twAcc="twRouted">0.534</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X38Y5.YQ</twSrc><twDest>SLICE_X37Y8.G2</twDest><twNetDelInfo twAcc="twRouted">0.515</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0x1ab30720"><twConstName UCFConstName="TIMESPEC &quot;TS_rgmii_falling_to_rising&quot; = FROM &quot;rgmii_falling&quot; TO &quot;rgmii_rising&quot; 3200 ps;">TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP &quot;rgmii_falling&quot; TO TIMEGRP         &quot;rgmii_rising&quot; 3.2 ns;</twConstName><twItemCnt>20</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.888</twMaxDel><twMinPer>5.776</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>0.312</twSlack><twSrc BELType="FF">rgmii_3_io/rgmii_rxd_reg_4</twSrc><twDest BELType="FF">rgmii_3_io/gmii_rxd_reg_4</twDest><twTotPathDel>2.762</twTotPathDel><twClkSkew dest = "-0.316" src = "-0.190">0.126</twClkSkew><twDelConst>3.200</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>rgmii_3_io/rgmii_rxd_reg_4</twSrc><twDest BELType='FF'>rgmii_3_io/gmii_rxd_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y1.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">rx_rgmii_3_clk_int</twSrcClk><twPathDel><twSite>SLICE_X51Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>rgmii_3_io/rgmii_rxd_reg&lt;5&gt;</twComp><twBEL>rgmii_3_io/rgmii_rxd_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y5.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>rgmii_3_io/rgmii_rxd_reg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y5.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>rgmii_3_io/gmii_rxd_reg&lt;5&gt;</twComp><twBEL>rgmii_3_io/gmii_rxd_reg_4</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.218</twRouteDel><twTotDel>2.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_3_clk_int</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>0.881</twSlack><twSrc BELType="FF">rgmii_3_io/rgmii_rxd_reg_5</twSrc><twDest BELType="FF">rgmii_3_io/gmii_rxd_reg_5</twDest><twTotPathDel>2.193</twTotPathDel><twClkSkew dest = "-0.316" src = "-0.190">0.126</twClkSkew><twDelConst>3.200</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>rgmii_3_io/rgmii_rxd_reg_5</twSrc><twDest BELType='FF'>rgmii_3_io/gmii_rxd_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y1.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">rx_rgmii_3_clk_int</twSrcClk><twPathDel><twSite>SLICE_X51Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>rgmii_3_io/rgmii_rxd_reg&lt;5&gt;</twComp><twBEL>rgmii_3_io/rgmii_rxd_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y5.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>rgmii_3_io/rgmii_rxd_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y5.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>rgmii_3_io/gmii_rxd_reg&lt;5&gt;</twComp><twBEL>rgmii_3_io/gmii_rxd_reg_5</twBEL></twPathDel><twLogDel>0.578</twLogDel><twRouteDel>1.615</twRouteDel><twTotDel>2.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_3_clk_int</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.418</twSlack><twSrc BELType="FF">rgmii_3_io/rgmii_rxd_reg_7</twSrc><twDest BELType="FF">rgmii_3_io/gmii_rxd_reg_7</twDest><twTotPathDel>1.659</twTotPathDel><twClkSkew dest = "-0.313" src = "-0.190">0.123</twClkSkew><twDelConst>3.200</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>rgmii_3_io/rgmii_rxd_reg_7</twSrc><twDest BELType='FF'>rgmii_3_io/gmii_rxd_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y1.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">rx_rgmii_3_clk_int</twSrcClk><twPathDel><twSite>SLICE_X50Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>rgmii_3_io/rgmii_rxd_reg&lt;7&gt;</twComp><twBEL>rgmii_3_io/rgmii_rxd_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y1.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>rgmii_3_io/rgmii_rxd_reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>rgmii_3_io/gmii_rxd_reg&lt;7&gt;</twComp><twBEL>rgmii_3_io/gmii_rxd_reg_7</twBEL></twPathDel><twLogDel>0.578</twLogDel><twRouteDel>1.081</twRouteDel><twTotDel>1.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_3_clk_int</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x1a653d90"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_clk&quot;             = PERIOD &quot;rx_clock&quot; 8000 ps HIGH 50 %;">TS_rx_clk = PERIOD TIMEGRP &quot;rx_clock&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>31794</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>3644</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.253</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.747</twSlack><twSrc BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2</twSrc><twDest BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11</twDest><twTotPathDel>7.253</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2</twSrc><twDest BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X108Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_rgmii_2_clk_int</twSrcClk><twPathDel><twSite>SLICE_X108Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written&lt;2&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y17.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en53</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;3&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;5&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;4&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;4&gt;</twBEL><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;6&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;6&gt;</twBEL><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;8&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;8&gt;</twBEL><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y7.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;10&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;10&gt;</twBEL><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y7.DY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y7.CLK</twSite><twDelType>Tdyck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;10&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11</twBEL></twPathDel><twLogDel>3.248</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>7.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_2_clk_int</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.776</twSlack><twSrc BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2</twSrc><twDest BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12</twDest><twTotPathDel>7.224</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2</twSrc><twDest BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X108Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_rgmii_2_clk_int</twSrcClk><twPathDel><twSite>SLICE_X108Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written&lt;2&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y17.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en53</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;3&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;5&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;4&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;4&gt;</twBEL><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;6&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;6&gt;</twBEL><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;8&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;8&gt;</twBEL><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;10&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;10&gt;</twBEL><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y8.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;12&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y8.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y8.CLK</twSite><twDelType>Tdxck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp&lt;12&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12</twBEL></twPathDel><twLogDel>3.219</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>7.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_2_clk_int</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.786</twSlack><twSrc BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2</twSrc><twDest BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7</twDest><twTotPathDel>7.171</twTotPathDel><twClkSkew dest = "-0.124" src = "-0.081">0.043</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2</twSrc><twDest BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X108Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_rgmii_2_clk_int</twSrcClk><twPathDel><twSite>SLICE_X108Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written&lt;2&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y17.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en53</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000&lt;3&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.750</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_WR_PNTR&lt;6&gt;</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7</twBEL></twPathDel><twLogDel>1.691</twLogDel><twRouteDel>5.480</twRouteDel><twTotDel>7.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_rgmii_2_clk_int</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x1a653fe0"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_clk_gmii&quot;      = PERIOD &quot;tx_clock_gmii&quot; 8000 ps HIGH 50 %;">TS_tx_clk_gmii = PERIOD TIMEGRP &quot;tx_clock_gmii&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>22334</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>3634</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.544</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twSrc><twDest BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twDest><twTotPathDel>7.544</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twSrc><twDest BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X64Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_rgmii_clk_int</twSrcClk><twPathDel><twSite>SLICE_X64Y93.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y35.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.456</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/END_OF_TX1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_END_OF_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>5.832</twRouteDel><twTotDel>7.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_rgmii_clk_int</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.538</twSlack><twSrc BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twSrc><twDest BELType="FF">nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD</twDest><twTotPathDel>7.449</twTotPathDel><twClkSkew dest = "-0.466" src = "-0.453">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twSrc><twDest BELType='FF'>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_rgmii_clk_int</twSrcClk><twPathDel><twSite>SLICE_X64Y93.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y35.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.456</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/END_OF_TX1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y51.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_END_OF_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.191</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD</twComp><twBEL>nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD</twBEL></twPathDel><twLogDel>1.437</twLogDel><twRouteDel>6.012</twRouteDel><twTotDel>7.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_rgmii_clk_int</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.581</twSlack><twSrc BELType="FF">nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2</twSrc><twDest BELType="RAM">nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A</twDest><twTotPathDel>7.228</twTotPathDel><twClkSkew dest = "-0.170" src = "0.021">0.191</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2</twSrc><twDest BELType='RAM'>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_rgmii_clk_int</twSrcClk><twPathDel><twSite>SLICE_X138Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting&lt;2&gt;</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_ld_and0000</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In37</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In37</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_ld_and0000</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In318</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y26.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_ld_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_rd_en2</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y32.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_empty</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X8Y5.ENA</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X8Y5.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram</twComp><twBEL>nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A</twBEL></twPathDel><twLogDel>1.720</twLogDel><twRouteDel>5.508</twRouteDel><twTotDel>7.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_rgmii_clk_int</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x1a654230"><twConstName UCFConstName="TIMESPEC &quot;TS_cpci_clk&quot; = PERIOD &quot;cpci_clk&quot; 16 ns HIGH 50 %;">TS_cpci_clk = PERIOD TIMEGRP &quot;cpci_clk&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>7386</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>738</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.875</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>7.125</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twTotPathDel>8.749</twTotPathDel><twClkSkew dest = "2.229" src = "2.355">0.126</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twLogLvls>6</twLogLvls><twSrcSite>D34.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>D34.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dma_vld_c2n</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y156.G3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">4.826</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y156.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/N386</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y156.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>nf2_core/nf2_dma/cpci_txfifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y156.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/N386</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Mxor_wgraynext_xor0002_Result11</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y155.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>nf2_core/N386</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y155.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>nf2_core/N351</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y155.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.CLK</twSite><twDelType>Tdxck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twBEL></twPathDel><twLogDel>1.960</twLogDel><twRouteDel>6.789</twRouteDel><twTotDel>8.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cpci_clk_int</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>7.143</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twTotPathDel>8.731</twTotPathDel><twClkSkew dest = "2.229" src = "2.355">0.126</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twLogLvls>4</twLogLvls><twSrcSite>D34.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>D34.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dma_vld_c2n</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y156.G3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">4.826</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y156.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/N386</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y154.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>nf2_core/nf2_dma/cpci_txfifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y154.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin&lt;2&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Madd_wbinnext_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>nf2_core/N605</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.CLK</twSite><twDelType>Tdxck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>7.279</twRouteDel><twTotDel>8.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cpci_clk_int</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>7.247</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twTotPathDel>8.627</twTotPathDel><twClkSkew dest = "2.229" src = "2.355">0.126</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twDest><twLogLvls>4</twLogLvls><twSrcSite>D34.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>D34.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dma_vld_c2n</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y156.G3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">4.826</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y156.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/N386</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y154.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>nf2_core/nf2_dma/cpci_txfifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y154.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy&lt;0&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y154.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y154.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy&lt;2&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.CLK</twSite><twDelType>Tdxck</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full</twBEL></twPathDel><twLogDel>1.695</twLogDel><twRouteDel>6.932</twRouteDel><twTotDel>8.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cpci_clk_int</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x1a654480"><twConstName UCFConstName="TIMESPEC &quot;TS_core_clk_int&quot; = PERIOD &quot;core_clk_int&quot; 8 ns HIGH 50 %;">TS_core_clk_int = PERIOD TIMEGRP &quot;core_clk_int&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>3405258</twItemCnt><twErrCntSetup>942</twErrCntSetup><twErrCntEndPt>942</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>46714</twEndPtCnt><twPathErrCnt>27886</twPathErrCnt><twMinPer>9.677</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-1.677</twSlack><twSrc BELType="FF">nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twSrc><twDest BELType="FF">nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_26</twDest><twTotPathDel>9.489</twTotPathDel><twClkSkew dest = "1.903" src = "2.091">0.188</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twSrc><twDest BELType='FF'>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_26</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X56Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X56Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57&lt;19&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/Mmux__COND_57_2_f5_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;3&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_lut&lt;2&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;2&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;5&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;4&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y45.YB</twSite><twDelType>Tcinyb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;7&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;6&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and0000</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y70.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N314</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N323</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not0001</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y81.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N322</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y81.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/byte_cnt_1_not0001</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1&lt;27&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_26</twBEL></twPathDel><twLogDel>3.468</twLogDel><twRouteDel>6.021</twRouteDel><twTotDel>9.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_clk_int</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-1.677</twSlack><twSrc BELType="FF">nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twSrc><twDest BELType="FF">nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_27</twDest><twTotPathDel>9.489</twTotPathDel><twClkSkew dest = "1.903" src = "2.091">0.188</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twSrc><twDest BELType='FF'>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_27</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X56Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X56Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57&lt;19&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/Mmux__COND_57_2_f5_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;3&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_lut&lt;2&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;2&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;5&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;4&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y45.YB</twSite><twDelType>Tcinyb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;7&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;6&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and0000</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y70.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N314</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N323</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not0001</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y81.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N322</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y81.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/byte_cnt_1_not0001</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1&lt;27&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_27</twBEL></twPathDel><twLogDel>3.468</twLogDel><twRouteDel>6.021</twRouteDel><twTotDel>9.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_clk_int</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-1.510</twSlack><twSrc BELType="FF">nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twSrc><twDest BELType="FF">nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_14</twDest><twTotPathDel>9.294</twTotPathDel><twClkSkew dest = "1.875" src = "2.091">0.216</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twSrc><twDest BELType='FF'>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X56Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X56Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57&lt;19&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/Mmux__COND_57_2_f5_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;3&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_lut&lt;2&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;2&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;5&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;4&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y45.YB</twSite><twDelType>Tcinyb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;7&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;6&gt;</twBEL><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and0000</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y70.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N314</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N323</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not0001</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y81.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/N322</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y81.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/byte_cnt_1_not0001</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1&lt;15&gt;</twComp><twBEL>nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_14</twBEL></twPathDel><twLogDel>3.468</twLogDel><twRouteDel>5.826</twRouteDel><twTotDel>9.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_clk_int</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1bb8cb78"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.865</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.135</twSlack><twSrc BELType="PAD">cpci_addr&lt;7&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_addr_7</twDest><twClkDel>1.758</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_addr&lt;7&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_addr&lt;7&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_addr&lt;7&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>D16.PAD</twSrcSite><twPathDel><twSite>D16.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.623</twDelInfo><twComp>cpci_addr&lt;7&gt;</twComp><twBEL>cpci_addr&lt;7&gt;</twBEL><twBEL>cpci_addr_7_IBUF</twBEL><twBEL>cpci_addr&lt;7&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_addr_7</twBEL></twPathDel><twLogDel>4.623</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D16.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.136</twSlack><twSrc BELType="PAD">cpci_addr&lt;6&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_addr_6</twDest><twClkDel>1.758</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_addr&lt;6&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_addr&lt;6&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_addr&lt;6&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.622</twDelInfo><twComp>cpci_addr&lt;6&gt;</twComp><twBEL>cpci_addr&lt;6&gt;</twBEL><twBEL>cpci_addr_6_IBUF</twBEL><twBEL>cpci_addr&lt;6&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_addr_6</twBEL></twPathDel><twLogDel>4.622</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E16.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.137</twSlack><twSrc BELType="PAD">cpci_addr&lt;2&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_addr_2</twDest><twClkDel>1.758</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_addr&lt;2&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_addr&lt;2&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_addr&lt;2&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>D19.PAD</twSrcSite><twPathDel><twSite>D19.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.621</twDelInfo><twComp>cpci_addr&lt;2&gt;</twComp><twBEL>cpci_addr&lt;2&gt;</twBEL><twBEL>cpci_addr_2_IBUF</twBEL><twBEL>cpci_addr&lt;2&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_addr_2</twBEL></twPathDel><twLogDel>4.621</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_addr_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D19.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x185af230"><twConstName UCFConstName="TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.630</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>5.370</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_rd_data_8</twSrc><twDest BELType="PAD">cpci_data&lt;8&gt;</twDest><twClkDel>2.353</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;8&gt;</twClkDest><twDataDel>2.277</twDataDel><twDataSrc>cpci_data&lt;8&gt;</twDataSrc><twDataDest>cpci_data&lt;8&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_data&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H25.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.532</twRouteDel><twTotDel>2.353</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_8</twSrc><twDest BELType='PAD'>cpci_data&lt;8&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>H25.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>H25.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.277</twDelInfo><twComp>cpci_data&lt;8&gt;</twComp><twBEL>nf2_core/cpci_bus/cpci_rd_data_8</twBEL><twBEL>cpci_data_8_IOBUF/OBUFT</twBEL><twBEL>cpci_data&lt;8&gt;</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.277</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>5.371</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_rd_data_0</twSrc><twDest BELType="PAD">cpci_data&lt;0&gt;</twDest><twClkDel>2.355</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;0&gt;</twClkDest><twDataDel>2.274</twDataDel><twDataSrc>cpci_data&lt;0&gt;</twDataSrc><twDataDest>cpci_data&lt;0&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_data&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>F28.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>2.355</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_0</twSrc><twDest BELType='PAD'>cpci_data&lt;0&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>F28.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>F28.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>cpci_data&lt;0&gt;</twComp><twBEL>nf2_core/cpci_bus/cpci_rd_data_0</twBEL><twBEL>cpci_data_0_IOBUF/OBUFT</twBEL><twBEL>cpci_data&lt;0&gt;</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.274</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>5.372</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_rd_data_9</twSrc><twDest BELType="PAD">cpci_data&lt;9&gt;</twDest><twClkDel>2.353</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;9&gt;</twClkDest><twDataDel>2.275</twDataDel><twDataSrc>cpci_data&lt;9&gt;</twDataSrc><twDataDest>cpci_data&lt;9&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_data&lt;9&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>G25.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.532</twRouteDel><twTotDel>2.353</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_rd_data_9</twSrc><twDest BELType='PAD'>cpci_data&lt;9&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>G25.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>G25.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>cpci_data&lt;9&gt;</twComp><twBEL>nf2_core/cpci_bus/cpci_rd_data_9</twBEL><twBEL>cpci_data_9_IOBUF/OBUFT</twBEL><twBEL>cpci_data&lt;9&gt;</twBEL></twPathDel><twLogDel>2.275</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.275</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1bb8dba8"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_WR_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.853</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.147</twSlack><twSrc BELType="PAD">cpci_data&lt;31&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_wr_data_31</twDest><twClkDel>1.758</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;31&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_data&lt;31&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_data&lt;31&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_31</twDest><twLogLvls>0</twLogLvls><twSrcSite>G19.PAD</twSrcSite><twPathDel><twSite>G19.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.611</twDelInfo><twComp>cpci_data&lt;31&gt;</twComp><twBEL>cpci_data&lt;31&gt;</twBEL><twBEL>cpci_data_31_IOBUF/IBUF</twBEL><twBEL>cpci_data&lt;31&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_wr_data_31</twBEL></twPathDel><twLogDel>4.611</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>G19.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.758</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.195</twSlack><twSrc BELType="PAD">cpci_data&lt;20&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_wr_data_20</twDest><twClkDel>1.844</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;20&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_data&lt;20&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_data&lt;20&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.649</twDelInfo><twComp>cpci_data&lt;20&gt;</twComp><twBEL>cpci_data&lt;20&gt;</twBEL><twBEL>cpci_data_20_IOBUF/IBUF</twBEL><twBEL>cpci_data&lt;20&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_wr_data_20</twBEL></twPathDel><twLogDel>4.649</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>C22.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>1.844</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.201</twSlack><twSrc BELType="PAD">cpci_data&lt;25&gt;</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_wr_data_25</twDest><twClkDel>1.837</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_data&lt;25&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_data&lt;25&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_data&lt;25&gt;</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_25</twDest><twLogLvls>0</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.636</twDelInfo><twComp>cpci_data&lt;25&gt;</twComp><twBEL>cpci_data&lt;25&gt;</twBEL><twBEL>cpci_data_25_IOBUF/IBUF</twBEL><twBEL>cpci_data&lt;25&gt;.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_wr_data_25</twBEL></twPathDel><twLogDel>4.636</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_wr_data_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D21.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>1.837</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x18ae4aa8"><twConstName UCFConstName="TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.650</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.350</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_wr_rdy</twSrc><twDest BELType="PAD">cpci_wr_rdy</twDest><twClkDel>2.354</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_wr_rdy</twClkDest><twDataDel>2.296</twDataDel><twDataSrc>cpci_wr_rdy</twDataSrc><twDataDest>cpci_wr_rdy</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_wr_rdy</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_wr_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E32.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.533</twRouteDel><twTotDel>2.354</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_wr_rdy</twSrc><twDest BELType='PAD'>cpci_wr_rdy</twDest><twLogLvls>0</twLogLvls><twSrcSite>E32.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>E32.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>cpci_wr_rdy</twComp><twBEL>nf2_core/cpci_bus/cpci_wr_rdy</twBEL><twBEL>cpci_wr_rdy_OBUF</twBEL><twBEL>cpci_wr_rdy</twBEL></twPathDel><twLogDel>2.296</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.296</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.373</twSlack><twSrc BELType="FF">nf2_core/cpci_bus/cpci_data_tri_en_1</twSrc><twDest BELType="PAD">cpci_rd_rdy</twDest><twClkDel>2.355</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_rd_rdy</twClkDest><twDataDel>2.272</twDataDel><twDataSrc>cpci_rd_rdy</twDataSrc><twDataDest>cpci_rd_rdy</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>cpci_rd_rdy</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/cpci_data_tri_en_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E28.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>2.355</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/cpci_bus/cpci_data_tri_en_1</twSrc><twDest BELType='PAD'>cpci_rd_rdy</twDest><twLogLvls>0</twLogLvls><twSrcSite>E28.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>E28.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.272</twDelInfo><twComp>cpci_rd_rdy</twComp><twBEL>nf2_core/cpci_bus/cpci_data_tri_en_1</twBEL><twBEL>cpci_rd_rdy_OBUF</twBEL><twBEL>cpci_rd_rdy</twBEL></twPathDel><twLogDel>2.272</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.272</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1bb8f578"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_REQ&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.684</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.316</twSlack><twSrc BELType="PAD">cpci_rd_wr_L</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_rd_wr_L</twDest><twClkDel>1.943</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_rd_wr_L</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_rd_wr_L</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_rd_wr_L</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_rd_wr_L</twDest><twLogLvls>0</twLogLvls><twSrcSite>D29.PAD</twSrcSite><twPathDel><twSite>D29.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.627</twDelInfo><twComp>cpci_rd_wr_L</twComp><twBEL>cpci_rd_wr_L</twBEL><twBEL>cpci_rd_wr_L_IBUF</twBEL><twBEL>cpci_rd_wr_L.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_rd_wr_L</twBEL></twPathDel><twLogDel>4.627</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_rd_wr_L</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D29.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.295</twRouteDel><twTotDel>1.943</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.336</twSlack><twSrc BELType="PAD">cpci_req</twSrc><twDest BELType="FF">nf2_core/cpci_bus/p2n_req</twDest><twClkDel>1.951</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>cpci_req</twClkDest><twOff>4.000</twOff><twOffSrc>cpci_req</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>cpci_req</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_req</twDest><twLogLvls>0</twLogLvls><twSrcSite>E29.PAD</twSrcSite><twPathDel><twSite>E29.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.615</twDelInfo><twComp>cpci_req</twComp><twBEL>cpci_req</twBEL><twBEL>cpci_req_IBUF</twBEL><twBEL>cpci_req.DELAY</twBEL><twBEL>nf2_core/cpci_bus/p2n_req</twBEL></twPathDel><twLogDel>4.615</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/cpci_bus/p2n_req</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E29.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.303</twRouteDel><twTotDel>1.951</twTotDel><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1932c950"><twConstName UCFConstName="TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.641</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.359</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c</twSrc><twDest BELType="PAD">dma_q_nearly_full_n2c</twDest><twClkDel>2.354</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_q_nearly_full_n2c</twClkDest><twDataDel>2.287</twDataDel><twDataSrc>dma_q_nearly_full_n2c</twDataSrc><twDataDest>dma_q_nearly_full_n2c</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_q_nearly_full_n2c</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E31.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.533</twRouteDel><twTotDel>2.354</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c</twSrc><twDest BELType='PAD'>dma_q_nearly_full_n2c</twDest><twLogLvls>0</twLogLvls><twSrcSite>E31.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>E31.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>dma_q_nearly_full_n2c</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c</twBEL><twBEL>dma_q_nearly_full_n2c_OBUF</twBEL><twBEL>dma_q_nearly_full_n2c</twBEL></twPathDel><twLogDel>2.287</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.287</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.395</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0</twSrc><twDest BELType="PAD">dma_op_code_ack&lt;0&gt;</twDest><twClkDel>2.317</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_op_code_ack&lt;0&gt;</twClkDest><twDataDel>2.288</twDataDel><twDataSrc>dma_op_code_ack&lt;0&gt;</twDataSrc><twDataDest>dma_op_code_ack&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_op_code_ack&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H4.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.496</twRouteDel><twTotDel>2.317</twTotDel><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0</twSrc><twDest BELType='PAD'>dma_op_code_ack&lt;0&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>H4.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>H4.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>dma_op_code_ack&lt;0&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0</twBEL><twBEL>dma_op_code_ack_0_OBUF</twBEL><twBEL>dma_op_code_ack&lt;0&gt;</twBEL></twPathDel><twLogDel>2.288</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.288</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>3.402</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c</twSrc><twDest BELType="PAD">dma_vld_n2c</twDest><twClkDel>2.311</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_vld_n2c</twClkDest><twDataDel>2.287</twDataDel><twDataSrc>dma_vld_n2c</twDataSrc><twDataDest>dma_vld_n2c</twDataDest><twOff>8.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_vld_n2c</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>J2.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.490</twRouteDel><twTotDel>2.311</twTotDel><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c</twSrc><twDest BELType='PAD'>dma_vld_n2c</twDest><twLogLvls>0</twLogLvls><twSrcSite>J2.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>J2.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>dma_vld_n2c</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c</twBEL><twBEL>dma_vld_n2c_OBUF</twBEL><twBEL>dma_vld_n2c</twBEL></twPathDel><twLogDel>2.287</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.287</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1bb8ff48"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_DMA_IN&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.728</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.272</twSlack><twSrc BELType="PAD">dma_op_queue_id&lt;1&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1</twDest><twClkDel>1.907</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_op_queue_id&lt;1&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_op_queue_id&lt;1&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>dma_op_queue_id&lt;1&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>H1.PAD</twSrcSite><twPathDel><twSite>H1.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.635</twDelInfo><twComp>dma_op_queue_id&lt;1&gt;</twComp><twBEL>dma_op_queue_id&lt;1&gt;</twBEL><twBEL>dma_op_queue_id_1_IBUF</twBEL><twBEL>dma_op_queue_id&lt;1&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1</twBEL></twPathDel><twLogDel>4.635</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H1.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>1.907</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.280</twSlack><twSrc BELType="PAD">dma_op_code_req&lt;0&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0</twDest><twClkDel>1.907</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_op_code_req&lt;0&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_op_code_req&lt;0&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>dma_op_code_req&lt;0&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>H2.PAD</twSrcSite><twPathDel><twSite>H2.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.627</twDelInfo><twComp>dma_op_code_req&lt;0&gt;</twComp><twBEL>dma_op_code_req&lt;0&gt;</twBEL><twBEL>dma_op_code_req_0_IBUF</twBEL><twBEL>dma_op_code_req&lt;0&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0</twBEL></twPathDel><twLogDel>4.627</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H2.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>1.907</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.295</twSlack><twSrc BELType="PAD">dma_op_code_req&lt;1&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1</twDest><twClkDel>1.919</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_op_code_req&lt;1&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_op_code_req&lt;1&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>dma_op_code_req&lt;1&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>H3.PAD</twSrcSite><twPathDel><twSite>H3.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.624</twDelInfo><twComp>dma_op_code_req&lt;1&gt;</twComp><twBEL>dma_op_code_req&lt;1&gt;</twBEL><twBEL>dma_op_code_req_1_IBUF</twBEL><twBEL>dma_op_code_req&lt;1&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1</twBEL></twPathDel><twLogDel>4.624</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>H3.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.271</twRouteDel><twTotDel>1.919</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1bb90430"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.767</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.233</twSlack><twSrc BELType="PAD">dma_data&lt;0&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0</twDest><twClkDel>1.874</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;0&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_data&lt;0&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>dma_data&lt;0&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>C11.PAD</twSrcSite><twPathDel><twSite>C11.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.641</twDelInfo><twComp>dma_data&lt;0&gt;</twComp><twBEL>dma_data&lt;0&gt;</twBEL><twBEL>dma_data_0_IOBUF/IBUF</twBEL><twBEL>dma_data&lt;0&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0</twBEL></twPathDel><twLogDel>4.641</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>C11.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.226</twRouteDel><twTotDel>1.874</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.267</twSlack><twSrc BELType="PAD">dma_data&lt;4&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4</twDest><twClkDel>1.886</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;4&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_data&lt;4&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>dma_data&lt;4&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>D10.PAD</twSrcSite><twPathDel><twSite>D10.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.619</twDelInfo><twComp>dma_data&lt;4&gt;</twComp><twBEL>dma_data&lt;4&gt;</twBEL><twBEL>dma_data_4_IOBUF/IBUF</twBEL><twBEL>dma_data&lt;4&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4</twBEL></twPathDel><twLogDel>4.619</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D10.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>1.886</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.270</twSlack><twSrc BELType="PAD">dma_data&lt;3&gt;</twSrc><twDest BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3</twDest><twClkDel>1.886</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;3&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>dma_data&lt;3&gt;</twOffSrc><twOffDest>cpci_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>dma_data&lt;3&gt;</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>E10.PAD</twSrcSite><twPathDel><twSite>E10.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.616</twDelInfo><twComp>dma_data&lt;3&gt;</twComp><twBEL>dma_data&lt;3&gt;</twBEL><twBEL>dma_data_3_IOBUF/IBUF</twBEL><twBEL>dma_data&lt;3&gt;.DELAY</twBEL><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3</twBEL></twPathDel><twLogDel>4.616</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>E10.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>1.886</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1a19f510"><twConstName UCFConstName="TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER &quot;cpci_clk&quot; ;">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.689</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>2.311</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25</twSrc><twDest BELType="PAD">dma_data&lt;25&gt;</twDest><twClkDel>2.382</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;25&gt;</twClkDest><twDataDel>2.307</twDataDel><twDataSrc>dma_data&lt;25&gt;</twDataSrc><twDataDest>dma_data&lt;25&gt;</twDataDest><twOff>7.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_data&lt;25&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>F1.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.561</twRouteDel><twTotDel>2.382</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25</twSrc><twDest BELType='PAD'>dma_data&lt;25&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>F1.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>F1.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.307</twDelInfo><twComp>dma_data&lt;25&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25</twBEL><twBEL>dma_data_25_IOBUF/OBUFT</twBEL><twBEL>dma_data&lt;25&gt;</twBEL></twPathDel><twLogDel>2.307</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.307</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>2.318</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24</twSrc><twDest BELType="PAD">dma_data&lt;24&gt;</twDest><twClkDel>2.382</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;24&gt;</twClkDest><twDataDel>2.300</twDataDel><twDataSrc>dma_data&lt;24&gt;</twDataSrc><twDataDest>dma_data&lt;24&gt;</twDataDest><twOff>7.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_data&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>F2.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.561</twRouteDel><twTotDel>2.382</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24</twSrc><twDest BELType='PAD'>dma_data&lt;24&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>F2.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>F2.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.300</twDelInfo><twComp>dma_data&lt;24&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24</twBEL><twBEL>dma_data_24_IOBUF/OBUFT</twBEL><twBEL>dma_data&lt;24&gt;</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.300</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>2.331</twSlack><twSrc BELType="FF">nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17</twSrc><twDest BELType="PAD">dma_data&lt;17&gt;</twDest><twClkDel>2.357</twClkDel><twClkSrc>cpci_clk</twClkSrc><twClkDest>dma_data&lt;17&gt;</twClkDest><twDataDel>2.312</twDataDel><twDataSrc>dma_data&lt;17&gt;</twDataSrc><twDataDest>dma_data&lt;17&gt;</twDataDest><twOff>7.000</twOff><twOffSrc>cpci_clk</twOffSrc><twOffDest>dma_data&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="12"><twSrc BELType='PAD'>cpci_clk</twSrc><twDest BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>E17.PAD</twSrcSite><twPathDel><twSite>E17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpci_clk</twComp><twBEL>cpci_clk</twBEL><twBEL>inst_cpci_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0S.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>cpci_clk_ibuf</twComp></twPathDel><twPathDel><twSite>BUFGMUX0S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CPCI_CLK</twComp><twBEL>BUFGMUX_CPCI_CLK</twBEL></twPathDel><twPathDel><twSite>D1.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>351</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>cpci_clk_int</twComp></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>1.536</twRouteDel><twTotDel>2.357</twTotDel><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twClkPath><twDataPath maxSiteLen="6"><twSrc BELType='FF'>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17</twSrc><twDest BELType='PAD'>dma_data&lt;17&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>D1.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpci_clk_int</twSrcClk><twPathDel><twSite>D1.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>dma_data&lt;17&gt;</twComp><twBEL>nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17</twBEL><twBEL>dma_data_17_IOBUF/OBUFT</twBEL><twBEL>dma_data&lt;17&gt;</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.312</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1a3a4318"><twConstName UCFConstName="TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER &quot;core_clk&quot;  ;">TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.847</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.153</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram1_bw&lt;0&gt;</twDest><twClkDel>-0.213</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>4.060</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram1_bw&lt;0&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_bw&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.386</twRouteDel><twTotDel>-0.213</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram1_bw&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X0Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>AE31.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>AE31.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>sram1_bw&lt;0&gt;</twComp><twBEL>sram1_bw_0_OBUF</twBEL><twBEL>sram1_bw&lt;0&gt;</twBEL></twPathDel><twLogDel>2.632</twLogDel><twRouteDel>1.428</twRouteDel><twTotDel>4.060</twTotDel><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.221</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram1_bw&lt;3&gt;</twDest><twClkDel>-0.213</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>3.992</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram1_bw&lt;3&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_bw&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.386</twRouteDel><twTotDel>-0.213</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram1_bw&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X0Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>AF28.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>AF28.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.244</twDelInfo><twComp>sram1_bw&lt;3&gt;</twComp><twBEL>sram1_bw_3_OBUF</twBEL><twBEL>sram1_bw&lt;3&gt;</twBEL></twPathDel><twLogDel>2.614</twLogDel><twRouteDel>1.378</twRouteDel><twTotDel>3.992</twTotDel><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.226</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram1_we</twDest><twClkDel>-0.213</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>3.987</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram1_we</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_we</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.386</twRouteDel><twTotDel>-0.213</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram1_we</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X0Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>AE28.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>AE28.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>sram1_we</twComp><twBEL>sram1_we_OBUF</twBEL><twBEL>sram1_we</twBEL></twPathDel><twLogDel>2.612</twLogDel><twRouteDel>1.375</twRouteDel><twTotDel>3.987</twTotDel><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1bb89b40"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.731</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.269</twSlack><twSrc BELType="PAD">sram1_data&lt;16&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16</twDest><twClkDel>-0.894</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;16&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram1_data&lt;16&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>sram1_data&lt;16&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>AB33.PAD</twSrcSite><twPathDel><twSite>AB33.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.837</twDelInfo><twComp>sram1_data&lt;16&gt;</twComp><twBEL>sram1_data&lt;16&gt;</twBEL><twBEL>sram1_data_16_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16</twBEL></twPathDel><twLogDel>0.837</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AB33.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.774</twRouteDel><twTotDel>-0.894</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.271</twSlack><twSrc BELType="PAD">sram1_data&lt;17&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17</twDest><twClkDel>-0.887</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;17&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram1_data&lt;17&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>sram1_data&lt;17&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>AB34.PAD</twSrcSite><twPathDel><twSite>AB34.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.842</twDelInfo><twComp>sram1_data&lt;17&gt;</twComp><twBEL>sram1_data&lt;17&gt;</twBEL><twBEL>sram1_data_17_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AB34.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.781</twRouteDel><twTotDel>-0.887</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.274</twSlack><twSrc BELType="PAD">sram1_data&lt;13&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13</twDest><twClkDel>-0.884</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;13&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram1_data&lt;13&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>sram1_data&lt;13&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>AA34.PAD</twSrcSite><twPathDel><twSite>AA34.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.842</twDelInfo><twComp>sram1_data&lt;13&gt;</twComp><twBEL>sram1_data&lt;13&gt;</twBEL><twBEL>sram1_data_13_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AA34.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>-0.884</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x198e15b0"><twConstName UCFConstName="TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER &quot;core_clk&quot;  ;">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.299</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.701</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35</twSrc><twDest BELType="PAD">sram1_data&lt;35&gt;</twDest><twClkDel>-0.003</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;35&gt;</twClkDest><twDataDel>2.302</twDataDel><twDataSrc>sram1_data&lt;35&gt;</twDataSrc><twDataDest>sram1_data&lt;35&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_data&lt;35&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AK34.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.596</twRouteDel><twTotDel>-0.003</twTotDel></twClkPath><twDataPath maxSiteLen="8"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35</twSrc><twDest BELType='PAD'>sram1_data&lt;35&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>AK34.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>AK34.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.302</twDelInfo><twComp>sram1_data&lt;35&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35</twBEL><twBEL>sram1_data_35_IOBUF/OBUFT</twBEL><twBEL>sram1_data&lt;35&gt;</twBEL></twPathDel><twLogDel>2.302</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.302</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.704</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31</twSrc><twDest BELType="PAD">sram1_data&lt;31&gt;</twDest><twClkDel>-0.002</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;31&gt;</twClkDest><twDataDel>2.298</twDataDel><twDataSrc>sram1_data&lt;31&gt;</twDataSrc><twDataDest>sram1_data&lt;31&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_data&lt;31&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AJ34.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.597</twRouteDel><twTotDel>-0.002</twTotDel></twClkPath><twDataPath maxSiteLen="8"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31</twSrc><twDest BELType='PAD'>sram1_data&lt;31&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>AJ34.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>AJ34.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.298</twDelInfo><twComp>sram1_data&lt;31&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31</twBEL><twBEL>sram1_data_31_IOBUF/OBUFT</twBEL><twBEL>sram1_data&lt;31&gt;</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.298</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.706</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34</twSrc><twDest BELType="PAD">sram1_data&lt;34&gt;</twDest><twClkDel>-0.003</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram1_data&lt;34&gt;</twClkDest><twDataDel>2.297</twDataDel><twDataSrc>sram1_data&lt;34&gt;</twDataSrc><twDataDest>sram1_data&lt;34&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram1_data&lt;34&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>AK33.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.596</twRouteDel><twTotDel>-0.003</twTotDel></twClkPath><twDataPath maxSiteLen="8"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34</twSrc><twDest BELType='PAD'>sram1_data&lt;34&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>AK33.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>AK33.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.297</twDelInfo><twComp>sram1_data&lt;34&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34</twBEL><twBEL>sram1_data_34_IOBUF/OBUFT</twBEL><twBEL>sram1_data&lt;34&gt;</twBEL></twPathDel><twLogDel>2.297</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.297</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x1a08c978"><twConstName UCFConstName="TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER &quot;core_clk&quot;  ;">TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.892</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.108</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram2_bw&lt;0&gt;</twDest><twClkDel>-0.213</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>4.105</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram2_bw&lt;0&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_bw&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.386</twRouteDel><twTotDel>-0.213</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram2_bw&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X0Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>N34.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>N34.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.277</twDelInfo><twComp>sram2_bw&lt;0&gt;</twComp><twBEL>sram2_bw_0_OBUF</twBEL><twBEL>sram2_bw&lt;0&gt;</twBEL></twPathDel><twLogDel>2.647</twLogDel><twRouteDel>1.458</twRouteDel><twTotDel>4.105</twTotDel><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.141</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram2_bw&lt;1&gt;</twDest><twClkDel>-0.213</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>4.072</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram2_bw&lt;1&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_bw&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.386</twRouteDel><twTotDel>-0.213</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram2_bw&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X0Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>P28.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>P28.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>sram2_bw&lt;1&gt;</twComp><twBEL>sram2_bw_1_OBUF</twBEL><twBEL>sram2_bw&lt;1&gt;</twBEL></twPathDel><twLogDel>2.603</twLogDel><twRouteDel>1.469</twRouteDel><twTotDel>4.072</twTotDel><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>0.247</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType="PAD">sram2_bw&lt;3&gt;</twDest><twClkDel>-0.213</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twClkDest><twDataDel>3.966</twDataDel><twDataSrc>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDataSrc><twDataDest>sram2_bw&lt;3&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_bw&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.386</twRouteDel><twTotDel>-0.213</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twSrc><twDest BELType='PAD'>sram2_bw&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>SLICE_X0Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twBEL></twPathDel><twPathDel><twSite>P30.O1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.350</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1</twComp></twPathDel><twPathDel><twSite>P30.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.246</twDelInfo><twComp>sram2_bw&lt;3&gt;</twComp><twBEL>sram2_bw_3_OBUF</twBEL><twBEL>sram2_bw&lt;3&gt;</twBEL></twPathDel><twLogDel>2.616</twLogDel><twRouteDel>1.350</twRouteDel><twTotDel>3.966</twTotDel><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1bb8aad0"><twConstName UCFConstName="TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE &quot;cpci_clk&quot;  ;">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.734</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.266</twSlack><twSrc BELType="PAD">sram2_data&lt;26&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62</twDest><twClkDel>-0.894</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;26&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram2_data&lt;26&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>sram2_data&lt;26&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62</twDest><twLogLvls>0</twLogLvls><twSrcSite>R34.PAD</twSrcSite><twPathDel><twSite>R34.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.840</twDelInfo><twComp>sram2_data&lt;26&gt;</twComp><twBEL>sram2_data&lt;26&gt;</twBEL><twBEL>sram2_data_26_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62</twBEL></twPathDel><twLogDel>0.840</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>R34.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.774</twRouteDel><twTotDel>-0.894</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.280</twSlack><twSrc BELType="PAD">sram2_data&lt;20&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56</twDest><twClkDel>-0.887</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;20&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram2_data&lt;20&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>sram2_data&lt;20&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56</twDest><twLogLvls>0</twLogLvls><twSrcSite>T33.PAD</twSrcSite><twPathDel><twSite>T33.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.833</twDelInfo><twComp>sram2_data&lt;20&gt;</twComp><twBEL>sram2_data&lt;20&gt;</twBEL><twBEL>sram2_data_20_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>T33.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.781</twRouteDel><twTotDel>-0.887</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.291</twSlack><twSrc BELType="PAD">sram2_data&lt;35&gt;</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71</twDest><twClkDel>-0.878</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;35&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>sram2_data&lt;35&gt;</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>sram2_data&lt;35&gt;</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71</twDest><twLogLvls>0</twLogLvls><twSrcSite>V33.PAD</twSrcSite><twPathDel><twSite>V33.ICLK1</twSite><twDelType>Tiopick</twDelType><twDelInfo twEdge="twFalling">0.831</twDelInfo><twComp>sram2_data&lt;35&gt;</twComp><twBEL>sram2_data&lt;35&gt;</twBEL><twBEL>sram2_data_35_IOBUF/IBUF</twBEL><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71</twBEL></twPathDel><twLogDel>0.831</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>V33.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>-0.878</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x18c45050"><twConstName UCFConstName="TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER &quot;core_clk&quot;  ;">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.283</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.717</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43</twSrc><twDest BELType="PAD">sram2_data&lt;7&gt;</twDest><twClkDel>-0.004</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;7&gt;</twClkDest><twDataDel>2.287</twDataDel><twDataSrc>sram2_data&lt;7&gt;</twDataSrc><twDataDest>sram2_data&lt;7&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_data&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>G32.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.595</twRouteDel><twTotDel>-0.004</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43</twSrc><twDest BELType='PAD'>sram2_data&lt;7&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>G32.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>G32.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>sram2_data&lt;7&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43</twBEL><twBEL>sram2_data_7_IOBUF/OBUFT</twBEL><twBEL>sram2_data&lt;7&gt;</twBEL></twPathDel><twLogDel>2.287</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.287</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.726</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44</twSrc><twDest BELType="PAD">sram2_data&lt;8&gt;</twDest><twClkDel>-0.004</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;8&gt;</twClkDest><twDataDel>2.278</twDataDel><twDataSrc>sram2_data&lt;8&gt;</twDataSrc><twDataDest>sram2_data&lt;8&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_data&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>G31.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.595</twRouteDel><twTotDel>-0.004</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44</twSrc><twDest BELType='PAD'>sram2_data&lt;8&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>G31.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>G31.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.278</twDelInfo><twComp>sram2_data&lt;8&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44</twBEL><twBEL>sram2_data_8_IOBUF/OBUFT</twBEL><twBEL>sram2_data&lt;8&gt;</twBEL></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.278</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>1.757</twSlack><twSrc BELType="FF">nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41</twSrc><twDest BELType="PAD">sram2_data&lt;5&gt;</twDest><twClkDel>-0.063</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>sram2_data&lt;5&gt;</twClkDest><twDataDel>2.306</twDataDel><twDataSrc>sram2_data&lt;5&gt;</twDataSrc><twDataDest>sram2_data&lt;5&gt;</twDataDest><twOff>4.000</twOff><twOffSrc>core_clk</twOffSrc><twOffDest>sram2_data&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.419</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>G34.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>11776</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.599</twLogDel><twRouteDel>3.536</twRouteDel><twTotDel>-0.063</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41</twSrc><twDest BELType='PAD'>sram2_data&lt;5&gt;</twDest><twLogLvls>0</twLogLvls><twSrcSite>G34.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>G34.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>sram2_data&lt;5&gt;</twComp><twBEL>nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41</twBEL><twBEL>sram2_data_5_IOBUF/OBUFT</twBEL><twBEL>sram2_data&lt;5&gt;</twBEL></twPathDel><twLogDel>2.306</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.306</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twUnmetConstCnt>1</twUnmetConstCnt><twDataSheet twNameLen="21"><twSUH2ClkList twDestWidth = "14" twPhaseWidth = "12"><twDest>core_clk</twDest><twSUH2Clk ><twSrc>sram1_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.724</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.828</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.716</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.819</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.712</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.812</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.704</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.807</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.694</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.798</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.689</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.693</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.814</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.715</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.725</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.831</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.726</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.830</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.702</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.731</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.837</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.833</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.603</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.567</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.570</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.647</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.606</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.688</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.617</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.621</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.626</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.715</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.567</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.645</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.577</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.563</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.564</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.569</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;32&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.577</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.654</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;33&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.579</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.656</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;34&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.569</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;35&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.574</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.648</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.620</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.600</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.591</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.613</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.616</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.699</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.712</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.623</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.705</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.560</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.551</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.628</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.597</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.605</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.690</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.616</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.614</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.585</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.589</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.673</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.592</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.598</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.680</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.781</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.824</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.696</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.693</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.734</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.840</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.691</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.700</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.679</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.782</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;32&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.787</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;33&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.692</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;34&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.697</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;35&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.812</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList twDestWidth = "21" twPhaseWidth = "12"><twDest>cpci_clk</twDest><twSUH2Clk ><twSrc>cpci_addr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.861</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.260</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.863</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.796</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.864</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.264</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.865</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.788</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.712</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.801</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.159</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.044</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.677</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.049</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.726</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;20&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.718</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;21&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;22&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;23&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;24&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.777</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;25&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr&lt;26&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.661</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.633</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.670</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.667</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.736</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.113</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.769</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.137</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.713</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.787</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_rd_wr_L</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_req</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.665</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.663</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.730</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.107</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.639</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.669</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.035</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.724</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.659</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.024</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.025</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.658</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.662</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.687</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.698</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.039</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.683</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.690</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.055</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.064</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.679</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.671</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.648</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.010</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.644</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.653</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.014</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.715</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.722</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id&lt;0&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.673</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.043</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id&lt;1&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id&lt;2&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id&lt;3&gt;</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.692</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_q_nearly_full_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.676</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_vld_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.065</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.962</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.970</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.564</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.974</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.978</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.572</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.982</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.987</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.992</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.997</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.993</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.977</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.569</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.971</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.961</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.552</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.960</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.984</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.578</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.955</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.957</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.083</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.736</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.082</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.080</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.695</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.069</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.065</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.060</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.672</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.056</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.668</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.109</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.728</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.123</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.122</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;32&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.109</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;33&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.107</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;34&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data&lt;35&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.112</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.066</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.086</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.095</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.073</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.056</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.671</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.063</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.678</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.126</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;8&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.135</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;9&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.058</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;10&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.089</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.701</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;11&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.081</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;12&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;13&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.072</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;14&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.101</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;15&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.097</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.710</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;16&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.094</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;17&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.088</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;18&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.008</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.602</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;19&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.012</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.606</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;20&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.966</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.559</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;21&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.981</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;22&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.990</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;23&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.993</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;24&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;25&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;26&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.952</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;27&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.998</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.592</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;28&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.995</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;29&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.986</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;30&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.981</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;31&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.007</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;32&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;33&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.994</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;34&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.989</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data&lt;35&gt;</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.977</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.571</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList twDestWidth = "14" twPhaseWidth = "12"><twSrc>core_clk</twSrc><twClk2Out  twOutPad = "sram1_addr&lt;0&gt;" twMinTime = "1.176" twMinEdge ="twRising" twMaxTime = "2.193" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;1&gt;" twMinTime = "1.177" twMinEdge ="twRising" twMaxTime = "2.194" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;2&gt;" twMinTime = "1.176" twMinEdge ="twRising" twMaxTime = "2.190" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;3&gt;" twMinTime = "1.181" twMinEdge ="twRising" twMaxTime = "2.195" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;4&gt;" twMinTime = "1.202" twMinEdge ="twRising" twMaxTime = "2.218" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;5&gt;" twMinTime = "1.228" twMinEdge ="twRising" twMaxTime = "2.254" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;6&gt;" twMinTime = "1.234" twMinEdge ="twRising" twMaxTime = "2.260" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;7&gt;" twMinTime = "1.192" twMinEdge ="twRising" twMaxTime = "2.209" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;8&gt;" twMinTime = "1.174" twMinEdge ="twRising" twMaxTime = "2.191" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;9&gt;" twMinTime = "1.083" twMinEdge ="twRising" twMaxTime = "2.079" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;10&gt;" twMinTime = "1.076" twMinEdge ="twRising" twMaxTime = "2.074" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;11&gt;" twMinTime = "1.056" twMinEdge ="twRising" twMaxTime = "2.053" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;12&gt;" twMinTime = "1.071" twMinEdge ="twRising" twMaxTime = "2.069" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;13&gt;" twMinTime = "1.083" twMinEdge ="twRising" twMaxTime = "2.080" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;14&gt;" twMinTime = "1.171" twMinEdge ="twRising" twMaxTime = "2.188" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;15&gt;" twMinTime = "1.173" twMinEdge ="twRising" twMaxTime = "2.190" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;16&gt;" twMinTime = "1.183" twMinEdge ="twRising" twMaxTime = "2.200" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;17&gt;" twMinTime = "1.188" twMinEdge ="twRising" twMaxTime = "2.205" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;18&gt;" twMinTime = "1.088" twMinEdge ="twRising" twMaxTime = "2.085" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;0&gt;" twMinTime = "2.493" twMinEdge ="twRising" twMaxTime = "3.847" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;1&gt;" twMinTime = "2.299" twMinEdge ="twRising" twMaxTime = "3.601" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;2&gt;" twMinTime = "2.131" twMinEdge ="twRising" twMaxTime = "3.389" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;3&gt;" twMinTime = "2.435" twMinEdge ="twRising" twMaxTime = "3.779" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;0&gt;" twMinTime = "1.013" twMinEdge ="twRising" twMaxTime = "2.077" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;1&gt;" twMinTime = "1.013" twMinEdge ="twRising" twMaxTime = "2.078" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;2&gt;" twMinTime = "0.989" twMinEdge ="twRising" twMaxTime = "2.052" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;3&gt;" twMinTime = "0.984" twMinEdge ="twRising" twMaxTime = "2.047" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;4&gt;" twMinTime = "1.005" twMinEdge ="twRising" twMaxTime = "2.070" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;5&gt;" twMinTime = "0.997" twMinEdge ="twRising" twMaxTime = "2.062" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;6&gt;" twMinTime = "0.992" twMinEdge ="twRising" twMaxTime = "2.057" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;7&gt;" twMinTime = "0.977" twMinEdge ="twRising" twMaxTime = "2.041" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;8&gt;" twMinTime = "0.972" twMinEdge ="twRising" twMaxTime = "2.036" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;9&gt;" twMinTime = "0.982" twMinEdge ="twRising" twMaxTime = "2.046" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;10&gt;" twMinTime = "0.986" twMinEdge ="twRising" twMaxTime = "2.049" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;11&gt;" twMinTime = "0.992" twMinEdge ="twRising" twMaxTime = "2.055" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;12&gt;" twMinTime = "0.994" twMinEdge ="twRising" twMaxTime = "2.056" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;13&gt;" twMinTime = "1.015" twMinEdge ="twRising" twMaxTime = "2.079" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;14&gt;" twMinTime = "0.995" twMinEdge ="twRising" twMaxTime = "2.060" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;15&gt;" twMinTime = "1.000" twMinEdge ="twRising" twMaxTime = "2.065" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;16&gt;" twMinTime = "1.000" twMinEdge ="twRising" twMaxTime = "2.062" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;17&gt;" twMinTime = "1.012" twMinEdge ="twRising" twMaxTime = "2.076" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;18&gt;" twMinTime = "1.130" twMinEdge ="twRising" twMaxTime = "2.215" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;19&gt;" twMinTime = "1.148" twMinEdge ="twRising" twMaxTime = "2.239" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;20&gt;" twMinTime = "1.151" twMinEdge ="twRising" twMaxTime = "2.242" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;21&gt;" twMinTime = "1.131" twMinEdge ="twRising" twMaxTime = "2.217" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;22&gt;" twMinTime = "1.133" twMinEdge ="twRising" twMaxTime = "2.219" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;23&gt;" twMinTime = "1.136" twMinEdge ="twRising" twMaxTime = "2.221" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;24&gt;" twMinTime = "1.140" twMinEdge ="twRising" twMaxTime = "2.225" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;25&gt;" twMinTime = "1.129" twMinEdge ="twRising" twMaxTime = "2.212" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;26&gt;" twMinTime = "1.133" twMinEdge ="twRising" twMaxTime = "2.216" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;27&gt;" twMinTime = "1.156" twMinEdge ="twRising" twMaxTime = "2.246" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;28&gt;" twMinTime = "1.166" twMinEdge ="twRising" twMaxTime = "2.256" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;29&gt;" twMinTime = "1.152" twMinEdge ="twRising" twMaxTime = "2.242" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;30&gt;" twMinTime = "1.197" twMinEdge ="twRising" twMaxTime = "2.291" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;31&gt;" twMinTime = "1.202" twMinEdge ="twRising" twMaxTime = "2.296" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;32&gt;" twMinTime = "1.162" twMinEdge ="twRising" twMaxTime = "2.253" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;33&gt;" twMinTime = "1.164" twMinEdge ="twRising" twMaxTime = "2.255" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;34&gt;" twMinTime = "1.200" twMinEdge ="twRising" twMaxTime = "2.294" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;35&gt;" twMinTime = "1.205" twMinEdge ="twRising" twMaxTime = "2.299" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "2.431" twMinEdge ="twRising" twMaxTime = "3.774" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;0&gt;" twMinTime = "1.692" twMinEdge ="twRising" twMaxTime = "2.846" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;1&gt;" twMinTime = "1.881" twMinEdge ="twRising" twMaxTime = "3.079" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;2&gt;" twMinTime = "1.996" twMinEdge ="twRising" twMaxTime = "3.223" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;3&gt;" twMinTime = "1.657" twMinEdge ="twRising" twMaxTime = "2.810" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;4&gt;" twMinTime = "1.789" twMinEdge ="twRising" twMaxTime = "2.973" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;5&gt;" twMinTime = "1.675" twMinEdge ="twRising" twMaxTime = "2.827" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;6&gt;" twMinTime = "1.994" twMinEdge ="twRising" twMaxTime = "3.223" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;7&gt;" twMinTime = "2.001" twMinEdge ="twRising" twMaxTime = "3.233" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;8&gt;" twMinTime = "1.837" twMinEdge ="twRising" twMaxTime = "3.012" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;9&gt;" twMinTime = "1.994" twMinEdge ="twRising" twMaxTime = "3.224" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;10&gt;" twMinTime = "1.794" twMinEdge ="twRising" twMaxTime = "2.968" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;11&gt;" twMinTime = "1.836" twMinEdge ="twRising" twMaxTime = "3.010" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;12&gt;" twMinTime = "2.126" twMinEdge ="twRising" twMaxTime = "3.376" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;13&gt;" twMinTime = "1.798" twMinEdge ="twRising" twMaxTime = "2.972" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;14&gt;" twMinTime = "1.818" twMinEdge ="twRising" twMaxTime = "2.993" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;15&gt;" twMinTime = "2.013" twMinEdge ="twRising" twMaxTime = "3.243" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;16&gt;" twMinTime = "1.682" twMinEdge ="twRising" twMaxTime = "2.837" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;17&gt;" twMinTime = "1.811" twMinEdge ="twRising" twMaxTime = "2.997" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;18&gt;" twMinTime = "1.882" twMinEdge ="twRising" twMaxTime = "3.085" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;0&gt;" twMinTime = "2.532" twMinEdge ="twRising" twMaxTime = "3.892" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;1&gt;" twMinTime = "2.497" twMinEdge ="twRising" twMaxTime = "3.859" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;2&gt;" twMinTime = "2.338" twMinEdge ="twRising" twMaxTime = "3.659" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;3&gt;" twMinTime = "2.415" twMinEdge ="twRising" twMaxTime = "3.753" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;0&gt;" twMinTime = "1.129" twMinEdge ="twRising" twMaxTime = "2.213" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;1&gt;" twMinTime = "1.123" twMinEdge ="twRising" twMaxTime = "2.208" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;2&gt;" twMinTime = "1.114" twMinEdge ="twRising" twMaxTime = "2.199" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;3&gt;" twMinTime = "1.132" twMinEdge ="twRising" twMaxTime = "2.217" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;4&gt;" twMinTime = "1.135" twMinEdge ="twRising" twMaxTime = "2.220" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;5&gt;" twMinTime = "1.157" twMinEdge ="twRising" twMaxTime = "2.243" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;6&gt;" twMinTime = "1.150" twMinEdge ="twRising" twMaxTime = "2.236" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;7&gt;" twMinTime = "1.189" twMinEdge ="twRising" twMaxTime = "2.283" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;8&gt;" twMinTime = "1.180" twMinEdge ="twRising" twMaxTime = "2.274" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;9&gt;" twMinTime = "1.123" twMinEdge ="twRising" twMaxTime = "2.205" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;10&gt;" twMinTime = "1.100" twMinEdge ="twRising" twMaxTime = "2.183" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;11&gt;" twMinTime = "1.108" twMinEdge ="twRising" twMaxTime = "2.191" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;12&gt;" twMinTime = "1.125" twMinEdge ="twRising" twMaxTime = "2.209" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;13&gt;" twMinTime = "1.133" twMinEdge ="twRising" twMaxTime = "2.218" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;14&gt;" twMinTime = "1.100" twMinEdge ="twRising" twMaxTime = "2.184" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;15&gt;" twMinTime = "1.104" twMinEdge ="twRising" twMaxTime = "2.188" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;16&gt;" twMinTime = "1.119" twMinEdge ="twRising" twMaxTime = "2.205" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;17&gt;" twMinTime = "1.125" twMinEdge ="twRising" twMaxTime = "2.211" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;18&gt;" twMinTime = "0.975" twMinEdge ="twRising" twMaxTime = "2.040" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;19&gt;" twMinTime = "0.975" twMinEdge ="twRising" twMaxTime = "2.040" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;20&gt;" twMinTime = "1.003" twMinEdge ="twRising" twMaxTime = "2.067" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;21&gt;" twMinTime = "0.998" twMinEdge ="twRising" twMaxTime = "2.063" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;22&gt;" twMinTime = "0.989" twMinEdge ="twRising" twMaxTime = "2.054" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;23&gt;" twMinTime = "0.982" twMinEdge ="twRising" twMaxTime = "2.046" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;24&gt;" twMinTime = "0.973" twMinEdge ="twRising" twMaxTime = "2.037" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;25&gt;" twMinTime = "0.967" twMinEdge ="twRising" twMaxTime = "2.031" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;26&gt;" twMinTime = "1.003" twMinEdge ="twRising" twMaxTime = "2.065" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;27&gt;" twMinTime = "0.985" twMinEdge ="twRising" twMaxTime = "2.050" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;28&gt;" twMinTime = "0.992" twMinEdge ="twRising" twMaxTime = "2.058" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;29&gt;" twMinTime = "1.001" twMinEdge ="twRising" twMaxTime = "2.067" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;30&gt;" twMinTime = "1.006" twMinEdge ="twRising" twMaxTime = "2.071" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;31&gt;" twMinTime = "0.980" twMinEdge ="twRising" twMaxTime = "2.045" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;32&gt;" twMinTime = "0.985" twMinEdge ="twRising" twMaxTime = "2.050" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;33&gt;" twMinTime = "0.993" twMinEdge ="twRising" twMaxTime = "2.059" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;34&gt;" twMinTime = "0.998" twMinEdge ="twRising" twMaxTime = "2.064" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;35&gt;" twMinTime = "1.010" twMinEdge ="twRising" twMaxTime = "2.075" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "1.074" twMinEdge ="twRising" twMaxTime = "2.070" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList twDestWidth = "21" twPhaseWidth = "12"><twSrc>cpci_clk</twSrc><twClk2Out  twOutPad = "cpci_data&lt;0&gt;" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;1&gt;" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;2&gt;" twMinTime = "3.812" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;3&gt;" twMinTime = "3.820" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;4&gt;" twMinTime = "3.833" twMinEdge ="twRising" twMaxTime = "4.619" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;5&gt;" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.616" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;6&gt;" twMinTime = "3.828" twMinEdge ="twRising" twMaxTime = "4.609" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;7&gt;" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;8&gt;" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;9&gt;" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;10&gt;" twMinTime = "3.780" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;11&gt;" twMinTime = "3.783" twMinEdge ="twRising" twMaxTime = "4.559" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;12&gt;" twMinTime = "3.794" twMinEdge ="twRising" twMaxTime = "4.567" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;13&gt;" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.565" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;14&gt;" twMinTime = "3.791" twMinEdge ="twRising" twMaxTime = "4.564" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;15&gt;" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;16&gt;" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.560" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;17&gt;" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.551" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;18&gt;" twMinTime = "3.767" twMinEdge ="twRising" twMaxTime = "4.543" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;19&gt;" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;20&gt;" twMinTime = "3.770" twMinEdge ="twRising" twMaxTime = "4.539" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;21&gt;" twMinTime = "3.741" twMinEdge ="twRising" twMaxTime = "4.516" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;22&gt;" twMinTime = "3.748" twMinEdge ="twRising" twMaxTime = "4.523" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;23&gt;" twMinTime = "3.753" twMinEdge ="twRising" twMaxTime = "4.524" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;24&gt;" twMinTime = "3.755" twMinEdge ="twRising" twMaxTime = "4.526" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;25&gt;" twMinTime = "3.750" twMinEdge ="twRising" twMaxTime = "4.518" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;26&gt;" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.550" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;27&gt;" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "4.514" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;28&gt;" twMinTime = "3.735" twMinEdge ="twRising" twMaxTime = "4.503" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;29&gt;" twMinTime = "3.738" twMinEdge ="twRising" twMaxTime = "4.506" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;30&gt;" twMinTime = "3.732" twMinEdge ="twRising" twMaxTime = "4.498" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data&lt;31&gt;" twMinTime = "3.646" twMinEdge ="twRising" twMaxTime = "4.400" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_rd_rdy" twMinTime = "3.907" twMinEdge ="twRising" twMaxTime = "4.627" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_wr_rdy" twMinTime = "3.930" twMinEdge ="twRising" twMaxTime = "4.650" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;0&gt;" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.566" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;1&gt;" twMinTime = "3.844" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;2&gt;" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;3&gt;" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;4&gt;" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.558" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;5&gt;" twMinTime = "3.822" twMinEdge ="twRising" twMaxTime = "4.610" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;6&gt;" twMinTime = "3.834" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;7&gt;" twMinTime = "3.831" twMinEdge ="twRising" twMaxTime = "4.618" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;8&gt;" twMinTime = "3.827" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;9&gt;" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;10&gt;" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;11&gt;" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.631" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;12&gt;" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;13&gt;" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.633" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;14&gt;" twMinTime = "3.849" twMinEdge ="twRising" twMaxTime = "4.636" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;15&gt;" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;16&gt;" twMinTime = "3.871" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;17&gt;" twMinTime = "3.881" twMinEdge ="twRising" twMaxTime = "4.669" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;18&gt;" twMinTime = "3.855" twMinEdge ="twRising" twMaxTime = "4.643" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;19&gt;" twMinTime = "3.864" twMinEdge ="twRising" twMaxTime = "4.652" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;20&gt;" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.655" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;21&gt;" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.664" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;22&gt;" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;23&gt;" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;24&gt;" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.682" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;25&gt;" twMinTime = "3.898" twMinEdge ="twRising" twMaxTime = "4.689" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;26&gt;" twMinTime = "3.868" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;27&gt;" twMinTime = "3.875" twMinEdge ="twRising" twMaxTime = "4.666" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;28&gt;" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;29&gt;" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.668" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;30&gt;" twMinTime = "3.838" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data&lt;31&gt;" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack&lt;0&gt;" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.605" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack&lt;1&gt;" twMinTime = "3.877" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_q_nearly_full_n2c" twMinTime = "3.921" twMinEdge ="twRising" twMaxTime = "4.641" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_vld_n2c" twMinTime = "3.885" twMinEdge ="twRising" twMaxTime = "4.598" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;0&gt;" twMinTime = "3.862" twMinEdge ="twRising" twMaxTime = "4.576" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;1&gt;" twMinTime = "3.863" twMinEdge ="twRising" twMaxTime = "4.577" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;2&gt;" twMinTime = "3.862" twMinEdge ="twRising" twMaxTime = "4.573" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;3&gt;" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.578" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;4&gt;" twMinTime = "3.888" twMinEdge ="twRising" twMaxTime = "4.601" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;5&gt;" twMinTime = "3.914" twMinEdge ="twRising" twMaxTime = "4.637" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;6&gt;" twMinTime = "3.920" twMinEdge ="twRising" twMaxTime = "4.643" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;7&gt;" twMinTime = "3.878" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;8&gt;" twMinTime = "3.860" twMinEdge ="twRising" twMaxTime = "4.574" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;9&gt;" twMinTime = "3.769" twMinEdge ="twRising" twMaxTime = "4.462" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;10&gt;" twMinTime = "3.762" twMinEdge ="twRising" twMaxTime = "4.457" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;11&gt;" twMinTime = "3.742" twMinEdge ="twRising" twMaxTime = "4.436" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;12&gt;" twMinTime = "3.757" twMinEdge ="twRising" twMaxTime = "4.452" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;13&gt;" twMinTime = "3.769" twMinEdge ="twRising" twMaxTime = "4.463" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;14&gt;" twMinTime = "3.857" twMinEdge ="twRising" twMaxTime = "4.571" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;15&gt;" twMinTime = "3.859" twMinEdge ="twRising" twMaxTime = "4.573" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;16&gt;" twMinTime = "3.869" twMinEdge ="twRising" twMaxTime = "4.583" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;17&gt;" twMinTime = "3.874" twMinEdge ="twRising" twMaxTime = "4.588" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr&lt;18&gt;" twMinTime = "3.774" twMinEdge ="twRising" twMaxTime = "4.468" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;0&gt;" twMinTime = "5.179" twMinEdge ="twRising" twMaxTime = "6.230" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;1&gt;" twMinTime = "4.985" twMinEdge ="twRising" twMaxTime = "5.984" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;2&gt;" twMinTime = "4.817" twMinEdge ="twRising" twMaxTime = "5.772" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw&lt;3&gt;" twMinTime = "5.121" twMinEdge ="twRising" twMaxTime = "6.162" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;0&gt;" twMinTime = "3.699" twMinEdge ="twRising" twMaxTime = "4.460" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;1&gt;" twMinTime = "3.699" twMinEdge ="twRising" twMaxTime = "4.461" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;2&gt;" twMinTime = "3.675" twMinEdge ="twRising" twMaxTime = "4.435" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;3&gt;" twMinTime = "3.670" twMinEdge ="twRising" twMaxTime = "4.430" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;4&gt;" twMinTime = "3.691" twMinEdge ="twRising" twMaxTime = "4.453" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;5&gt;" twMinTime = "3.683" twMinEdge ="twRising" twMaxTime = "4.445" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;6&gt;" twMinTime = "3.678" twMinEdge ="twRising" twMaxTime = "4.440" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;7&gt;" twMinTime = "3.663" twMinEdge ="twRising" twMaxTime = "4.424" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;8&gt;" twMinTime = "3.658" twMinEdge ="twRising" twMaxTime = "4.419" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;9&gt;" twMinTime = "3.668" twMinEdge ="twRising" twMaxTime = "4.429" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;10&gt;" twMinTime = "3.672" twMinEdge ="twRising" twMaxTime = "4.432" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;11&gt;" twMinTime = "3.678" twMinEdge ="twRising" twMaxTime = "4.438" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;12&gt;" twMinTime = "3.680" twMinEdge ="twRising" twMaxTime = "4.439" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;13&gt;" twMinTime = "3.701" twMinEdge ="twRising" twMaxTime = "4.462" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;14&gt;" twMinTime = "3.681" twMinEdge ="twRising" twMaxTime = "4.443" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;15&gt;" twMinTime = "3.686" twMinEdge ="twRising" twMaxTime = "4.448" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;16&gt;" twMinTime = "3.686" twMinEdge ="twRising" twMaxTime = "4.445" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;17&gt;" twMinTime = "3.698" twMinEdge ="twRising" twMaxTime = "4.459" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;18&gt;" twMinTime = "3.816" twMinEdge ="twRising" twMaxTime = "4.598" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;19&gt;" twMinTime = "3.834" twMinEdge ="twRising" twMaxTime = "4.622" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;20&gt;" twMinTime = "3.837" twMinEdge ="twRising" twMaxTime = "4.625" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;21&gt;" twMinTime = "3.817" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;22&gt;" twMinTime = "3.819" twMinEdge ="twRising" twMaxTime = "4.602" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;23&gt;" twMinTime = "3.822" twMinEdge ="twRising" twMaxTime = "4.604" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;24&gt;" twMinTime = "3.826" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;25&gt;" twMinTime = "3.815" twMinEdge ="twRising" twMaxTime = "4.595" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;26&gt;" twMinTime = "3.819" twMinEdge ="twRising" twMaxTime = "4.599" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;27&gt;" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;28&gt;" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;29&gt;" twMinTime = "3.838" twMinEdge ="twRising" twMaxTime = "4.625" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;30&gt;" twMinTime = "3.883" twMinEdge ="twRising" twMaxTime = "4.674" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;31&gt;" twMinTime = "3.888" twMinEdge ="twRising" twMaxTime = "4.679" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;32&gt;" twMinTime = "3.848" twMinEdge ="twRising" twMaxTime = "4.636" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;33&gt;" twMinTime = "3.850" twMinEdge ="twRising" twMaxTime = "4.638" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;34&gt;" twMinTime = "3.886" twMinEdge ="twRising" twMaxTime = "4.677" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data&lt;35&gt;" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.682" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "5.117" twMinEdge ="twRising" twMaxTime = "6.157" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;0&gt;" twMinTime = "4.378" twMinEdge ="twRising" twMaxTime = "5.229" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;1&gt;" twMinTime = "4.567" twMinEdge ="twRising" twMaxTime = "5.462" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;2&gt;" twMinTime = "4.682" twMinEdge ="twRising" twMaxTime = "5.606" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;3&gt;" twMinTime = "4.343" twMinEdge ="twRising" twMaxTime = "5.193" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;4&gt;" twMinTime = "4.475" twMinEdge ="twRising" twMaxTime = "5.356" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;5&gt;" twMinTime = "4.361" twMinEdge ="twRising" twMaxTime = "5.210" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;6&gt;" twMinTime = "4.680" twMinEdge ="twRising" twMaxTime = "5.606" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;7&gt;" twMinTime = "4.687" twMinEdge ="twRising" twMaxTime = "5.616" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;8&gt;" twMinTime = "4.523" twMinEdge ="twRising" twMaxTime = "5.395" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;9&gt;" twMinTime = "4.680" twMinEdge ="twRising" twMaxTime = "5.607" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;10&gt;" twMinTime = "4.480" twMinEdge ="twRising" twMaxTime = "5.351" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;11&gt;" twMinTime = "4.522" twMinEdge ="twRising" twMaxTime = "5.393" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;12&gt;" twMinTime = "4.812" twMinEdge ="twRising" twMaxTime = "5.759" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;13&gt;" twMinTime = "4.484" twMinEdge ="twRising" twMaxTime = "5.355" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;14&gt;" twMinTime = "4.504" twMinEdge ="twRising" twMaxTime = "5.376" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;15&gt;" twMinTime = "4.699" twMinEdge ="twRising" twMaxTime = "5.626" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;16&gt;" twMinTime = "4.368" twMinEdge ="twRising" twMaxTime = "5.220" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;17&gt;" twMinTime = "4.497" twMinEdge ="twRising" twMaxTime = "5.380" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr&lt;18&gt;" twMinTime = "4.568" twMinEdge ="twRising" twMaxTime = "5.468" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;0&gt;" twMinTime = "5.218" twMinEdge ="twRising" twMaxTime = "6.275" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;1&gt;" twMinTime = "5.183" twMinEdge ="twRising" twMaxTime = "6.242" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;2&gt;" twMinTime = "5.024" twMinEdge ="twRising" twMaxTime = "6.042" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw&lt;3&gt;" twMinTime = "5.101" twMinEdge ="twRising" twMaxTime = "6.136" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;0&gt;" twMinTime = "3.815" twMinEdge ="twRising" twMaxTime = "4.596" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;1&gt;" twMinTime = "3.809" twMinEdge ="twRising" twMaxTime = "4.591" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;2&gt;" twMinTime = "3.800" twMinEdge ="twRising" twMaxTime = "4.582" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;3&gt;" twMinTime = "3.818" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;4&gt;" twMinTime = "3.821" twMinEdge ="twRising" twMaxTime = "4.603" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;5&gt;" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.626" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;6&gt;" twMinTime = "3.836" twMinEdge ="twRising" twMaxTime = "4.619" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;7&gt;" twMinTime = "3.875" twMinEdge ="twRising" twMaxTime = "4.666" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;8&gt;" twMinTime = "3.866" twMinEdge ="twRising" twMaxTime = "4.657" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;9&gt;" twMinTime = "3.809" twMinEdge ="twRising" twMaxTime = "4.588" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;10&gt;" twMinTime = "3.786" twMinEdge ="twRising" twMaxTime = "4.566" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;11&gt;" twMinTime = "3.794" twMinEdge ="twRising" twMaxTime = "4.574" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;12&gt;" twMinTime = "3.811" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;13&gt;" twMinTime = "3.819" twMinEdge ="twRising" twMaxTime = "4.601" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;14&gt;" twMinTime = "3.786" twMinEdge ="twRising" twMaxTime = "4.567" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;15&gt;" twMinTime = "3.790" twMinEdge ="twRising" twMaxTime = "4.571" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;16&gt;" twMinTime = "3.805" twMinEdge ="twRising" twMaxTime = "4.588" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;17&gt;" twMinTime = "3.811" twMinEdge ="twRising" twMaxTime = "4.594" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;18&gt;" twMinTime = "3.661" twMinEdge ="twRising" twMaxTime = "4.423" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;19&gt;" twMinTime = "3.661" twMinEdge ="twRising" twMaxTime = "4.423" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;20&gt;" twMinTime = "3.689" twMinEdge ="twRising" twMaxTime = "4.450" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;21&gt;" twMinTime = "3.684" twMinEdge ="twRising" twMaxTime = "4.446" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;22&gt;" twMinTime = "3.675" twMinEdge ="twRising" twMaxTime = "4.437" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;23&gt;" twMinTime = "3.668" twMinEdge ="twRising" twMaxTime = "4.429" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;24&gt;" twMinTime = "3.659" twMinEdge ="twRising" twMaxTime = "4.420" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;25&gt;" twMinTime = "3.653" twMinEdge ="twRising" twMaxTime = "4.414" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;26&gt;" twMinTime = "3.689" twMinEdge ="twRising" twMaxTime = "4.448" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;27&gt;" twMinTime = "3.671" twMinEdge ="twRising" twMaxTime = "4.433" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;28&gt;" twMinTime = "3.678" twMinEdge ="twRising" twMaxTime = "4.441" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;29&gt;" twMinTime = "3.687" twMinEdge ="twRising" twMaxTime = "4.450" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;30&gt;" twMinTime = "3.692" twMinEdge ="twRising" twMaxTime = "4.454" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;31&gt;" twMinTime = "3.666" twMinEdge ="twRising" twMaxTime = "4.428" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;32&gt;" twMinTime = "3.671" twMinEdge ="twRising" twMaxTime = "4.433" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;33&gt;" twMinTime = "3.679" twMinEdge ="twRising" twMaxTime = "4.442" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;34&gt;" twMinTime = "3.684" twMinEdge ="twRising" twMaxTime = "4.447" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data&lt;35&gt;" twMinTime = "3.696" twMinEdge ="twRising" twMaxTime = "4.458" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "3.760" twMinEdge ="twRising" twMaxTime = "4.453" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList twDestWidth = "8"><twDest>core_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>9.677</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>9.677</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "8"><twDest>cpci_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>9.677</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>9.677</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "7"><twDest>gtx_clk</twDest><twClk2SU><twSrc>gtx_clk</twSrc><twRiseRise>7.544</twRiseRise><twRiseFall>2.139</twRiseFall><twFallFall>1.678</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_0_rxc</twDest><twClk2SU><twSrc>rgmii_0_rxc</twSrc><twRiseRise>6.694</twRiseRise><twFallRise>1.119</twFallRise><twFallFall>1.324</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_1_rxc</twDest><twClk2SU><twSrc>rgmii_1_rxc</twSrc><twRiseRise>6.845</twRiseRise><twFallRise>1.325</twFallRise><twFallFall>1.986</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_2_rxc</twDest><twClk2SU><twSrc>rgmii_2_rxc</twSrc><twRiseRise>7.253</twRiseRise><twFallRise>1.325</twFallRise><twFallFall>1.633</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_3_rxc</twDest><twClk2SU><twSrc>rgmii_3_rxc</twSrc><twRiseRise>6.923</twRiseRise><twFallRise>2.888</twFallRise><twFallFall>1.568</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable twDestWidth = "13" twMinSlack = "5.370" twMaxSlack = "5.600" twRelSkew = "0.230" ><twConstName>TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_data&lt;0&gt;" twSlack = "4.629" twRelSkew = "0.229" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;1&gt;" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;2&gt;" twSlack = "4.600" twRelSkew = "0.200" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;3&gt;" twSlack = "4.608" twRelSkew = "0.208" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;4&gt;" twSlack = "4.619" twRelSkew = "0.219" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;5&gt;" twSlack = "4.616" twRelSkew = "0.216" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;6&gt;" twSlack = "4.609" twRelSkew = "0.209" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;7&gt;" twSlack = "4.611" twRelSkew = "0.211" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;8&gt;" twSlack = "4.630" twRelSkew = "0.230" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;9&gt;" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;10&gt;" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;11&gt;" twSlack = "4.559" twRelSkew = "0.159" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;12&gt;" twSlack = "4.567" twRelSkew = "0.167" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;13&gt;" twSlack = "4.565" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;14&gt;" twSlack = "4.564" twRelSkew = "0.164" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;15&gt;" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;16&gt;" twSlack = "4.560" twRelSkew = "0.160" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;17&gt;" twSlack = "4.551" twRelSkew = "0.151" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;18&gt;" twSlack = "4.543" twRelSkew = "0.143" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;19&gt;" twSlack = "4.555" twRelSkew = "0.155" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;20&gt;" twSlack = "4.539" twRelSkew = "0.139" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;21&gt;" twSlack = "4.516" twRelSkew = "0.116" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;22&gt;" twSlack = "4.523" twRelSkew = "0.123" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;23&gt;" twSlack = "4.524" twRelSkew = "0.124" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;24&gt;" twSlack = "4.526" twRelSkew = "0.126" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;25&gt;" twSlack = "4.518" twRelSkew = "0.118" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;26&gt;" twSlack = "4.550" twRelSkew = "0.150" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;27&gt;" twSlack = "4.514" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;28&gt;" twSlack = "4.503" twRelSkew = "0.103" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;29&gt;" twSlack = "4.506" twRelSkew = "0.106" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;30&gt;" twSlack = "4.498" twRelSkew = "0.098" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data&lt;31&gt;" twSlack = "4.400" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "11" twMinSlack = "3.350" twMaxSlack = "3.373" twRelSkew = "0.023" ><twConstName>TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_rd_rdy" twSlack = "4.627" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_wr_rdy" twSlack = "4.650" twRelSkew = "0.023" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "21" twMinSlack = "3.359" twMaxSlack = "3.408" twRelSkew = "0.049" ><twConstName>TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_op_code_ack&lt;0&gt;" twSlack = "4.605" twRelSkew = "0.013" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_op_code_ack&lt;1&gt;" twSlack = "4.592" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_q_nearly_full_n2c" twSlack = "4.641" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_vld_n2c" twSlack = "4.598" twRelSkew = "0.006" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "2.311" twMaxSlack = "2.445" twRelSkew = "0.134" ><twConstName>TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_data&lt;0&gt;" twSlack = "4.566" twRelSkew = "0.011" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;1&gt;" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;2&gt;" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;3&gt;" twSlack = "4.555" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;4&gt;" twSlack = "4.558" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;5&gt;" twSlack = "4.610" twRelSkew = "0.055" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;6&gt;" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;7&gt;" twSlack = "4.618" twRelSkew = "0.063" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;8&gt;" twSlack = "4.608" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;9&gt;" twSlack = "4.611" twRelSkew = "0.056" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;10&gt;" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;11&gt;" twSlack = "4.631" twRelSkew = "0.076" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;12&gt;" twSlack = "4.629" twRelSkew = "0.074" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;13&gt;" twSlack = "4.633" twRelSkew = "0.078" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;14&gt;" twSlack = "4.636" twRelSkew = "0.081" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;15&gt;" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;16&gt;" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;17&gt;" twSlack = "4.669" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;18&gt;" twSlack = "4.643" twRelSkew = "0.088" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;19&gt;" twSlack = "4.652" twRelSkew = "0.097" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;20&gt;" twSlack = "4.655" twRelSkew = "0.100" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;21&gt;" twSlack = "4.664" twRelSkew = "0.109" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;22&gt;" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;23&gt;" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;24&gt;" twSlack = "4.682" twRelSkew = "0.127" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;25&gt;" twSlack = "4.689" twRelSkew = "0.134" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;26&gt;" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;27&gt;" twSlack = "4.666" twRelSkew = "0.111" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;28&gt;" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;29&gt;" twSlack = "4.668" twRelSkew = "0.113" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;30&gt;" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data&lt;31&gt;" twSlack = "4.628" twRelSkew = "0.073" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.153" twMaxSlack = "1.947" twRelSkew = "1.794" ><twConstName>TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_addr&lt;0&gt;" twSlack = "2.193" twRelSkew = "0.140" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;1&gt;" twSlack = "2.194" twRelSkew = "0.141" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;2&gt;" twSlack = "2.190" twRelSkew = "0.137" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;3&gt;" twSlack = "2.195" twRelSkew = "0.142" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;4&gt;" twSlack = "2.218" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;5&gt;" twSlack = "2.254" twRelSkew = "0.201" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;6&gt;" twSlack = "2.260" twRelSkew = "0.207" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;7&gt;" twSlack = "2.209" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;8&gt;" twSlack = "2.191" twRelSkew = "0.138" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;9&gt;" twSlack = "2.079" twRelSkew = "0.026" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;10&gt;" twSlack = "2.074" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;11&gt;" twSlack = "2.053" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;12&gt;" twSlack = "2.069" twRelSkew = "0.016" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;13&gt;" twSlack = "2.080" twRelSkew = "0.027" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;14&gt;" twSlack = "2.188" twRelSkew = "0.135" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;15&gt;" twSlack = "2.190" twRelSkew = "0.137" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;16&gt;" twSlack = "2.200" twRelSkew = "0.147" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;17&gt;" twSlack = "2.205" twRelSkew = "0.152" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr&lt;18&gt;" twSlack = "2.085" twRelSkew = "0.032" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw&lt;0&gt;" twSlack = "3.847" twRelSkew = "1.794" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw&lt;1&gt;" twSlack = "3.601" twRelSkew = "1.548" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw&lt;2&gt;" twSlack = "3.389" twRelSkew = "1.336" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw&lt;3&gt;" twSlack = "3.779" twRelSkew = "1.726" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_we" twSlack = "3.774" twRelSkew = "1.721" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "1.701" twMaxSlack = "1.964" twRelSkew = "0.263" ><twConstName>TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_data&lt;0&gt;" twSlack = "2.077" twRelSkew = "0.041" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;1&gt;" twSlack = "2.078" twRelSkew = "0.042" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;2&gt;" twSlack = "2.052" twRelSkew = "0.016" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;3&gt;" twSlack = "2.047" twRelSkew = "0.011" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;4&gt;" twSlack = "2.070" twRelSkew = "0.034" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;5&gt;" twSlack = "2.062" twRelSkew = "0.026" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;6&gt;" twSlack = "2.057" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;7&gt;" twSlack = "2.041" twRelSkew = "0.005" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;8&gt;" twSlack = "2.036" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;9&gt;" twSlack = "2.046" twRelSkew = "0.010" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;10&gt;" twSlack = "2.049" twRelSkew = "0.013" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;11&gt;" twSlack = "2.055" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;12&gt;" twSlack = "2.056" twRelSkew = "0.020" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;13&gt;" twSlack = "2.079" twRelSkew = "0.043" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;14&gt;" twSlack = "2.060" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;15&gt;" twSlack = "2.065" twRelSkew = "0.029" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;16&gt;" twSlack = "2.062" twRelSkew = "0.026" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;17&gt;" twSlack = "2.076" twRelSkew = "0.040" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;18&gt;" twSlack = "2.215" twRelSkew = "0.179" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;19&gt;" twSlack = "2.239" twRelSkew = "0.203" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;20&gt;" twSlack = "2.242" twRelSkew = "0.206" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;21&gt;" twSlack = "2.217" twRelSkew = "0.181" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;22&gt;" twSlack = "2.219" twRelSkew = "0.183" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;23&gt;" twSlack = "2.221" twRelSkew = "0.185" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;24&gt;" twSlack = "2.225" twRelSkew = "0.189" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;25&gt;" twSlack = "2.212" twRelSkew = "0.176" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;26&gt;" twSlack = "2.216" twRelSkew = "0.180" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;27&gt;" twSlack = "2.246" twRelSkew = "0.210" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;28&gt;" twSlack = "2.256" twRelSkew = "0.220" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;29&gt;" twSlack = "2.242" twRelSkew = "0.206" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;30&gt;" twSlack = "2.291" twRelSkew = "0.255" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;31&gt;" twSlack = "2.296" twRelSkew = "0.260" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;32&gt;" twSlack = "2.253" twRelSkew = "0.217" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;33&gt;" twSlack = "2.255" twRelSkew = "0.219" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;34&gt;" twSlack = "2.294" twRelSkew = "0.258" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data&lt;35&gt;" twSlack = "2.299" twRelSkew = "0.263" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.108" twMaxSlack = "1.930" twRelSkew = "1.822" ><twConstName>TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_addr&lt;0&gt;" twSlack = "2.846" twRelSkew = "0.776" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;1&gt;" twSlack = "3.079" twRelSkew = "1.009" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;2&gt;" twSlack = "3.223" twRelSkew = "1.153" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;3&gt;" twSlack = "2.810" twRelSkew = "0.740" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;4&gt;" twSlack = "2.973" twRelSkew = "0.903" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;5&gt;" twSlack = "2.827" twRelSkew = "0.757" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;6&gt;" twSlack = "3.223" twRelSkew = "1.153" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;7&gt;" twSlack = "3.233" twRelSkew = "1.163" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;8&gt;" twSlack = "3.012" twRelSkew = "0.942" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;9&gt;" twSlack = "3.224" twRelSkew = "1.154" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;10&gt;" twSlack = "2.968" twRelSkew = "0.898" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;11&gt;" twSlack = "3.010" twRelSkew = "0.940" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;12&gt;" twSlack = "3.376" twRelSkew = "1.306" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;13&gt;" twSlack = "2.972" twRelSkew = "0.902" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;14&gt;" twSlack = "2.993" twRelSkew = "0.923" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;15&gt;" twSlack = "3.243" twRelSkew = "1.173" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;16&gt;" twSlack = "2.837" twRelSkew = "0.767" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;17&gt;" twSlack = "2.997" twRelSkew = "0.927" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr&lt;18&gt;" twSlack = "3.085" twRelSkew = "1.015" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw&lt;0&gt;" twSlack = "3.892" twRelSkew = "1.822" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw&lt;1&gt;" twSlack = "3.859" twRelSkew = "1.789" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw&lt;2&gt;" twSlack = "3.659" twRelSkew = "1.589" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw&lt;3&gt;" twSlack = "3.753" twRelSkew = "1.683" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_we" twSlack = "2.070" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "1.717" twMaxSlack = "1.969" twRelSkew = "0.252" ><twConstName>TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_data&lt;0&gt;" twSlack = "2.213" twRelSkew = "0.182" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;1&gt;" twSlack = "2.208" twRelSkew = "0.177" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;2&gt;" twSlack = "2.199" twRelSkew = "0.168" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;3&gt;" twSlack = "2.217" twRelSkew = "0.186" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;4&gt;" twSlack = "2.220" twRelSkew = "0.189" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;5&gt;" twSlack = "2.243" twRelSkew = "0.212" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;6&gt;" twSlack = "2.236" twRelSkew = "0.205" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;7&gt;" twSlack = "2.283" twRelSkew = "0.252" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;8&gt;" twSlack = "2.274" twRelSkew = "0.243" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;9&gt;" twSlack = "2.205" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;10&gt;" twSlack = "2.183" twRelSkew = "0.152" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;11&gt;" twSlack = "2.191" twRelSkew = "0.160" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;12&gt;" twSlack = "2.209" twRelSkew = "0.178" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;13&gt;" twSlack = "2.218" twRelSkew = "0.187" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;14&gt;" twSlack = "2.184" twRelSkew = "0.153" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;15&gt;" twSlack = "2.188" twRelSkew = "0.157" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;16&gt;" twSlack = "2.205" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;17&gt;" twSlack = "2.211" twRelSkew = "0.180" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;18&gt;" twSlack = "2.040" twRelSkew = "0.009" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;19&gt;" twSlack = "2.040" twRelSkew = "0.009" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;20&gt;" twSlack = "2.067" twRelSkew = "0.036" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;21&gt;" twSlack = "2.063" twRelSkew = "0.032" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;22&gt;" twSlack = "2.054" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;23&gt;" twSlack = "2.046" twRelSkew = "0.015" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;24&gt;" twSlack = "2.037" twRelSkew = "0.006" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;25&gt;" twSlack = "2.031" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;26&gt;" twSlack = "2.065" twRelSkew = "0.034" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;27&gt;" twSlack = "2.050" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;28&gt;" twSlack = "2.058" twRelSkew = "0.027" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;29&gt;" twSlack = "2.067" twRelSkew = "0.036" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;30&gt;" twSlack = "2.071" twRelSkew = "0.040" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;31&gt;" twSlack = "2.045" twRelSkew = "0.014" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;32&gt;" twSlack = "2.050" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;33&gt;" twSlack = "2.059" twRelSkew = "0.028" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;34&gt;" twSlack = "2.064" twRelSkew = "0.033" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data&lt;35&gt;" twSlack = "2.075" twRelSkew = "0.044" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum><twErrCnt>942</twErrCnt><twScore>392410</twScore><twConstCov><twPathCnt>3467291</twPathCnt><twNetCnt>24</twNetCnt><twConnCnt>162222</twConnCnt></twConstCov><twStats><twMinPer>9.677</twMinPer><twFootnote number="1" /><twMaxFreq>103.338</twMaxFreq><twMaxFromToDel>2.888</twMaxFromToDel><twMaxNetDel>6.083</twMaxNetDel><twMinInBeforeClk>2.865</twMinInBeforeClk><twMinOutAfterClk>4.689</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov  1 17:24:35 2013 </twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 730 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
