Fitter Status : Successful - Wed Apr 23 07:17:44 2025
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : CP
Top-level Entity Name : MICROPROCESSOR
Family : Stratix II
Device : EP2S15F672C3
Timing Models : Final
Logic utilization : 4 %
    Combinational ALUTs : 292 / 12,480 ( 2 % )
    Dedicated logic registers : 350 / 12,480 ( 3 % )
Total registers : 350
Total pins : 328 / 367 ( 89 % )
Total virtual pins : 0
Total block memory bits : 7,680 / 419,328 ( 2 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
