set ::env(PDK) {gf180mcuC}
set ::env(PDKPATH) {/usr/local/google/home/sachinnadig/MixedSignal_ENV/silicon-env/share/pdk/gf180mcuC}
set ::env(STD_CELL_LIBRARY) {gf180mcu_fd_sc_mcu7t5v0}
set ::env(SCLPATH) {/usr/local/google/home/sachinnadig/MixedSignal_ENV/silicon-env/share/pdk/gf180mcuC/gf180mcu_fd_sc_mcu7t5v0}
set ::env(DESIGN_DIR) {/usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital}
set ::env(DESIGN_NAME) {top}
set ::env(VERILOG_FILES) {/usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/top.v}
set ::env(VERILOG_FILES_BLACKBOX) {/usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/../TopLevel_oscillator.v}
set ::env(EXTRA_LEFS) {/usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/../TopLevel_oscillator.lef}
set ::env(EXTRA_GDS_FILES) {/usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/../TopLevel_oscillator.gds}
set ::env(CLOCK_TREE_SYNTH) {0}
set ::env(CLOCK_PORT) {}
set ::env(DESIGN_IS_CORE) {0}
set ::env(MACRO_PLACEMENT_CFG) {/usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/macro.cfg}
set ::env(FP_PDN_ENABLE_MACROS_GRID) {1}
set ::env(FP_PDN_MACRO_HOOKS) {osc0 VDD VSS VP GND}
set ::env(FP_SIZING) {absolute}
set ::env(DIE_AREA) {0 0 200 200}
set ::env(PL_TARGET_DENSITY) {0.5}
set ::env(SYNTH_BUFFERING) {0}
set ::env(RSZ_DONT_TOUCH_RX) {osc_out}
