pgd_val	,	F_7
phys0	,	V_6
mmu_get_base	,	F_6
DIV_ROUND_UP	,	F_19
is_global_space	,	F_3
__global_lock2	,	F_12
stride	,	V_11
mem_size	,	V_28
metag_out32	,	F_14
META_MEMORY_BASE	,	V_32
"local"	,	L_3
MMCU_TXG_TABLE_PHYSX_OFFSET	,	V_24
_PAGE_DIRTY	,	V_43
pages	,	V_29
__builtin_meta2_cacherd	,	F_9
pr_warn	,	F_13
PAGE_MASK	,	V_10
_PAGE_ACCESSED	,	V_44
phys_addr	,	V_37
offset	,	V_3
LINSYSMEMTXG_OFFSET	,	V_14
repriv_mmu_tables	,	F_11
flush_tlb_all	,	F_26
phys0_addr	,	V_16
cpu	,	V_2
_PAGE_PRIV	,	V_22
pte_val	,	F_24
linear_base	,	V_4
_PAGE_PRESENT	,	V_21
second_level_table	,	V_31
SECOND_LEVEL_ALIGN	,	V_36
SECOND_LEVEL_MASK	,	V_42
mmu_read_second_level_page	,	F_8
entry	,	V_8
PGDIR_SHIFT	,	V_9
pgd_offset_k	,	F_21
"Fixing priv protection on T%d %s MMU table region\n"	,	L_1
PGDIR_SIZE	,	V_35
_PAGE_KERNEL	,	V_47
mmu_phys0_addr	,	F_5
PAGE_OFFSET	,	V_13
mmu_init	,	F_17
linear_limit	,	V_5
PTRS_PER_PGD	,	V_33
flags	,	V_20
__global_unlock2	,	F_15
vaddr	,	V_1
pgd	,	V_7
CONFIG_KERNEL_4M_PAGES	,	F_18
swapper_pg_dir	,	V_48
hard_processor_id	,	F_2
LINSYSMEMTnX_STRIDE	,	V_12
FIRST_LEVEL_MASK	,	V_40
pgd_t	,	T_1
mmu_resume	,	F_16
pgd_entry	,	V_34
metag_in32	,	F_4
p_swapper_pg_dir	,	V_27
addr	,	V_26
second_level_phys	,	V_38
alloc_bootmem_pages	,	F_22
pte	,	V_39
"global"	,	L_2
_PAGE_CACHEABLE	,	V_46
g	,	V_17
LINSYSMEMT0L_BASE	,	V_15
MMCU_TnX_TABLE_PHYSX_STRIDE	,	V_23
_PAGE_SZ_4M	,	V_41
mmu_phys1_addr	,	F_10
_PAGE_WRITE	,	V_45
MMCU_T0LOCAL_TABLE_PHYS0	,	V_18
pgd_index	,	F_20
load_pgd	,	F_25
mmu_syscore_ops	,	V_49
t	,	V_19
pte_t	,	T_3
__init	,	T_2
mmu_read_first_level_page	,	F_1
second_level_entry	,	V_30
mem_end	,	V_25
__pa	,	F_23
register_syscore_ops	,	F_27
