xpm_cdc.sv,systemverilog,xpm,../opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_memory.sv,systemverilog,xpm,../opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
CLK_WIZ_IP_clk_wiz.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/CLK_WIZ_IP/CLK_WIZ_IP_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
CLK_WIZ_IP.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/CLK_WIZ_IP/CLK_WIZ_IP.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
