// Seed: 2695489774
module module_0 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2
);
  wire id_4;
  final $unsigned(90);
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd27,
    parameter id_17 = 32'd65
) (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri id_3,
    input tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8,
    input tri1 id_9,
    input wand id_10,
    input supply1 _id_11,
    input tri0 id_12,
    input tri1 id_13,
    output wand id_14,
    output wor id_15,
    input tri0 id_16,
    input supply0 _id_17,
    input wand id_18,
    input wire id_19
);
  wire [id_11  ==  -1 : id_17] id_21;
  wire id_22;
  module_0 modCall_1 (
      id_16,
      id_1,
      id_14
  );
  assign modCall_1.id_1 = 0;
  assign id_2 = 1;
endmodule
