.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000101100000000000001000000000
000000000000000011000000000000100000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000001001000011000000000000000000000000000000
000000000000000000000000010101000001000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001100000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000100010010000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001111000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 2 1
000000000000000111100111100000000001000000001000000000
000000000000000000100000000000001011000000000000001000
000000000000000111000000000101000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000010000111100000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100011110011000000000000001000000000
000010000000000000100011010000001010000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000000011000000000000101000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001110000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000111000011100000001101000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110100001100001000000001000000000
000000000000001111000011110000001011000000000000000000
000000000000000101100000000101100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001110000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000001000000000000000000001010000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001100000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000010000000100000
000000000000000000000011100000001101000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000101100000000010000000100000
000000000000000000000000000000100000000000000001000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010001011101100000001000000000000
000000000000000011000100001111010000001000000000000000
000000000000000001000000001111101010000011100000000000
000000000000000000100000000011101101000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110011000001100000000000000000000
000000000000000000000011001111000000000100000000000000

.logic_tile 7 1
000000000000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000111111110010110010000000000
000000000000100000000000000011101101010010000000000000
010000000000001000000111100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000000000000011111001110000111000000000000
000000000000000000000010001101010000000100000000000001
000000000000000011100111000000001010000100000100000001
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111111110000011000000000001
000000000000000000000000001011101100100001100000000000
000000000000000001100111001011001101010011100000000000
000000000000000000000000000111011111000011110000000000
000000000000001011100111000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.logic_tile 8 1
000000000000001000000000000111100000000000001000000000
000000000000000101000000000000100000000000000000001000
111000000000001000000000000001000001000000001000000000
000000000000000001000000000000001011000000000000000000
110000000000000000000110001101101000001100110000000000
110000000000000000000000000101100000110011000000000000
000000000000000001100000000011000000000010000100000000
000000000000001101000011100000100000000000000000000001
000000000000000000000000010111111010001100110000000000
000000000000000000000010000000110000110011000000000000
000000000000000000000000010101000000000010000000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000011001000000000000010000100000001
000000000000000000000000000001000000000000000000000000
000000000000000000000000011011100000000001000010000000
000000000000000000000010100101100000000000000000000000

.logic_tile 9 1
000000000000001000000000000011100000000000000100000001
000000000000000001000000000000100000000001000001000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000001101000000000000001001000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000001000000001000000010100000000001000000001000000000
000000000000001111000110110000001100000000000000010000
000000000000000111100000000011100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000111000000000001000001000000001000000000
000000000000000000000010110000101000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000101000010000000001001000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000001111001000000011100000000010
000000000000000111000000001101001010000011110000000001

.logic_tile 2 2
000000000000000000000000000001100000000000001000000000
000010000000000000000000000000101100000000000000010000
000000001110000000000010100001100000000000001000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001111000011100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001111000010110000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000001111000110000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001010000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000111100010100001000001000000001000000000
000000000000000000000100000000001001000000000000010000
000001000000000101000000010101100000000000001000000000
000010000000000000100011100000000000000000000000000000
000000000000000101000011100000000000000000001000000000
000000000000000000100100000000001010000000000000000000
000000000000010011100000000000000000000000001000000000
000000000001110000100000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000011100000000000001000000000
000001000000001111000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 5 2
000000000000000000000000000111111100000000000110100000
000000000000000000000000000000110000000001000001100000
111000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001000001110001100110000000000
000000000000000001000000001001000000110011000000000000
000000000000000000000000010011000001000000000100000100
000000000000000000000010000000001101000001000000000110

.logic_tile 6 2
000000000000000101000110000101111000100001000000000000
000000000000000000100000000101101011110101100000000000
000000000000000101000000011000001010010010100000000000
000000000000000101100010001101011000010000100000000000
000000000000000101000010100101101000010000000010000000
000000000000001101100100000000111010000000010000000000
000000000000000101000110001101000000000010100000000000
000000000000001101000010110001101010000001000000000000
000000000000000000000000001000000001000000000000000000
000000000000000000000000001101001000000010000000000000
000000000001010101100000001101111001000110100010000000
000000000000100000000000000001011100010110100000000000
000000000000000001100000000001011010000000000000000000
000000000000000000000000000000010000000001000000000000
000000000000000000000000001111011001001001010000000000
000000001110000000000000000001011010000001010000000000

.logic_tile 7 2
000000000000001001100110100011011100000010000000000000
000000000000000101000000001011001010000000000000000000
000000000000000000000000010111011111011001100000000000
000000000000000000000010001011001111101110010000000000
000000000000000111100000010000000001000010000000000000
000000000000000000100010001111001110000000000000000000
000010100000000000000000000111011100011111110000000000
000001000000000000000000001101011001011110100000000000
000000000000000101100010111101011110101111010000000000
000000000000000000000110101001111110011111010000000000
000000000000000101100000000000001110000100100000000000
000000001100000000000010110000011110000000000000000000
000000000000000101000010100111000001000000010000000000
000000000000001101100100001111001110000000000000000000
000000000000000101000000000001000000000011100000000000
000000000000000000100010110001001110000000100000000001

.logic_tile 8 2
000000000000000000000010100000001100010000000000000000
000000000000000000000000000000001111000000000000000000
111000000000000101000000000011100000000010000110000000
000000000000000000100010100000100000000000000000000000
110001000000000000000000000011000000000010000110000000
110000000000000000000000000000100000000000000000000101
000001000000000000000000001111000000000001000000000000
000000100000000000000000000001000000000000000000000000
000000000000000001100110100001100000000000000000000010
000000000000000000000000000111000000000010000000000000
000000000000000000000000010000000000000010000110000100
000000000010000000000010100000001111000000000010000000
000000000001010011100110011111101000001000000000000000
000000000000000000100010101001010000000000000000000100
000001000000001000000000001001100000000010000000000000
000010101100001001000000000111101001000000000000000000

.logic_tile 9 2
000000000000000101100000010001100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000001100010110001100001000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000001101100110011000001001001100110000000000
000000000000000001000011100101001011110011000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101111000001100110000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101100000000010000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011000000000010000000100001
000000000000000000000000000000100000000000000000000001
000000000000001111000000000101000000000010000000000000
000000000000000111100000000000000000000000000010000000
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000000000000000000010000000
000000000001000000000010100000000001000010000000000001
000000000000010000000010100000001111000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001011001110000000000000000000
000000000000000000000010101011111000000000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000001101000000000000001000111100001000000000
000000000000001111100000000000000000111100000010010000
000000000000000101000011101101101011000000000000000000
000000000000001101100100000101101111000000100000000000
000000100000000101000000000000000001000010000010100000
000000000000001101100000000000001000000000000000000000
000000000000000000000010100000000001000010000010100000
000000000000001111000110110000001011000000000000000000
000000000000000000000000000001100000000010000010000000
000000000010000000000000000000000000000000000000000000
000010100000010000000000000000000000000010000000000001
000001000000100000000000000001000000000000000000100000
000000000000000000000000000001111011000010000000000000
000000000000000000000000000001111000000000000000000001
000000000000000000000000010000000000000010000000000000
000000000000000000000011000101000000000000000000100001

.ramb_tile 3 3
010000000000000000000000000000000000000000
001010010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000100000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000010000000000000000010000000001000111100001000000000
000001000000000000000000000000000000111100000001010000
000000000000000111100011101000000000000010000010000000
000000000000000000000000000001000000000000000001000000
000000000000001111100000001000001110000000000000000000
000000000000001001100000000101000000000010000000000000
000000000000001111100110001000000000000010000010000000
000000000000001111100100000101000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000101011001000000000010000000
000000000000001001000000000101011011000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000010100000000000000000000000000000000000001000000000
000001000000001101000010110000001101000000000000001000
111000000000001000000000000101100000000000001000000000
000000000000001001000000000000000000000000000000000000
010010100000000000000010010111001000001100111100000000
110001001100000000000110010000100000110011000000000000
000000000000100101000000000111001000001100111100000000
000000000000000000100000000000100000110011000000000000
000000000000001101000010110111101000001100110100000000
000000000000000111100110100000000000110011000000000000
000000000000000000000000000000000000000000100000000100
000000000000000000000000001011001100000000000000000001
000000000000010000000110010111001011101001010000000000
000000000000100111000010000011011000010000000000000000
000000000000001000000000000001001000000100000000000000
000000000000000001000000000000010000001001000001000000

.logic_tile 6 3
000000000000000000000010101001101111010110110000100000
000000000000000000000110111001011101001001010000000010
111000000000001101100000001001111101010110100000000000
000000000000000101000010110101011000011001010000000010
110000000000001000000110110111001110001100110100000000
110000000000000001000010100000010000110011000000100000
000000000000000000000000001011101101010101000000100000
000000000000001101000000000011111000101010110000000010
000000000000000000000110010101001100000010000000000000
000000000000000000000010000000010000000000000000000000
000000000010000101000000001011101000001011100000000000
000000000000000000100010110001111011000011110000000010
000000000000000000000111010001101001000011100000000000
000000000001001111000010001101011101100011110000000010
000000000000000000000000000011100001000000000000000000
000000000000000000000000000000101000000000010010000010

.logic_tile 7 3
000000000000000111000110000011111010000000000000000000
000000000000001101000010010000101101001000000000000000
111000000000001101000110100001111100000111110000000000
000000000000000001000010111001001000011111110000000000
010001000000000101100010110101111110101001010000000000
010000100000000101000011101011001000001001010000000000
000000000000000101100110011101011011000000000000000000
000000000000000101000110101101001000000010000010000001
000000000000001000000000010000011110010110000100000000
000000000000000001000010010000011110000000000000000000
000000000000000000000110001101011000100000000000000000
000000000000000001000100001001111110010110100000000000
000000001000001001100110001111111000110100000000000000
000000000000000001000000000001011100010100000000000000
000000000000001000000000010111011010110100010000000000
000000000000001001000010001101111010111100000000100000

.logic_tile 8 3
000000000000000011100010101001001010101001000000000000
000000000000000000000111101011101101000110000000000000
111001000000001000000111011011111010100000000000000000
000010100000000101000111011001111010101001010000000000
110000000100001111100110101111011111110000010110000000
110000000000000101000000000101101001100000000000000000
000000000000000001100010110101011111010111100000000000
000000000000001111000111100101001011001011100000000000
000000001110000000000000000101111100010110110000000000
000000000000001101000011101001001011101111110000000000
000000000000000101100010010101011100000000000000000000
000000000000001001000011100000100000001000000000000000
000001000000000000000111101001001000111001110000000000
000010100000000000000010111111011100010100000000000000
000000000000001101100110001001111010101001000000000000
000000000000000101000000001011011000110110010000000000

.logic_tile 9 3
000000000000000000000110111111001100000110100000000000
000000000000000000000011111101101001000000010000000000
111000000000000011100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000001000000111100000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000101000110110000000000000000000000000000
000000000000000101000000011001101011000001000000000000
000000000000000000100011011001001111010111100000000000
000000000000000001100000001011101010111110100100000000
000000000000000000000011110101111001101101010000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000110001101101001000001000000000000
000000000000000000000000001101111100101001000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000001000000000000000000000000000001000000000
001000000000000011000000000000001000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111100111101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
001000000000000000000000000000100000110011000010000000
000000000000000101100000000011101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000010000000110110000001000001100111000000000
001000001110100000000010100000001100110011000000000000
000000000000000000000110110111001000001100111000000000
001000000000000000000010100000100000110011000000000000
000010100000001000000000000111001000001100111000000000
001001000000000101000000000000100000110011000000000000

.logic_tile 2 4
010000000100000000000000001111000000000000000100000000
001000000000000000000010000001000000000001000000000000
111000000000000000000000000101111000000000000100000000
000000000000001101000000000000000000000001000000000000
010000000000000000000000010000011011000100000100000001
101000000000000000000010100000011000000000000000000000
000000000000001101100110110001111010000100000100000001
001000001110000101000010100000010000000000000000000000
000000000000000000000000001101000000000000000100000000
001000000000000000000000000001100000000001000010000001
000010000000000000000000000001101110000100000100000000
001001000000000000000000000000000000000000000000000000
000001000000000101000000001111100000000000100110000000
001000000000001101100000000001101001000001000001000000
000000000000010000000000011000011000000000000100000000
001000000000100000000010000101000000000010000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 4 4
010000000000000000000011101001011010111111110110000000
001000000000000000000110100011111001101001110000000110
111000000000001101000111111011011000101111110100000000
000000000000001111100110001101111100111111110001000100
110000000000000000000010110111111010000010000000000000
111000000000001101000110110011001001000000000000000000
000000000000001111100010111101111010010110110100000000
001000000000000001100110010001101111111111110001000001
000000000000001111100000010000001010000100000000000000
001000000000000101000011000111000000000000000000000000
000000000000001000000000001111111000000000000000000001
001000000000000011000000001111001110000100000000000000
000000000000001111000011010001101111000110100000000000
001000001110000111100010100111111010001111110000000000
000000000000000011100000000101011000010110100110000000
001000000000000111000010000000111011100001010000000000

.logic_tile 5 4
010010100000101101100000001001000000000000000000000000
001001000001010101000011111011001011000010000010000001
111000000100010000000110000000001010010000000010100000
000000000000000000000000000000011011000000000000000000
010000000000000000000110100000011001000000000010000000
011010100000000000000010110001011011000100000000000000
000000000000000101000110100000000001000000100000000000
001000000000001101000010110011001100000010000000000100
000000000000000001000000001000001100000000000000000000
001010000000000000000000001111000000000100000000100000
000010101110000001100000011000000000000010000100000000
001001000001010000000010000011000000000000000000000000
000000000000000000000000001101101110000010000000000000
001000000000000000000010111101011000000000000000000000
000000000000000000000110101101100000000001000000000000
001000000000010000000000001101000000000000000001000000

.logic_tile 6 4
010000000000001000000110000000000000000000001000000000
001000000000001001000110100000001001000000000000001000
000000000000000000000010100101100001000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000101100000000101101000001100111000000000
001000000000000000000000000000101101110011000000000100
000000000000000101100000000111001001001100111000000000
001000000000000000000011100000101011110011000000000100
000000000000000000000000010111101001001100110000000100
001000000000000000000010010000001001110011000000000000
000000000000000000000000000000001010010000000000000000
001000000000000000000000000000001001000000000000100000
000000000000000000000110000000011010001100110000000100
001000000000000000000100001001010000110011000000000000
000000000000001000000000000001000001000000100001000000
001000000000001001000000000000001001000000000000100000

.logic_tile 7 4
010000000000000000000000000000011100010100100100000000
001000000000000000000010101001011110010000100000000000
111000000000001101000111000011001010100001010000000000
000000000000000001000100000011111010100000000000000000
110000000000001000000010101011000001000001010000000000
111000001010000001000000001011101111000010010000000000
000000000000000001100000011101111111010000110000000000
001000000000000001100010000101001110000000010001000000
000000000000100011000010110111111010100000000000000000
001000000001010000000111111101111101110000010000000000
000000000000000000000110000111111101100000000000000000
001000000000010001000110111111101001000000000000000000
000000000000000001100011100001100001000000100100000000
001000000000000000000110000000001000000001010010000000
000000000000001001100111000000000000000000000000000000
001000000000001111000011100000000000000000000000000000

.logic_tile 8 4
010000000000000001100000001011011001000111110000000000
001000001110000000000010011111111000101111110000000000
111000100000000111100011100000011110010110000100000000
000000000000001101100110110000001011000000000000000000
110010100000000101000110011001101100011110100000000000
111001000000000101000010001001111110011111110000000000
000000000000000000000011100011100000000001000100000000
001000000000000000000000000101100000000011000000000000
000000001000001000000110000111100001000000100000000000
001000001100001001000110100011101011000000110000000000
000000000000000000000000011001001100101001010000000000
001000000000000000000010000001101000010000000000000000
000010000000001001100111100011011000100000000000000000
001001000000000001000100001011111011110100000000000000
000000000000000001100110010000001010010110000100000000
001000000000000000000010100000001110000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000001110010010100100000000
001000000000000000000010110001011100000010100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000001000000000000000001000001100111000000000
001000000000001001000010110000001000110011000000010000
000000000000000001100000000000001001001100111000000000
000000000000000000100010110000001000110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001111110011000000000000
000000000000000000000010100000001000001100111000000000
001000000000000000000100000000001110110011000000000000
000000000000000000000000010000001001001100111000000000
001000000000000000000010100000001011110011000000000000
000000000000000000000000000011001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000001000000000000000001001001100111000000000
001000000000000101000000000000001001110011000000000000
000000000000000000000110100001001000001100110000000000
001000000000000000000000000000100000110011000000000000

.logic_tile 2 5
010000000000001101000010110111100000000000100100100000
001000000000000001000010100000001011000000000000000001
111000000000000101100110001001001100000100000000000000
000000000000001101000000001001001001000000000000000000
010000000000000101000110110001111110000000000110000000
101010000000000101100011010000000000000001000000000000
000000000000000101000010100101100000000000000000100000
001000000000000000000000000101000000000010000000000000
000000000000000001100000001111101010000110000000000000
001000000000000001000000000011111010000100000010000000
000000000000000000000000000111011010100000000000000000
001000000000001101000000000001111100000000000000000000
000000001100001000000110001111000001000001000000000000
001010000000001011000000000111001000000001010000000000
000000000000001001000000000001000001000000000100000001
001000000000000001000010000000101110000001000000100000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000101000000111101000000001000000000000000000
001000000001010001000111111001001110000000100000000000
111000000000000001000111110001111111000011100000000000
000000000000000000100110011111111111000010000000000000
010000000000000001100000000101100000000000000100000000
011000000000000000000010100000100000000001000000000000
000000000000000000000000010011011101000001000000000000
001000000000000000000010001101101101000010100000000000
000000000000000111100000010001111100000111000010000010
001000000000000000000011100101100000001111000000100000
000000000000000001100010001111000000000010000000000000
001000000000000001000000000111001001000000000000000000
000000000000000011100011100000000000000000000000000000
001000000000000000100110000000000000000000000000000010
000000000000000001000010011001001110000110100000000000
001000000000000001000010100001011100000000100000000000

.logic_tile 5 5
010000000000000001100010110101001000000000100000000000
001000000000000000000010100000111011100000010000000100
111000000000001011100000010101011000010000000000000000
000000000000001001100010011001111011000110100000000000
110010100000000000000110010101101100000000000010000000
111001000010000000000110010000100000001000000010000100
000000000001010000000000001001101010000000010000000000
001000000000100000000010101111011011000000000000000000
000000000000000001100000000001100000000000000100000000
001000000000000000100000000000000000000001000000000000
000000000000001000000000001001111110001001000000000000
001000000000000001000000001111011000000100000000000000
000000000000000000000111100000000001000010000000000000
001000000000000000000100001001001100000000000000000100
000000000000000000000110000101011000000100000000000000
001000000000000000000011111101111001000000000000000000

.logic_tile 6 5
010000000001010000000000000000000000000000000100000000
001000000000101001000010110001000000000010000000000000
111000000000001001100000000111101100111101010000000000
000000000000000001000010111101001111100000010000000000
110001000000001000000000000000000001000000100100000000
001010000000001111000010000000001100000000000000000000
000000000000000111000000001111011100000101010000000000
001000000000000000000000000001011100001001010000000000
000000000000001101100000000000000000000000000100000000
001000000000000001000000000001000000000010000000000000
000001000000001101100000000001111010000011100000000000
001010000000001011000010001101001110000010000000000000
000000000001001001100000011011101010000101010000000000
001000000000000101000010001001001001000110100000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000010000011110000100000100000000
001000000000000000000010000000010000000000000000000000
111000000000000000000010100101111110000000010000000000
000000000000000000000100001011111011001001010000000000
110000000000000000000000010000011110000100000100000000
001000000000000000000011000000000000000000000000000000
000000000000001000000010010111100000000000000100000000
001000000000000111000010000000000000000001000000000000
000000000000000000000110000000011010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001001011010010100000000000000
001000000000000000000000001101111011011000000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000001011100110011000000000000000000100000000
001000000000000101100010101001000000000010000000000000

.logic_tile 8 5
010000000000000000000010101011101011100001010000000000
001000000000000000000100001001111111010001100000000000
111000000000000000000010100011100000000000000100000001
000000000000000000000110110000000000000001000000000000
110000000000000001000000000011111011010110110000000000
001000000000000000000010111011011011011111110000000000
000000000000000000000111011111111110110011110000000000
001000000000001101000110010111011001100011110000000000
000000000000000000000000010001111010001111110000000000
001000000000000000000011001111101010001011110000000000
000000000000001011100010100000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000010000000001000000110000111011010000110100000000000
001001000000000001000000000000001010000001010000000000
000000000000001001000010000000000000000010000010000010
001000000000000101100100000000000000000000000001100100

.logic_tile 9 5
010000000000000000000110000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000011000001000000100000000000
000000000000000000000000000011001101000001000000000000
000000000000000001100010100001001011011110100000000000
001000000000000000000110111101111011111101010001000000
000000000000000000000010101111101111000110100000000000
001000000000010000000100001111101100000000000000000000
000000000110000111000011100011001100001100000000000000
001000001000000111000000000011011010001110100000000000
000000000000000001100111001000001100010000000000000000
001000000000000000000100001011001100000000100000000000
000000000000000011100011110000000000000000000000000000
001000001110000000000011010000000000000000000000000000
000000000000000000000110000101001111100000100000000000
001000000000001001000010011111011110100000010000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000111101011000000000000100000
000000000000000000000000001011111111000000010000000000
111000000000000101000010100101100000000000100000000000
000000000000000101100010100000101100000000000010000000
010000000000000000000000010001111010000000000100000000
100000000000000000000010010000100000000001000000000000
000000000000001111100111100000000000000010000000000000
000000000000001001100110010000001111000000000000000010
000000000000000011100000010011111010000000000000000000
000000000000000000100010000000010000000001000010000000
000000000000000001100000001101100000000001000000000000
000000000000000000000000000001000000000000000010000000
000000000000000000000000010000011011000000100100000000
000000000000000000000010000000001001000000000000100000
000000000000000000000110010000011001000100000100000000
000000000000000000000010000000001010000000000000100000

.logic_tile 2 6
000000000000001101100011101000001001000010100000000000
000000000000000101000000000011011001000010000000000000
111000000000000101000000010011111010000000000010000000
000000000000000000000011100101110000001000000000000000
110000000000001001100111100001001100000000000010000001
110000000000000001000011110000000000001000000000000100
000000000000000101000111100000000001000000100110000001
000000000000001101100110100000001010000000000000000000
000000000000000101000000000000011000000000000000000000
000000000000000000100000000001000000000100000000000000
000000000000001000000000010000000001000000000010000000
000000000000000001000011001111001011000000100000000010
000000000000000101000111100101101111000000100010000000
000000000000000000100010110101111010100000010000000000
000000000000000000000000000101001111111001110010000000
000000000000000000000000001101101010111110110000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000010000000011100111000000000000001000000000
000000000000101001000100000000100000000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000011100001001000001100111000000000
000000001100000000000100000000101100110011000010000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101111110011000000000000
000010000000001000000000010001001001001100111000000000
000001000000000101000010100000101110110011000000000000
000000000000100000000010110011001000001100111000000000
000000000000000000000011000000101001110011000000000000
000000000000000000000000000001001001001100111000000100
000000000000000000000010010000101101110011000000000000
000000000100000101100000010001001000001100111000000100
000000000000010000000010100000001001110011000000000000

.logic_tile 5 6
000000000001010000000010100101011000001101000100000000
000000001110100101000011100101100000001100000000000000
111000000000000101000000011001100000000000000000000000
000000000000001101000011010111101001000000100000000000
010000000001010111100110100101000001000000000100000000
010000000000100000100010110000101010000000010000000000
000001000000001101100000011011111101000001000000000000
000000000000000101000011011101011110000011000000000000
000000001011010000000000001101111111010100010000000000
000000000000100000000000000011101101100101010000000100
000000000000000000000000001001011110101000010100000001
000000000000000001000010000101011011111000100000000000
000010000000000000000000000101000000000000000100000000
000001001100000000000000000000101011000000010000000000
000000000000000000000110001011111001010000000000000000
000000000000000001000000000111001011110100000000000000

.logic_tile 6 6
000000000000001000000000000101101011101100010000000000
000000000000000001000000000101101010101100100000000000
111000000000000000000110000011100000000000000100000000
000000000000010000000000000000100000000001000000000000
110000000000001001100000011001101011000010100000000000
000000000000001011000011010011101010000010010000000000
000000000000001111000000010000000000000000100100000000
000000000000001001100011110000001100000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000110000101101010101001110000000000
000000000000000000000000000001011111010100010000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000000000011000000000010000000000000

.logic_tile 7 6
000000000000000001100000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
111000000000001101000000011000000000000000000100000000
000000000000000001100010011011000000000010000000000000
110000000000000000000000011001111111011111010000000000
000000000000000000000010000001011100011111100000000000
000000000000000111100000011001001001010110100000000000
000000000000001101000010000101011000101011010000000000
000000000000000000000110000111101110101101100000000000
000000000000000000000010001001011000011101110000000000
000000000000001000000110000101101101111100010000000000
000000000000000011000000000001011011010100010000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011010000001001000000000000000000
000000000000000101100000000111111100001111010000000000
000000000000001001000011111011001011001111000000000010

.logic_tile 8 6
000000000000001000000010000111100001000000000000000000
000000000000000001000110110000001000000001000000000000
000000000000000101000000000001011001000110000000000000
000000000000001001100010011111011101101001000000000000
000001000000000101000011110111100000000000000000000000
000000000000000000100110001101101101000000010000000000
000001000000000000000000000001000001000010100000000000
000000000000001101000010011101001000000001000000000000
000000000000000001100000011001011110010111100000000000
000000000000000000000011000011101111101111010000000000
000000000000000101100111001001111110101111010000000000
000000000000001001000100000011111100011111000000000000
000000000000000000000010100101111011000010000000000000
000000000000000000000010000000101110000001010000000000
000000000000000101000010100001001011000100000000000000
000000000000000101100010100000101010000000000000000000

.logic_tile 9 6
000000000000000000000000000000001111010000000000000000
000000001110000000000000000000001100000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001101000111100000000000000000000000000000
000000000000000101000000001111111100000010110000000000
000000000000000000100000001011101010000010100000000000
000000000000000000000000001111101100010111100000000000
000000000000000000000010110011001100101011110000000000
000000000000001001000010001111100000000010000000000000
000000000000000001100100000001000000000000000000000000
000001000000001001000000011001111100001011000000000000
000010100000000001100011001101011100001111000000000000
000000000000000000000000001011011011101001010000000000
000000000000001101000000001001111101101000010000000000
000000000000001011100000010011111101111101110000000000
000000000000010011000010000011011001010110110000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000101001100000000000000000000000000000000000
000000000001011001000011111101000000000010000000000000
111000000000000111000000000111001010000000000000000000
000000000000000101000000001101100000001000000000000000
010000000000000111100110000001011010001000000010000000
010000000000000000000111100111000000000000000000000000
000000000000000101000000001101100000000001110000000000
000000000000000111000000000001001111000011110000000000
000000000000000000000000000011101010000001000000000000
000000000000000000000000001111010000001001000000100000
000000000000000001100000000111001011000100000000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000010011001111111101001010100000010
000000000000000000000010000001011110111101110000000000
000000000000000101100000011001001110001000000000000000
000000000000000000100010000011010000000000000000000000

.logic_tile 2 7
000000000000001111000000011101100000000010100000000000
000000000000001111100011110111101011000001100000000000
000000000000000000000000011101001111000000000000000000
000000000000000000000010000101101111010000000000000100
000000000000000101100011101111111011000000100000000000
000000000000000000000000001101111111100000110000100000
000000000000001000000110101101000001000000010010000001
000000000000001111000011101101101111000000000000000000
000000000000001001100000000101111110100000000000000001
000000000000000001000000001101011110000000000010000000
000000000000000000000000000011011000000000000000000000
000000000000000000000000000000011000001000000000000000
000000000000000001100000000011000000000010000000000001
000000000000000000100000001001001010000011100000000000
000000000000000001100110001001000000000010000000000000
000000000000000111100010000111001100000010100000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000001100111100101101000001100111000000000
000000000000000000100000000000001011110011000000010000
111000000000000000000000000111001000001100111000000000
000000000000000000000000000000101001110011000010000000
110000000000000000000111100111101000001100111000000000
010000000000000000000010110000001011110011000000000000
000000000000000001100000000101001000001100111000000000
000000000000001101000000000000101011110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010010000101011110011000000000000
000000000000001000000110010011101000001100110000000000
000000000000000001000010000000101001110011000000000000
000010000000000000000110110001001111010000000100000000
000001000000000000000010100000011010101001010000000000
000000000000000000000000000011100000000001010100000000
000000000000000101000000000001001111000010110000000000

.logic_tile 5 7
000000000000001101000010101001000000000000000000000000
000000000000001011100010100011101000000010000000000000
111000000000000101000111100000011011010100100000000001
000000000000000000100000000000011100000000000010100100
110000000001010101000000011001111011110000110000000000
110000000000100101000010001011011011110000100001000000
000000000000100001000111001000001010010100000100000000
000000000000010000000110101001001011010100100000000000
000000000000000000000000010011100001000000000000000000
000000000010000000000010000000001010000001000000000000
000000000010001111100000000001011110000010000000000000
000000000000000001100010000101111000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000111101100101101010100000000
000010000000000000000000000111111000110110100000000000

.logic_tile 6 7
000000000000000000000010110011000000000000100000000000
000000000000000111000110000001001110000000000000000000
000000000000000011100000000111111011010110100000000000
000000000000000000100000000000001110001000010000000000
000000000000000000000110010011101110000011100000000000
000000000000000000000011110001011110000011110000000000
000000000000000111000000000101111111101011010000000000
000000000000000111000000001101001110111011100000000000
000000000000001001100110100101111000000110100000000000
000000000000000101000000000011001011010110100000000000
000000000000001101100110000111001000010010100000000000
000000000000000001000000000000011001000001010000000010
000000000000000001000000011011011100001100000010000000
000000000000000000000010100011110000001110000000100010
000000000000000101000000001000000000000000000000000000
000000000000000001000000000111001111000000100000000000

.logic_tile 7 7
000000000000001000000010100111011111101001010000000000
000000000000000101000100000011101010000100000000000000
000000000000000111100010100001011010101001010000000100
000000000000000000000100000111011101111111010000000000
000000000000001111000000010001000000000000010000000000
000000000000000001000010100101101100000000000000000000
000000000000000101000110001111011010000000000000000000
000000000000000000100000001001010000000001000000000000
000000000000001000000110110101011000000100000000000000
000000000000000101000010101111001101000000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000010110000001111000000010000000000
000000000000000101100010100111101011111011110000000000
000000000000000101000010100001111101010111110000100000
000000000000000101100000010111111011001000010000000000
000000000000000001000010101111001110100001000000000000

.logic_tile 8 7
000000000000000000000000001000000000000000100000000000
000000000000000000000010110011001111000000000000000010
000000000000000101100110001011111111000001110000000000
000000000000000000000100000001001101000001010000000000
000000000000000101000000001111011110001000000000000000
000000001100000000100000000101100000000110000000000000
000000000000000001100000001111111101010110100000000000
000000000000000000000000000111001101010110000000000000
000000000000000000000110000011101110010000000000000000
000000000000000000000000001001011010000000010000000000
000000000000000101000110010011101110000000000000000000
000000000000000101100010100000010000000001000000000000
000000000000000000000010101001101101001000000000000000
000000000000000000000010101011111010101000000000000000
000000000000001101000000000000001110000000000000000000
000000000000010101000000001111010000000100000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000101101001010110000000000000
000000000000000000000000001111111010100011010000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000111000001011010000000100000000000
000000000000001101000100001111111010010000000000000000
000000000000000000000000001000001110000100000000000000
000000000100000000000000001101010000000000000000000000
000000001110000000000000000001000000000010000000000000
000000000000000000000000000000101111000000000000100000
000000000000000000000000000111000000000000100000000000
000000000000000000000010110000101001000000000000000000
000000000000000000000000000101101000000011000000000000
000000000000000000000000001111110000001000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000001110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.logic_tile 1 8
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000100001100000000000000000000000000000000000
000000000101010000000011110000000000000000000000000000
111000000000001000000000001000011001010100100100000001
000000000000001011000000001101001100010110100000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000101100001000001110000000000
000000000000000000000000001101101000000011110000100000
000000000000000001100000000111001010000000000000000000
000000000000000000000000000000011000100000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
110000000000000000000010110000000000000000000100000000
010000000000000101000010001001001011000000100000000000
000000000000001000000010100001011000000000000100100000
000000000000000001000010100000100000001000000000000000
000000000000000000000000010000001010000000000100000000
000000000000000000000011111001000000000100000000000000
000000000000001000000000000001101000000000000100000000
000000000000000101000000000000110000001000000000000010
000000000000000000000110001101111011000010000000000000
000000000000000000000000000011101110000000000000000000
000000000000000001100000000111011010000010000000000000
000000000000000000000000001101111001000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
111000000000000000000110100101001001111000100100000000
000000000000000000000000000101111010101000010000100000
110000000000001001100110000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000101000000010001001010001100110000000000
000000000000000101000010100000000000110011000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000101001000000010000000000
000000000100000000000000001000011011000000000000000000
000000000000000000000000001001001011010000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 6 8
000000100000000111100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000011100101001111000010000000000000
000000000000000000100100000000111010000000000000000000
000000000000000000000011100001100001000001010010000000
000000000000100000000100001011101011000010000010000000
000000000000001000000010101011101111110000010000000000
000000000000000111000000001001001000100000000000000000
000000000001000000000000010011111010000001000000000000
000000000000000000000010011101000000000000000000000000
000001000000001101100000001011100001000001000000000000
000000000000000001000000001001001000000010100000000000
000000000000000001100110101001001000010110100000000000
000001000000000000000000000111011111000000100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000001010010000000000000000
000000000000000000000010010000011101000000000000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000010000000000000000000000000000
010000001000001111000010100000000000000000000000000000
000000000000001000000000000000011111000100000000000000
000000000000000111000000000000001010000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000011110000010000110000001
000000000000000000000000000000000000000000000010100000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000001111101100110000100000000000
000000000000000000000000000101011010110000000000000010

.logic_tile 8 8
000000000000000000000000001111111101000010100000000000
000000000000000000000000000111101010000110100000000000
111000000000000001100000001000001110000000000000100000
000000000000000000100000000111010000000100000000000000
010000000000000000000010010011001010001100110110000000
110000000000000000000010000000010000110011000001100010
000000000000000101100000000101101110011000000000000000
000000000000000000000000001111001011000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000111000001000000000000000000
000000000000000000000000000000001000000000010000000000
000000000000000001100110110000000000000000000000000000
000001000000100000000010100000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000

.logic_tile 9 8
000000000000010000000000010101000000000000001000000000
000000000000100000000010000000100000000000000000001000
111000000000001001100000000000000000000000001000000000
000000000000000001000000000000001111000000000000000000
110010100000000000000000010000001000001100111110100000
010001000000000000000010100000001001110011000001000100
000000000000000000000000000111001000001100111110100000
000000000000000000000000000000100000110011000001000000
000000000000000000000000000000001001001100111100000000
000000000000000000000010000000001000110011000001100110
000000000000000000000000010000001001001100111100000100
000000000000000000000010000000001000110011000001100011
000000000000000000000110010000001001001100110110000000
000000000000000000000011100000001101110011000001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000001000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000010000010000000
000000000000000001000000000000001110000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000011010000000001
000000000000000010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
001101010100000000
000000001100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000110000000010
000000001000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 4 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168_$glb_ce
.sym 6 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 54 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 60 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 76 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 178 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 179 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 180 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 181 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 183 $abc$5345$new_n416_
.sym 209 $PACKER_VCC_NET
.sym 227 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 252 $PACKER_VCC_NET
.sym 293 $abc$5345$add$demo.v:242$142_Y[2]
.sym 294 $abc$5345$add$demo.v:242$142_Y[3]
.sym 295 $abc$5345$add$demo.v:242$142_Y[4]
.sym 296 $abc$5345$add$demo.v:242$142_Y[5]
.sym 297 $abc$5345$add$demo.v:242$142_Y[6]
.sym 298 $abc$5345$add$demo.v:242$142_Y[7]
.sym 323 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 405 $abc$5345$add$demo.v:242$142_Y[8]
.sym 406 $abc$5345$add$demo.v:242$142_Y[9]
.sym 407 $abc$5345$add$demo.v:242$142_Y[10]
.sym 408 $abc$5345$add$demo.v:242$142_Y[11]
.sym 409 $abc$5345$add$demo.v:242$142_Y[12]
.sym 410 $abc$5345$add$demo.v:242$142_Y[13]
.sym 411 $abc$5345$add$demo.v:242$142_Y[14]
.sym 412 $abc$5345$add$demo.v:242$142_Y[15]
.sym 450 delay[1]
.sym 471 delay[1]
.sym 519 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[0]_new_
.sym 520 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 521 delay[15]
.sym 522 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 523 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 524 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 525 delay[14]
.sym 526 delay[12]
.sym 601 CLK$SB_IO_IN
.sym 633 DC$SB_IO_OUT
.sym 634 $abc$5345$new_n411_
.sym 635 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 636 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168
.sym 637 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4108
.sym 638 $abc$5345$new_n406_
.sym 639 RST$SB_IO_OUT
.sym 640 $abc$5345$new_n565_
.sym 667 state[2]
.sym 668 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4114
.sym 677 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 699 $abc$5345$new_n455_
.sym 709 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4114
.sym 711 state[1]
.sym 751 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168
.sym 825 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 844 DC$SB_IO_OUT
.sym 858 CLK$SB_IO_IN
.sym 944 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168
.sym 963 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168
.sym 978 $0\scl[0:0]
.sym 981 SCL$SB_IO_OUT
.sym 1131 SCL$SB_IO_OUT
.sym 1171 SCL$SB_IO_OUT
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1421 SCL$SB_IO_OUT
.sym 1429 RST$SB_IO_OUT
.sym 1454 RST$SB_IO_OUT
.sym 1896 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 1913 delay[0]
.sym 1934 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 1941 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 1946 delay[0]
.sym 1969 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 1973 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 1975 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 1979 $PACKER_VCC_NET
.sym 1983 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 1986 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 1987 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 1991 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 1995 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 2001 $nextpnr_ICESTORM_LC_0$O
.sym 2003 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 2007 $auto$alumacc.cc:474:replace_alu$859.C[3]
.sym 2009 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 2013 $auto$alumacc.cc:474:replace_alu$859.C[4]
.sym 2015 $PACKER_VCC_NET
.sym 2016 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 2019 $auto$alumacc.cc:474:replace_alu$859.C[5]
.sym 2022 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 2025 $auto$alumacc.cc:474:replace_alu$859.C[6]
.sym 2028 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 2031 $auto$alumacc.cc:474:replace_alu$859.C[7]
.sym 2034 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 2037 $auto$alumacc.cc:474:replace_alu$859.C[8]
.sym 2040 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 2043 $auto$alumacc.cc:474:replace_alu$859.C[9]
.sym 2045 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 2046 $PACKER_VCC_NET
.sym 2074 RST$SB_IO_OUT
.sym 2077 $PACKER_VCC_NET
.sym 2079 $auto$alumacc.cc:474:replace_alu$835.C[1]
.sym 2081 $PACKER_VCC_NET
.sym 2107 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 2108 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 2111 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 2112 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 2114 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 2115 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 2119 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 2125 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 2147 $auto$alumacc.cc:474:replace_alu$859.C[9]
.sym 2152 $PACKER_VCC_NET
.sym 2154 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 2155 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 2157 $PACKER_VCC_NET
.sym 2160 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[0]_new_
.sym 2165 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 2166 $abc$5345$new_n416_
.sym 2172 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 2174 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 2177 $abc$5345$new_n414_
.sym 2178 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 2180 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 2184 $auto$alumacc.cc:474:replace_alu$859.C[10]
.sym 2187 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 2190 $auto$alumacc.cc:474:replace_alu$859.C[11]
.sym 2192 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 2193 $PACKER_VCC_NET
.sym 2196 $auto$alumacc.cc:474:replace_alu$859.C[12]
.sym 2198 $PACKER_VCC_NET
.sym 2199 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 2202 $auto$alumacc.cc:474:replace_alu$859.C[13]
.sym 2204 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 2205 $PACKER_VCC_NET
.sym 2208 $auto$alumacc.cc:474:replace_alu$859.C[14]
.sym 2210 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 2214 $auto$alumacc.cc:474:replace_alu$859.C[15]
.sym 2216 $PACKER_VCC_NET
.sym 2217 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 2220 $abc$5345$auto$alumacc.cc:491:replace_alu$861[15]
.sym 2222 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 2227 $abc$5345$new_n416_
.sym 2228 $abc$5345$new_n414_
.sym 2229 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[0]_new_
.sym 2230 $abc$5345$auto$alumacc.cc:491:replace_alu$861[15]
.sym 2234 $abc$5345$auto$alumacc.cc:491:replace_alu$848[15]
.sym 2235 $abc$5345$new_n414_
.sym 2236 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 2237 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 2238 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 2239 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 2240 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2049[3]_new_
.sym 2241 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 2246 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[0]_new_
.sym 2258 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 2259 delay[11]
.sym 2265 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$1996[3]_new_
.sym 2268 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 2269 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 2271 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[0]_new_
.sym 2287 delay[11]
.sym 2295 delay[12]
.sym 2296 delay[14]
.sym 2305 delay[6]
.sym 2306 delay[7]
.sym 2309 delay[10]
.sym 2313 delay[6]
.sym 2318 delay[4]
.sym 2327 delay[6]
.sym 2333 delay[12]
.sym 2341 delay[14]
.sym 2346 delay[4]
.sym 2356 delay[10]
.sym 2357 delay[7]
.sym 2358 delay[11]
.sym 2359 delay[6]
.sym 2369 delay[8]
.sym 2370 delay[5]
.sym 2371 delay[6]
.sym 2372 delay[7]
.sym 2373 delay[2]
.sym 2374 delay[9]
.sym 2375 delay[1]
.sym 2376 delay[4]
.sym 2382 delay[14]
.sym 2384 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 2386 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 2387 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 2388 delay[0]
.sym 2389 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 2391 delay[12]
.sym 2392 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 2395 delay[10]
.sym 2399 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 2405 delay[14]
.sym 2407 delay[12]
.sym 2414 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4108
.sym 2422 delay[0]
.sym 2433 delay[3]
.sym 2439 delay[5]
.sym 2444 delay[1]
.sym 2445 delay[4]
.sym 2448 delay[6]
.sym 2449 delay[7]
.sym 2450 delay[2]
.sym 2454 $nextpnr_ICESTORM_LC_9$O
.sym 2457 delay[0]
.sym 2460 $auto$alumacc.cc:474:replace_alu$872.C[2]
.sym 2462 delay[1]
.sym 2466 $auto$alumacc.cc:474:replace_alu$872.C[3]
.sym 2468 delay[2]
.sym 2470 $auto$alumacc.cc:474:replace_alu$872.C[2]
.sym 2472 $auto$alumacc.cc:474:replace_alu$872.C[4]
.sym 2474 delay[3]
.sym 2476 $auto$alumacc.cc:474:replace_alu$872.C[3]
.sym 2478 $auto$alumacc.cc:474:replace_alu$872.C[5]
.sym 2480 delay[4]
.sym 2482 $auto$alumacc.cc:474:replace_alu$872.C[4]
.sym 2484 $auto$alumacc.cc:474:replace_alu$872.C[6]
.sym 2487 delay[5]
.sym 2488 $auto$alumacc.cc:474:replace_alu$872.C[5]
.sym 2490 $auto$alumacc.cc:474:replace_alu$872.C[7]
.sym 2492 delay[6]
.sym 2494 $auto$alumacc.cc:474:replace_alu$872.C[6]
.sym 2496 $auto$alumacc.cc:474:replace_alu$872.C[8]
.sym 2498 delay[7]
.sym 2500 $auto$alumacc.cc:474:replace_alu$872.C[7]
.sym 2504 delay[11]
.sym 2505 $abc$5345$new_n401_
.sym 2506 delay[13]
.sym 2507 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$1996[3]_new_
.sym 2508 $abc$5345$new_n396_
.sym 2509 $abc$5345$new_n400_
.sym 2510 $abc$5345$auto$rtlil.cc:1863:Or$843_new_inv_
.sym 2511 delay[10]
.sym 2517 state[1]
.sym 2519 delay[3]
.sym 2521 state[3]
.sym 2524 $abc$5345$add$demo.v:242$142_Y[3]
.sym 2525 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 2526 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 2535 $abc$5345$auto$alumacc.cc:491:replace_alu$848[15]
.sym 2537 $abc$5345$auto$alumacc.cc:491:replace_alu$837[15]
.sym 2546 state[1]
.sym 2548 state[3]
.sym 2549 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 2552 $auto$alumacc.cc:474:replace_alu$872.C[8]
.sym 2557 delay[8]
.sym 2559 delay[15]
.sym 2562 delay[9]
.sym 2563 delay[14]
.sym 2572 delay[12]
.sym 2575 delay[13]
.sym 2581 delay[11]
.sym 2588 delay[10]
.sym 2589 $auto$alumacc.cc:474:replace_alu$872.C[9]
.sym 2592 delay[8]
.sym 2593 $auto$alumacc.cc:474:replace_alu$872.C[8]
.sym 2595 $auto$alumacc.cc:474:replace_alu$872.C[10]
.sym 2598 delay[9]
.sym 2599 $auto$alumacc.cc:474:replace_alu$872.C[9]
.sym 2601 $auto$alumacc.cc:474:replace_alu$872.C[11]
.sym 2604 delay[10]
.sym 2605 $auto$alumacc.cc:474:replace_alu$872.C[10]
.sym 2607 $auto$alumacc.cc:474:replace_alu$872.C[12]
.sym 2610 delay[11]
.sym 2611 $auto$alumacc.cc:474:replace_alu$872.C[11]
.sym 2613 $auto$alumacc.cc:474:replace_alu$872.C[13]
.sym 2616 delay[12]
.sym 2617 $auto$alumacc.cc:474:replace_alu$872.C[12]
.sym 2619 $auto$alumacc.cc:474:replace_alu$872.C[14]
.sym 2621 delay[13]
.sym 2623 $auto$alumacc.cc:474:replace_alu$872.C[13]
.sym 2625 $auto$alumacc.cc:474:replace_alu$872.C[15]
.sym 2628 delay[14]
.sym 2629 $auto$alumacc.cc:474:replace_alu$872.C[14]
.sym 2633 delay[15]
.sym 2635 $auto$alumacc.cc:474:replace_alu$872.C[15]
.sym 2639 $abc$5345$auto$rtlil.cc:1836:ReduceOr$858_new_inv_
.sym 2640 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 2641 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 2642 DC$SB_IO_OUT
.sym 2643 $abc$5345$new_n399_
.sym 2644 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 2645 $abc$5345$new_n455_
.sym 2646 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4114
.sym 2662 delay[13]
.sym 2663 $0\scl[0:0]
.sym 2668 state[2]
.sym 2670 state[0]
.sym 2671 $abc$5345$new_n566_
.sym 2672 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4126
.sym 2673 $abc$5345$new_n442_
.sym 2696 $abc$5345$add$demo.v:242$142_Y[12]
.sym 2697 $abc$5345$new_n406_
.sym 2698 $abc$5345$add$demo.v:242$142_Y[14]
.sym 2699 $abc$5345$add$demo.v:242$142_Y[15]
.sym 2702 delay[13]
.sym 2704 $abc$5345$new_n396_
.sym 2705 state[1]
.sym 2706 state[0]
.sym 2707 state[2]
.sym 2709 state[3]
.sym 2710 delay[15]
.sym 2713 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 2718 delay[15]
.sym 2722 delay[14]
.sym 2723 delay[12]
.sym 2725 delay[15]
.sym 2726 delay[14]
.sym 2727 delay[12]
.sym 2728 delay[13]
.sym 2732 state[2]
.sym 2733 state[3]
.sym 2738 $abc$5345$add$demo.v:242$142_Y[15]
.sym 2740 $abc$5345$new_n396_
.sym 2745 delay[15]
.sym 2750 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 2752 state[0]
.sym 2755 $abc$5345$new_n406_
.sym 2756 state[1]
.sym 2763 $abc$5345$add$demo.v:242$142_Y[14]
.sym 2764 $abc$5345$new_n396_
.sym 2769 $abc$5345$new_n396_
.sym 2770 $abc$5345$add$demo.v:242$142_Y[12]
.sym 2771 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168_$glb_ce
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2774 $abc$5345$new_n457_
.sym 2775 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 2776 $abc$5345$new_n566_
.sym 2777 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 2778 $0\dc[0:0]
.sym 2779 $abc$5345$new_n456_
.sym 2780 $abc$5345$new_n458_
.sym 2781 $abc$5345$new_n450_
.sym 2788 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 2789 DC$SB_IO_OUT
.sym 2790 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 2791 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2705[3]_new_
.sym 2795 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 2796 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 2797 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 2798 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 2803 $0\scl[0:0]
.sym 2809 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 2827 $abc$5345$auto$rtlil.cc:1836:ReduceOr$858_new_inv_
.sym 2828 $abc$5345$new_n411_
.sym 2829 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4108
.sym 2831 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 2832 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 2836 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 2837 state[1]
.sym 2838 DC$SB_IO_OUT
.sym 2839 state[3]
.sym 2840 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 2848 $abc$5345$new_n406_
.sym 2852 state[2]
.sym 2853 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 2854 state[0]
.sym 2856 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 2857 RST$SB_IO_OUT
.sym 2860 DC$SB_IO_OUT
.sym 2866 state[1]
.sym 2867 state[0]
.sym 2869 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 2872 state[2]
.sym 2873 $abc$5345$new_n411_
.sym 2875 state[3]
.sym 2878 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 2879 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 2880 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 2884 state[0]
.sym 2885 $abc$5345$new_n406_
.sym 2887 state[1]
.sym 2891 state[2]
.sym 2892 state[3]
.sym 2893 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 2896 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 2897 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 2898 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 2899 RST$SB_IO_OUT
.sym 2902 $abc$5345$new_n406_
.sym 2903 $abc$5345$auto$rtlil.cc:1836:ReduceOr$858_new_inv_
.sym 2905 state[0]
.sym 2906 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4108
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2910 CS$SB_IO_OUT
.sym 2913 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4126
.sym 2914 $abc$5345$procmux$747.B_AND_S[1]_new_
.sym 2924 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 2925 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4108
.sym 2928 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 2930 state[3]
.sym 2932 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 2941 $0\scl[0:0]
.sym 2965 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168
.sym 3025 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168
.sym 3059 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 3065 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 3203 $0\scl[0:0]
.sym 3247 SCL$SB_IO_OUT
.sym 3260 $0\scl[0:0]
.sym 3289 SCL$SB_IO_OUT
.sym 3309 $0\scl[0:0]
.sym 3312 CLK$SB_IO_IN_$glb_clk
.sym 3343 $0\scl[0:0]
.sym 4280 $PACKER_VCC_NET
.sym 4282 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 4284 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 4288 $PACKER_VCC_NET
.sym 4294 $auto$alumacc.cc:474:replace_alu$835.C[1]
.sym 4296 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 4297 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 4298 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 4299 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 4309 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 4311 $nextpnr_ICESTORM_LC_3$O
.sym 4314 $auto$alumacc.cc:474:replace_alu$835.C[1]
.sym 4317 $auto$alumacc.cc:474:replace_alu$846.C[2]
.sym 4319 $PACKER_VCC_NET
.sym 4320 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 4323 $auto$alumacc.cc:474:replace_alu$846.C[3]
.sym 4326 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$846.C[4]
.sym 4331 $PACKER_VCC_NET
.sym 4332 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 4335 $auto$alumacc.cc:474:replace_alu$846.C[5]
.sym 4337 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 4338 $PACKER_VCC_NET
.sym 4341 $auto$alumacc.cc:474:replace_alu$846.C[6]
.sym 4343 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 4344 $PACKER_VCC_NET
.sym 4347 $auto$alumacc.cc:474:replace_alu$846.C[7]
.sym 4349 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 4350 $PACKER_VCC_NET
.sym 4353 $auto$alumacc.cc:474:replace_alu$846.C[8]
.sym 4356 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 4380 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 4383 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 4384 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 4385 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 4414 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 4418 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 4437 $auto$alumacc.cc:474:replace_alu$846.C[8]
.sym 4446 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 4449 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 4450 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 4452 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 4458 $PACKER_VCC_NET
.sym 4460 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 4466 $PACKER_VCC_NET
.sym 4468 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 4469 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 4472 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 4474 $auto$alumacc.cc:474:replace_alu$846.C[9]
.sym 4476 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 4477 $PACKER_VCC_NET
.sym 4480 $auto$alumacc.cc:474:replace_alu$846.C[10]
.sym 4482 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 4486 $auto$alumacc.cc:474:replace_alu$846.C[11]
.sym 4488 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 4492 $auto$alumacc.cc:474:replace_alu$846.C[12]
.sym 4495 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 4498 $auto$alumacc.cc:474:replace_alu$846.C[13]
.sym 4500 $PACKER_VCC_NET
.sym 4501 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 4504 $auto$alumacc.cc:474:replace_alu$846.C[14]
.sym 4507 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 4510 $auto$alumacc.cc:474:replace_alu$846.C[15]
.sym 4512 $PACKER_VCC_NET
.sym 4513 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 4516 $nextpnr_ICESTORM_LC_4$I3
.sym 4519 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 4536 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 4550 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 4557 delay[6]
.sym 4559 delay[7]
.sym 4560 $nextpnr_ICESTORM_LC_4$I3
.sym 4565 delay[0]
.sym 4566 delay[5]
.sym 4569 delay[2]
.sym 4570 delay[9]
.sym 4572 delay[3]
.sym 4573 delay[8]
.sym 4574 delay[5]
.sym 4577 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[3]_new_
.sym 4579 delay[1]
.sym 4580 delay[4]
.sym 4595 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$1996[3]_new_
.sym 4601 $nextpnr_ICESTORM_LC_4$I3
.sym 4604 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[3]_new_
.sym 4605 delay[4]
.sym 4606 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$1996[3]_new_
.sym 4607 delay[5]
.sym 4612 delay[2]
.sym 4618 delay[1]
.sym 4623 delay[9]
.sym 4628 delay[5]
.sym 4634 delay[0]
.sym 4635 delay[3]
.sym 4636 delay[2]
.sym 4637 delay[1]
.sym 4640 delay[8]
.sym 4659 $abc$5345$auto$alumacc.cc:491:replace_alu$848[15]
.sym 4661 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 4662 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4120
.sym 4663 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 4665 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[3]_new_
.sym 4668 delay[3]
.sym 4669 $abc$5345$auto$alumacc.cc:491:replace_alu$837[15]
.sym 4674 delay[0]
.sym 4680 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2049[3]_new_
.sym 4681 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 4682 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 4690 delay[0]
.sym 4692 $abc$5345$new_n396_
.sym 4698 $abc$5345$add$demo.v:242$142_Y[2]
.sym 4700 $abc$5345$add$demo.v:242$142_Y[4]
.sym 4701 $abc$5345$add$demo.v:242$142_Y[5]
.sym 4702 $abc$5345$add$demo.v:242$142_Y[6]
.sym 4703 $abc$5345$add$demo.v:242$142_Y[7]
.sym 4712 $abc$5345$add$demo.v:242$142_Y[8]
.sym 4713 $abc$5345$add$demo.v:242$142_Y[9]
.sym 4718 delay[1]
.sym 4721 $abc$5345$new_n396_
.sym 4722 $abc$5345$add$demo.v:242$142_Y[8]
.sym 4728 $abc$5345$add$demo.v:242$142_Y[5]
.sym 4730 $abc$5345$new_n396_
.sym 4735 $abc$5345$new_n396_
.sym 4736 $abc$5345$add$demo.v:242$142_Y[6]
.sym 4740 $abc$5345$new_n396_
.sym 4742 $abc$5345$add$demo.v:242$142_Y[7]
.sym 4745 $abc$5345$new_n396_
.sym 4746 $abc$5345$add$demo.v:242$142_Y[2]
.sym 4752 $abc$5345$new_n396_
.sym 4754 $abc$5345$add$demo.v:242$142_Y[9]
.sym 4757 $abc$5345$new_n396_
.sym 4758 delay[1]
.sym 4759 delay[0]
.sym 4763 $abc$5345$add$demo.v:242$142_Y[4]
.sym 4766 $abc$5345$new_n396_
.sym 4767 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168_$glb_ce
.sym 4768 CLK$SB_IO_IN_$glb_clk
.sym 4783 $0\scl[0:0]
.sym 4784 state[2]
.sym 4785 $abc$5345$new_n442_
.sym 4790 state[0]
.sym 4792 delay[2]
.sym 4793 $abc$5345$new_n566_
.sym 4799 delay[2]
.sym 4800 delay[10]
.sym 4802 delay[11]
.sym 4803 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 4805 DC$SB_IO_OUT
.sym 4811 delay[11]
.sym 4812 delay[5]
.sym 4813 $abc$5345$add$demo.v:242$142_Y[10]
.sym 4814 delay[7]
.sym 4815 $abc$5345$new_n399_
.sym 4816 $abc$5345$add$demo.v:242$142_Y[13]
.sym 4818 delay[10]
.sym 4819 delay[8]
.sym 4820 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 4821 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 4822 $abc$5345$add$demo.v:242$142_Y[11]
.sym 4824 delay[9]
.sym 4826 delay[4]
.sym 4827 delay[6]
.sym 4828 $abc$5345$new_n401_
.sym 4831 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 4835 $abc$5345$auto$alumacc.cc:491:replace_alu$837[15]
.sym 4838 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$1996[3]_new_
.sym 4839 $abc$5345$new_n396_
.sym 4840 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2049[3]_new_
.sym 4841 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 4845 $abc$5345$new_n396_
.sym 4846 $abc$5345$add$demo.v:242$142_Y[11]
.sym 4850 delay[10]
.sym 4851 delay[11]
.sym 4852 delay[7]
.sym 4853 delay[6]
.sym 4857 $abc$5345$add$demo.v:242$142_Y[13]
.sym 4859 $abc$5345$new_n396_
.sym 4862 delay[8]
.sym 4863 delay[9]
.sym 4868 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 4869 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 4870 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 4871 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 4874 delay[5]
.sym 4875 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$1996[3]_new_
.sym 4876 $abc$5345$new_n401_
.sym 4877 delay[4]
.sym 4880 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2049[3]_new_
.sym 4881 $abc$5345$auto$alumacc.cc:491:replace_alu$837[15]
.sym 4882 $abc$5345$new_n399_
.sym 4887 $abc$5345$add$demo.v:242$142_Y[10]
.sym 4888 $abc$5345$new_n396_
.sym 4890 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168_$glb_ce
.sym 4891 CLK$SB_IO_IN_$glb_clk
.sym 4905 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 4907 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 4910 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 4913 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 4915 $abc$5345$new_n396_
.sym 4916 $0\scl[0:0]
.sym 4927 state[1]
.sym 4928 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 4934 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[0]_new_
.sym 4935 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 4937 $abc$5345$auto$alumacc.cc:491:replace_alu$848[15]
.sym 4939 $abc$5345$new_n400_
.sym 4940 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2705[3]_new_
.sym 4942 $abc$5345$auto$rtlil.cc:1836:ReduceOr$858_new_inv_
.sym 4943 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 4944 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 4945 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 4946 $0\dc[0:0]
.sym 4947 $abc$5345$new_n456_
.sym 4948 $abc$5345$auto$rtlil.cc:1863:Or$843_new_inv_
.sym 4949 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 4951 $abc$5345$new_n411_
.sym 4954 $abc$5345$new_n399_
.sym 4956 state[0]
.sym 4959 $abc$5345$new_n411_
.sym 4960 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 4961 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4114
.sym 4967 $abc$5345$new_n399_
.sym 4969 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2705[3]_new_
.sym 4970 $abc$5345$auto$alumacc.cc:491:replace_alu$848[15]
.sym 4973 $abc$5345$auto$rtlil.cc:1836:ReduceOr$858_new_inv_
.sym 4974 state[0]
.sym 4976 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 4980 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 4982 $abc$5345$new_n411_
.sym 4987 $0\dc[0:0]
.sym 4991 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[0]_new_
.sym 4994 $abc$5345$new_n400_
.sym 4997 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 4999 $abc$5345$auto$rtlil.cc:1863:Or$843_new_inv_
.sym 5003 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 5004 $abc$5345$auto$rtlil.cc:1863:Or$843_new_inv_
.sym 5005 $abc$5345$new_n456_
.sym 5006 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 5009 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 5010 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 5011 $0\dc[0:0]
.sym 5012 $abc$5345$new_n411_
.sym 5013 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4114
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5031 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 5032 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 5040 $0\dc[0:0]
.sym 5044 $abc$5345$new_n458_
.sym 5047 CS$SB_IO_OUT
.sym 5057 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 5058 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 5059 state[3]
.sym 5063 $abc$5345$new_n458_
.sym 5066 $abc$5345$new_n411_
.sym 5068 state[0]
.sym 5069 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 5071 $abc$5345$new_n442_
.sym 5072 $abc$5345$new_n565_
.sym 5073 $abc$5345$new_n457_
.sym 5074 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 5082 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 5085 $0\scl[0:0]
.sym 5086 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 5087 state[1]
.sym 5088 $abc$5345$new_n450_
.sym 5090 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 5091 $abc$5345$new_n442_
.sym 5092 state[0]
.sym 5096 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 5097 state[0]
.sym 5098 state[1]
.sym 5099 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 5102 $abc$5345$new_n565_
.sym 5103 state[1]
.sym 5104 $abc$5345$new_n450_
.sym 5105 $abc$5345$new_n442_
.sym 5108 $abc$5345$new_n442_
.sym 5109 state[0]
.sym 5110 state[1]
.sym 5114 state[0]
.sym 5115 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 5116 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 5117 state[1]
.sym 5121 $abc$5345$new_n457_
.sym 5122 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 5123 $abc$5345$new_n458_
.sym 5126 state[3]
.sym 5127 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 5128 $abc$5345$new_n411_
.sym 5132 $0\scl[0:0]
.sym 5133 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 5134 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 5152 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 5161 $0\dc[0:0]
.sym 5181 CS$SB_IO_OUT
.sym 5182 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4126
.sym 5184 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 5191 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 5194 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 5201 $abc$5345$procmux$747.B_AND_S[1]_new_
.sym 5205 $0\scl[0:0]
.sym 5219 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 5221 $abc$5345$procmux$747.B_AND_S[1]_new_
.sym 5222 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 5237 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 5238 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 5239 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 5244 $0\scl[0:0]
.sym 5245 CS$SB_IO_OUT
.sym 5246 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 5259 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4126
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5278 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4126
.sym 5282 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 6466 delay[7]
.sym 6469 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 6489 $PACKER_VCC_NET
.sym 6493 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 6518 delay[1]
.sym 6560 $abc$5345$auto$alumacc.cc:491:replace_alu$837[15]
.sym 6561 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 6562 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[1]_new_
.sym 6563 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 6565 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 6566 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[3]_new_
.sym 6607 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 6612 delay[0]
.sym 6623 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 6662 state[1]
.sym 6663 state[2]
.sym 6664 $abc$5345$new_n467_
.sym 6665 state[3]
.sym 6666 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[2]_new_
.sym 6667 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2705[3]_new_
.sym 6668 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3544[3]_new_inv_
.sym 6669 state[0]
.sym 6704 delay[10]
.sym 6706 DC$SB_IO_OUT
.sym 6707 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 6710 delay[2]
.sym 6713 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 6714 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 6715 delay[11]
.sym 6719 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 6720 delay[0]
.sym 6721 $abc$5345$new_n455_
.sym 6723 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4114
.sym 6725 state[1]
.sym 6727 state[2]
.sym 6764 $abc$5345$procmux$687.B_AND_S[27]_new_
.sym 6765 $abc$5345$new_n470_
.sym 6766 state[5]
.sym 6767 $abc$5345$new_n466_
.sym 6768 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 6769 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3535[0]_new_inv_
.sym 6770 $PACKER_GND_NET
.sym 6771 $abc$5345$new_n440_
.sym 6803 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 6808 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 6813 state[1]
.sym 6816 $abc$5345$procmux$726_Y[3]_new_inv_
.sym 6817 delay[1]
.sym 6826 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 6868 $abc$5345$sub$demo.v:433$180_Y[2]
.sym 6869 $abc$5345$sub$demo.v:433$180_Y[3]
.sym 6870 $abc$5345$sub$demo.v:433$180_Y[4]
.sym 6871 $abc$5345$sub$demo.v:433$180_Y[5]
.sym 6872 $abc$5345$sub$demo.v:433$180_Y[6]
.sym 6873 $abc$5345$sub$demo.v:433$180_Y[7]
.sym 6910 $abc$5345$new_n458_
.sym 6916 $0\dc[0:0]
.sym 6927 params_left[6]
.sym 6968 $abc$5345$sub$demo.v:433$180_Y[8]
.sym 6969 $abc$5345$sub$demo.v:433$180_Y[9]
.sym 6970 $abc$5345$sub$demo.v:433$180_Y[10]
.sym 6971 $abc$5345$sub$demo.v:433$180_Y[11]
.sym 6972 $abc$5345$sub$demo.v:433$180_Y[12]
.sym 6973 $abc$5345$sub$demo.v:433$180_Y[13]
.sym 6974 params_left[13]
.sym 6975 params_left[12]
.sym 7030 $abc$5345$sub$demo.v:433$180_Y[6]
.sym 7032 $abc$5345$sub$demo.v:433$180_Y[7]
.sym 7072 params_left[11]
.sym 7073 params_left[6]
.sym 7074 params_left[8]
.sym 7075 params_left[7]
.sym 7076 $abc$5345$new_n237_
.sym 7077 $abc$5345$new_n235_
.sym 7316 CS$SB_IO_OUT
.sym 8119 $auto$alumacc.cc:474:replace_alu$835.C[1]
.sym 8122 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 8125 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 8134 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 8160 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 8164 $PACKER_VCC_NET
.sym 8171 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 8172 $PACKER_VCC_NET
.sym 8174 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 8180 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 8182 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 8183 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 8185 $auto$alumacc.cc:474:replace_alu$835.C[1]
.sym 8188 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 8192 $nextpnr_ICESTORM_LC_1$O
.sym 8195 $auto$alumacc.cc:474:replace_alu$835.C[1]
.sym 8198 $auto$alumacc.cc:474:replace_alu$835.C[2]
.sym 8200 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 8204 $auto$alumacc.cc:474:replace_alu$835.C[3]
.sym 8207 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 8210 $auto$alumacc.cc:474:replace_alu$835.C[4]
.sym 8213 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 8216 $auto$alumacc.cc:474:replace_alu$835.C[5]
.sym 8218 $PACKER_VCC_NET
.sym 8219 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 8222 $auto$alumacc.cc:474:replace_alu$835.C[6]
.sym 8224 $PACKER_VCC_NET
.sym 8225 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 8228 $auto$alumacc.cc:474:replace_alu$835.C[7]
.sym 8230 $PACKER_VCC_NET
.sym 8231 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 8234 $auto$alumacc.cc:474:replace_alu$835.C[8]
.sym 8237 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 8246 delay[0]
.sym 8252 $abc$5345$add$demo.v:242$142_Y[0]
.sym 8253 delay[3]
.sym 8275 delay[0]
.sym 8287 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 8290 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 8291 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 8292 delay[0]
.sym 8299 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 8300 state[1]
.sym 8301 $abc$5345$add$demo.v:242$142_Y[3]
.sym 8303 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 8308 delay[3]
.sym 8310 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4823
.sym 8318 $auto$alumacc.cc:474:replace_alu$835.C[8]
.sym 8324 $PACKER_VCC_NET
.sym 8326 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 8328 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 8329 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 8332 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 8334 $PACKER_VCC_NET
.sym 8336 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 8344 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 8347 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 8348 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 8355 $auto$alumacc.cc:474:replace_alu$835.C[9]
.sym 8357 $PACKER_VCC_NET
.sym 8358 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 8361 $auto$alumacc.cc:474:replace_alu$835.C[10]
.sym 8363 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 8367 $auto$alumacc.cc:474:replace_alu$835.C[11]
.sym 8370 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 8373 $auto$alumacc.cc:474:replace_alu$835.C[12]
.sym 8376 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 8379 $auto$alumacc.cc:474:replace_alu$835.C[13]
.sym 8381 $PACKER_VCC_NET
.sym 8382 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 8385 $auto$alumacc.cc:474:replace_alu$835.C[14]
.sym 8388 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 8391 $auto$alumacc.cc:474:replace_alu$835.C[15]
.sym 8393 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 8394 $PACKER_VCC_NET
.sym 8397 $nextpnr_ICESTORM_LC_2$I3
.sym 8400 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 8407 cmd_counter[2]
.sym 8408 cmd_counter[3]
.sym 8409 cmd_counter[4]
.sym 8410 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 8411 $abc$5345$procmux$687.B_AND_S[20]_new_
.sym 8412 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4120
.sym 8421 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[3]_new_inv_
.sym 8422 $PACKER_VCC_NET
.sym 8424 delay[0]
.sym 8428 $PACKER_VCC_NET
.sym 8431 delay[13]
.sym 8434 $PACKER_VCC_NET
.sym 8439 delay[3]
.sym 8441 $nextpnr_ICESTORM_LC_2$I3
.sym 8449 delay[13]
.sym 8451 delay[10]
.sym 8453 delay[1]
.sym 8454 delay[0]
.sym 8455 delay[2]
.sym 8458 delay[11]
.sym 8459 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 8461 delay[3]
.sym 8470 DC$SB_IO_OUT
.sym 8482 $nextpnr_ICESTORM_LC_2$I3
.sym 8485 delay[10]
.sym 8491 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 8494 DC$SB_IO_OUT
.sym 8497 delay[11]
.sym 8509 delay[13]
.sym 8515 delay[2]
.sym 8516 delay[0]
.sym 8517 delay[3]
.sym 8518 delay[1]
.sym 8528 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 8529 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 8530 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 8531 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 8532 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4823
.sym 8533 cmd_counter[1]
.sym 8534 $abc$5345$new_n233_
.sym 8535 $abc$5345$new_n442_
.sym 8540 $PACKER_VCC_NET
.sym 8552 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 8553 $PACKER_GND_NET
.sym 8554 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2705[3]_new_
.sym 8555 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 8556 DC$SB_IO_OUT
.sym 8558 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 8560 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 8561 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 8563 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 8571 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[1]_new_
.sym 8572 $abc$5345$procmux$687.B_AND_S[43]_new_
.sym 8573 delay[1]
.sym 8574 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3535[0]_new_inv_
.sym 8575 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3544[3]_new_inv_
.sym 8576 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 8577 $abc$5345$procmux$687.B_AND_S[27]_new_
.sym 8579 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 8580 $abc$5345$new_n466_
.sym 8581 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[2]_new_
.sym 8582 $abc$5345$procmux$726_Y[3]_new_inv_
.sym 8583 $abc$5345$procmux$687.B_AND_S[20]_new_
.sym 8584 $abc$5345$new_n440_
.sym 8585 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 8586 $abc$5345$new_n566_
.sym 8587 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 8589 $abc$5345$new_n455_
.sym 8593 delay[2]
.sym 8594 $0\scl[0:0]
.sym 8595 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 8596 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 8597 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 8598 delay[0]
.sym 8599 delay[3]
.sym 8602 $abc$5345$new_n455_
.sym 8603 $abc$5345$procmux$687.B_AND_S[43]_new_
.sym 8604 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[1]_new_
.sym 8605 $abc$5345$procmux$687.B_AND_S[20]_new_
.sym 8608 $abc$5345$procmux$687.B_AND_S[20]_new_
.sym 8609 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 8610 $abc$5345$new_n566_
.sym 8611 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3544[3]_new_inv_
.sym 8614 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 8615 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 8616 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[1]_new_
.sym 8617 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[2]_new_
.sym 8620 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3535[0]_new_inv_
.sym 8621 $abc$5345$new_n440_
.sym 8622 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 8623 $abc$5345$procmux$726_Y[3]_new_inv_
.sym 8626 $0\scl[0:0]
.sym 8629 $abc$5345$procmux$687.B_AND_S[27]_new_
.sym 8632 delay[3]
.sym 8633 delay[0]
.sym 8634 delay[2]
.sym 8635 delay[1]
.sym 8638 $0\scl[0:0]
.sym 8639 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 8640 $abc$5345$procmux$726_Y[3]_new_inv_
.sym 8641 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 8645 $abc$5345$new_n466_
.sym 8646 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 8647 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3544[3]_new_inv_
.sym 8648 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 8649 CLK$SB_IO_IN_$glb_clk
.sym 8651 $abc$5345$new_n249_
.sym 8652 $abc$5345$memory\num_params$rdmux[0][0][0]$b$1098[2]_new_inv_
.sym 8653 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 8654 $abc$5345$new_n239_
.sym 8655 state[4]
.sym 8656 $abc$5345$procmux$645.B_AND_S[16]_new_
.sym 8657 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 8658 $abc$5345$memory\num_params$rdmux[0][0][0]$a$1097[2]_new_
.sym 8668 $abc$5345$procmux$687.B_AND_S[43]_new_
.sym 8672 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 8674 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 8677 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 8678 state[3]
.sym 8679 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 8680 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 8681 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 8684 $abc$5345$new_n249_
.sym 8692 $abc$5345$procmux$687.B_AND_S[27]_new_
.sym 8694 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 8695 $0\dc[0:0]
.sym 8697 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 8698 $abc$5345$new_n233_
.sym 8699 $abc$5345$new_n458_
.sym 8701 $abc$5345$new_n470_
.sym 8702 $abc$5345$new_n467_
.sym 8706 $PACKER_GND_NET
.sym 8709 $0\scl[0:0]
.sym 8710 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 8712 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 8713 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3535[0]_new_inv_
.sym 8715 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 8717 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 8718 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 8719 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 8720 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 8721 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 8722 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 8723 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 8725 $abc$5345$new_n233_
.sym 8727 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 8731 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 8732 $abc$5345$new_n233_
.sym 8733 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 8734 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 8738 $PACKER_GND_NET
.sym 8743 $abc$5345$new_n467_
.sym 8744 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 8745 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 8746 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 8749 $abc$5345$new_n470_
.sym 8750 $abc$5345$new_n458_
.sym 8752 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3535[0]_new_inv_
.sym 8755 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 8756 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 8757 $0\dc[0:0]
.sym 8767 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 8768 $abc$5345$procmux$687.B_AND_S[27]_new_
.sym 8769 $0\scl[0:0]
.sym 8770 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 8771 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 8772 CLK$SB_IO_IN_$glb_clk
.sym 8774 params_left[2]
.sym 8775 $abc$5345$procmux$645.B_AND_S[27]_new_
.sym 8776 params_left[5]
.sym 8777 $abc$5345$new_n257_
.sym 8778 $abc$5345$memory\num_params$rdmux[0][0][0]$a$1097[0]_new_inv_
.sym 8779 params_left[4]
.sym 8780 params_left[3]
.sym 8781 $abc$5345$new_n247_
.sym 8790 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 8797 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 8798 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 8799 $abc$5345$memory\num_params$rdmux[0][0][0]$a$1097[0]_new_inv_
.sym 8801 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 8804 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 8805 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 8808 params_left[7]
.sym 8815 params_left[7]
.sym 8818 $PACKER_VCC_NET
.sym 8826 $PACKER_VCC_NET
.sym 8831 params_left[2]
.sym 8833 params_left[5]
.sym 8837 params_left[6]
.sym 8838 params_left[1]
.sym 8841 params_left[0]
.sym 8844 params_left[4]
.sym 8845 params_left[3]
.sym 8847 $nextpnr_ICESTORM_LC_11$O
.sym 8849 params_left[0]
.sym 8853 $auto$alumacc.cc:474:replace_alu$890.C[2]
.sym 8855 $PACKER_VCC_NET
.sym 8856 params_left[1]
.sym 8859 $auto$alumacc.cc:474:replace_alu$890.C[3]
.sym 8861 $PACKER_VCC_NET
.sym 8862 params_left[2]
.sym 8863 $auto$alumacc.cc:474:replace_alu$890.C[2]
.sym 8865 $auto$alumacc.cc:474:replace_alu$890.C[4]
.sym 8867 $PACKER_VCC_NET
.sym 8868 params_left[3]
.sym 8869 $auto$alumacc.cc:474:replace_alu$890.C[3]
.sym 8871 $auto$alumacc.cc:474:replace_alu$890.C[5]
.sym 8873 $PACKER_VCC_NET
.sym 8874 params_left[4]
.sym 8875 $auto$alumacc.cc:474:replace_alu$890.C[4]
.sym 8877 $auto$alumacc.cc:474:replace_alu$890.C[6]
.sym 8879 params_left[5]
.sym 8880 $PACKER_VCC_NET
.sym 8881 $auto$alumacc.cc:474:replace_alu$890.C[5]
.sym 8883 $auto$alumacc.cc:474:replace_alu$890.C[7]
.sym 8885 $PACKER_VCC_NET
.sym 8886 params_left[6]
.sym 8887 $auto$alumacc.cc:474:replace_alu$890.C[6]
.sym 8889 $auto$alumacc.cc:474:replace_alu$890.C[8]
.sym 8891 params_left[7]
.sym 8892 $PACKER_VCC_NET
.sym 8893 $auto$alumacc.cc:474:replace_alu$890.C[7]
.sym 8897 $abc$5345$procmux$645.B_AND_S[15]_new_
.sym 8898 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 8899 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 8900 params_left[9]
.sym 8901 $abc$5345$new_n248_
.sym 8902 $abc$5345$new_n236_
.sym 8904 params_left[1]
.sym 8914 $PACKER_VCC_NET
.sym 8915 $abc$5345$sub$demo.v:433$180_Y[2]
.sym 8925 $PACKER_VCC_NET
.sym 8927 params_left[0]
.sym 8932 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 8933 $auto$alumacc.cc:474:replace_alu$890.C[8]
.sym 8939 $abc$5345$procmux$645.B_AND_S[27]_new_
.sym 8941 $PACKER_VCC_NET
.sym 8948 params_left[11]
.sym 8949 $PACKER_VCC_NET
.sym 8950 params_left[8]
.sym 8951 $abc$5345$sub$demo.v:433$180_Y[13]
.sym 8956 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 8958 $abc$5345$sub$demo.v:433$180_Y[12]
.sym 8960 params_left[13]
.sym 8961 params_left[12]
.sym 8964 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 8965 params_left[9]
.sym 8966 params_left[10]
.sym 8970 $auto$alumacc.cc:474:replace_alu$890.C[9]
.sym 8972 params_left[8]
.sym 8973 $PACKER_VCC_NET
.sym 8974 $auto$alumacc.cc:474:replace_alu$890.C[8]
.sym 8976 $auto$alumacc.cc:474:replace_alu$890.C[10]
.sym 8978 params_left[9]
.sym 8979 $PACKER_VCC_NET
.sym 8980 $auto$alumacc.cc:474:replace_alu$890.C[9]
.sym 8982 $auto$alumacc.cc:474:replace_alu$890.C[11]
.sym 8984 params_left[10]
.sym 8985 $PACKER_VCC_NET
.sym 8986 $auto$alumacc.cc:474:replace_alu$890.C[10]
.sym 8988 $auto$alumacc.cc:474:replace_alu$890.C[12]
.sym 8990 $PACKER_VCC_NET
.sym 8991 params_left[11]
.sym 8992 $auto$alumacc.cc:474:replace_alu$890.C[11]
.sym 8994 $auto$alumacc.cc:474:replace_alu$890.C[13]
.sym 8996 params_left[12]
.sym 8997 $PACKER_VCC_NET
.sym 8998 $auto$alumacc.cc:474:replace_alu$890.C[12]
.sym 9002 params_left[13]
.sym 9003 $PACKER_VCC_NET
.sym 9004 $auto$alumacc.cc:474:replace_alu$890.C[13]
.sym 9008 $abc$5345$procmux$645.B_AND_S[27]_new_
.sym 9009 $abc$5345$sub$demo.v:433$180_Y[13]
.sym 9010 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 9013 $abc$5345$procmux$645.B_AND_S[27]_new_
.sym 9014 $abc$5345$sub$demo.v:433$180_Y[12]
.sym 9015 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 9017 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9021 params_left[0]
.sym 9023 $abc$5345$sub$demo.v:433$180_Y[0]
.sym 9024 params_left[10]
.sym 9025 $abc$5345$new_n234_
.sym 9035 $PACKER_VCC_NET
.sym 9036 $abc$5345$sub$demo.v:433$180_Y[9]
.sym 9038 $0\pixel_data[15:0][10]
.sym 9063 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 9064 params_left[9]
.sym 9065 $abc$5345$sub$demo.v:433$180_Y[6]
.sym 9067 $abc$5345$sub$demo.v:433$180_Y[7]
.sym 9069 $abc$5345$sub$demo.v:433$180_Y[8]
.sym 9071 params_left[11]
.sym 9072 $abc$5345$sub$demo.v:433$180_Y[11]
.sym 9073 params_left[8]
.sym 9075 params_left[13]
.sym 9076 params_left[12]
.sym 9079 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 9081 params_left[10]
.sym 9088 params_left[6]
.sym 9090 params_left[7]
.sym 9106 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 9108 $abc$5345$sub$demo.v:433$180_Y[11]
.sym 9113 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 9115 $abc$5345$sub$demo.v:433$180_Y[6]
.sym 9118 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 9121 $abc$5345$sub$demo.v:433$180_Y[8]
.sym 9125 $abc$5345$sub$demo.v:433$180_Y[7]
.sym 9127 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 9130 params_left[10]
.sym 9131 params_left[13]
.sym 9132 params_left[7]
.sym 9133 params_left[8]
.sym 9136 params_left[11]
.sym 9137 params_left[6]
.sym 9138 params_left[9]
.sym 9139 params_left[12]
.sym 9140 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 10230 $abc$5345$new_n264_
.sym 10231 $abc$5345$new_n346_
.sym 10233 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[5]_new_
.sym 10276 delay[0]
.sym 10283 delay[3]
.sym 10286 delay[7]
.sym 10309 delay[0]
.sym 10327 delay[7]
.sym 10344 delay[3]
.sym 10354 $abc$5345$new_n559_
.sym 10355 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2032[1]_new_
.sym 10356 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 10357 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[6]_new_
.sym 10358 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[5]_new_inv_
.sym 10359 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[3]_new_inv_
.sym 10360 $abc$5345$new_n274_
.sym 10361 $abc$5345$new_n272_
.sym 10370 $auto$alumacc.cc:474:replace_alu$835.C[1]
.sym 10395 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 10397 delay[3]
.sym 10402 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 10417 cmd_counter[0]
.sym 10420 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398
.sym 10437 $PACKER_VCC_NET
.sym 10447 $abc$5345$add$demo.v:242$142_Y[3]
.sym 10454 $abc$5345$new_n396_
.sym 10455 delay[0]
.sym 10461 $abc$5345$add$demo.v:242$142_Y[0]
.sym 10465 $abc$5345$add$demo.v:242$142_Y[0]
.sym 10467 $abc$5345$new_n396_
.sym 10500 $PACKER_VCC_NET
.sym 10503 delay[0]
.sym 10507 $abc$5345$add$demo.v:242$142_Y[3]
.sym 10508 $abc$5345$new_n396_
.sym 10510 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168_$glb_ce
.sym 10511 CLK$SB_IO_IN_$glb_clk
.sym 10513 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 10514 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 10515 cmd_counter[0]
.sym 10516 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 10517 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[1]_new_
.sym 10518 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 10519 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 10520 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 10536 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 10539 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 10540 $abc$5345$new_n396_
.sym 10547 $PACKER_VCC_NET
.sym 10554 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 10556 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 10558 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[5]_new_inv_
.sym 10564 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 10565 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 10567 cmd_counter[1]
.sym 10570 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 10571 state[2]
.sym 10572 cmd_counter[0]
.sym 10573 state[3]
.sym 10578 DC$SB_IO_OUT
.sym 10580 cmd_counter[2]
.sym 10581 cmd_counter[3]
.sym 10582 cmd_counter[4]
.sym 10586 $nextpnr_ICESTORM_LC_5$O
.sym 10589 cmd_counter[0]
.sym 10592 $auto$alumacc.cc:474:replace_alu$875.C[2]
.sym 10594 cmd_counter[1]
.sym 10598 $auto$alumacc.cc:474:replace_alu$875.C[3]
.sym 10600 cmd_counter[2]
.sym 10602 $auto$alumacc.cc:474:replace_alu$875.C[2]
.sym 10604 $auto$alumacc.cc:474:replace_alu$875.C[4]
.sym 10606 cmd_counter[3]
.sym 10608 $auto$alumacc.cc:474:replace_alu$875.C[3]
.sym 10612 cmd_counter[4]
.sym 10614 $auto$alumacc.cc:474:replace_alu$875.C[4]
.sym 10617 state[3]
.sym 10619 state[2]
.sym 10623 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 10624 DC$SB_IO_OUT
.sym 10625 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[5]_new_inv_
.sym 10626 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 10630 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 10632 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 10633 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10638 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10639 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10640 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 10641 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398
.sym 10642 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10643 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 10653 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 10667 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 10668 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 10669 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 10671 $0\pixel_bit_counter[3:0][1]
.sym 10677 state[1]
.sym 10678 state[2]
.sym 10679 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4823
.sym 10684 $abc$5345$new_n442_
.sym 10687 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 10688 state[3]
.sym 10689 state[4]
.sym 10690 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 10691 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 10692 state[0]
.sym 10694 cmd_counter[0]
.sym 10698 cmd_counter[1]
.sym 10699 $abc$5345$new_n233_
.sym 10703 state[5]
.sym 10708 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 10710 $abc$5345$new_n233_
.sym 10711 state[2]
.sym 10712 state[3]
.sym 10718 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 10719 state[3]
.sym 10722 state[1]
.sym 10724 state[0]
.sym 10725 $abc$5345$new_n442_
.sym 10728 cmd_counter[0]
.sym 10730 cmd_counter[1]
.sym 10734 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 10737 cmd_counter[0]
.sym 10740 cmd_counter[1]
.sym 10746 state[0]
.sym 10747 state[4]
.sym 10748 state[1]
.sym 10749 state[5]
.sym 10752 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 10753 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 10756 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4823
.sym 10757 CLK$SB_IO_IN_$glb_clk
.sym 10759 pixel_data[14]
.sym 10760 $abc$5345$new_n569_
.sym 10761 pixel_data[10]
.sym 10762 $abc$5345$techmap$shiftx$demo.v:311$156.$7\buffer[15:0][0]_new_
.sym 10763 pixel_data[6]
.sym 10764 $abc$5345$new_n499_
.sym 10765 $abc$5345$techmap$shiftx$demo.v:311$156.$11\buffer[15:0][0]_new_
.sym 10771 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 10775 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4823
.sym 10776 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 10779 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 10783 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10785 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10787 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 10791 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10801 $abc$5345$memory\num_params$rdmux[0][0][0]$b$1098[2]_new_inv_
.sym 10802 state[5]
.sym 10803 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 10804 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 10805 $PACKER_GND_NET
.sym 10806 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10810 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10811 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10814 $abc$5345$new_n233_
.sym 10817 state[2]
.sym 10820 state[4]
.sym 10827 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 10830 $0\dc[0:0]
.sym 10831 $abc$5345$memory\num_params$rdmux[0][0][0]$a$1097[2]_new_
.sym 10834 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10835 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10836 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 10839 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 10840 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10841 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10842 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10846 $abc$5345$new_n233_
.sym 10848 state[2]
.sym 10851 $0\dc[0:0]
.sym 10852 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 10853 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10854 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10858 $PACKER_GND_NET
.sym 10863 $0\dc[0:0]
.sym 10864 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 10865 $abc$5345$memory\num_params$rdmux[0][0][0]$b$1098[2]_new_inv_
.sym 10866 $abc$5345$memory\num_params$rdmux[0][0][0]$a$1097[2]_new_
.sym 10869 state[5]
.sym 10871 state[4]
.sym 10875 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10876 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10877 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 10878 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10879 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10882 $abc$5345$new_n570_
.sym 10883 pixel_data[13]
.sym 10884 $abc$5345$new_n505_
.sym 10885 pixel_data[15]
.sym 10886 pixel_data[5]
.sym 10888 $abc$5345$new_n571_
.sym 10889 pixel_data[7]
.sym 10897 $PACKER_VCC_NET
.sym 10900 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 10901 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 10906 $0\pixel_data[15:0][10]
.sym 10907 param_counter[5]
.sym 10908 params_left[4]
.sym 10910 param_counter[4]
.sym 10913 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 10914 param_counter[6]
.sym 10915 param_counter[3]
.sym 10923 $abc$5345$new_n249_
.sym 10925 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 10926 $abc$5345$new_n239_
.sym 10927 $abc$5345$new_n248_
.sym 10928 $abc$5345$procmux$645.B_AND_S[16]_new_
.sym 10929 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 10932 $abc$5345$sub$demo.v:433$180_Y[2]
.sym 10933 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 10934 $abc$5345$sub$demo.v:433$180_Y[3]
.sym 10935 $abc$5345$sub$demo.v:433$180_Y[4]
.sym 10936 $abc$5345$sub$demo.v:433$180_Y[5]
.sym 10937 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 10943 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10945 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10951 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10954 $abc$5345$new_n247_
.sym 10956 $abc$5345$sub$demo.v:433$180_Y[2]
.sym 10957 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 10959 $abc$5345$procmux$645.B_AND_S[16]_new_
.sym 10962 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10963 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 10964 $abc$5345$new_n239_
.sym 10969 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 10970 $abc$5345$sub$demo.v:433$180_Y[5]
.sym 10974 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 10975 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10976 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10977 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10980 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 10981 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 10982 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 10983 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10986 $abc$5345$sub$demo.v:433$180_Y[4]
.sym 10987 $abc$5345$new_n249_
.sym 10988 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 10989 $abc$5345$new_n247_
.sym 10993 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 10994 $abc$5345$sub$demo.v:433$180_Y[3]
.sym 10998 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 10999 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 11000 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 11001 $abc$5345$new_n248_
.sym 11002 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11005 $abc$5345$new_n289_
.sym 11006 $abc$5345$memory\params$rdmux[0][2][2]$a$1373[7]_new_inv_
.sym 11007 $abc$5345$new_n303_
.sym 11008 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[2]_new_inv_
.sym 11009 $abc$5345$new_n550_
.sym 11010 $0\pixel_data[15:0][14]
.sym 11011 $0\pixel_data[15:0][10]
.sym 11012 $abc$5345$new_n359_
.sym 11020 pixel_data[9]
.sym 11025 param_counter[4]
.sym 11026 DC$SB_IO_OUT
.sym 11046 $abc$5345$new_n249_
.sym 11047 params_left[0]
.sym 11048 params_left[5]
.sym 11049 $abc$5345$new_n257_
.sym 11051 $abc$5345$new_n234_
.sym 11053 $abc$5345$sub$demo.v:433$180_Y[9]
.sym 11054 params_left[2]
.sym 11055 $abc$5345$procmux$645.B_AND_S[27]_new_
.sym 11056 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 11059 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 11060 params_left[3]
.sym 11061 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 11064 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 11066 $abc$5345$new_n248_
.sym 11067 $0\dc[0:0]
.sym 11068 params_left[4]
.sym 11070 $abc$5345$procmux$645.B_AND_S[15]_new_
.sym 11073 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 11077 params_left[1]
.sym 11079 $abc$5345$new_n248_
.sym 11080 $abc$5345$new_n257_
.sym 11081 $abc$5345$new_n249_
.sym 11087 $0\dc[0:0]
.sym 11088 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 11091 params_left[4]
.sym 11092 $abc$5345$new_n234_
.sym 11093 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 11094 params_left[3]
.sym 11097 $abc$5345$sub$demo.v:433$180_Y[9]
.sym 11099 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 11100 $abc$5345$procmux$645.B_AND_S[27]_new_
.sym 11104 $0\dc[0:0]
.sym 11105 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 11109 params_left[2]
.sym 11110 params_left[5]
.sym 11111 params_left[0]
.sym 11112 params_left[1]
.sym 11121 $abc$5345$procmux$645.B_AND_S[15]_new_
.sym 11122 params_left[1]
.sym 11123 params_left[0]
.sym 11124 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 11125 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11129 $abc$5345$memory\params$rdmux[0][2][0]$b$1368[6]_new_
.sym 11130 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 11131 $abc$5345$memory\params$rdmux[0][0][0]$a$1358[6]_new_
.sym 11132 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[6]_new_
.sym 11133 $abc$5345$new_n321_
.sym 11134 $abc$5345$new_n320_
.sym 11144 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 11149 param_counter[2]
.sym 11169 $PACKER_VCC_NET
.sym 11171 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 11176 $abc$5345$new_n235_
.sym 11177 $abc$5345$memory\num_params$rdmux[0][0][0]$a$1097[0]_new_inv_
.sym 11178 params_left[0]
.sym 11180 $abc$5345$sub$demo.v:433$180_Y[0]
.sym 11181 $abc$5345$new_n248_
.sym 11182 $abc$5345$new_n236_
.sym 11183 $abc$5345$new_n237_
.sym 11195 $abc$5345$sub$demo.v:433$180_Y[10]
.sym 11196 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 11208 $abc$5345$memory\num_params$rdmux[0][0][0]$a$1097[0]_new_inv_
.sym 11209 $abc$5345$sub$demo.v:433$180_Y[0]
.sym 11210 $abc$5345$new_n248_
.sym 11211 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 11221 $PACKER_VCC_NET
.sym 11223 params_left[0]
.sym 11227 $abc$5345$sub$demo.v:433$180_Y[10]
.sym 11228 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 11232 $abc$5345$new_n235_
.sym 11234 $abc$5345$new_n237_
.sym 11235 $abc$5345$new_n236_
.sym 11248 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11264 param_counter[0]
.sym 11267 param_counter[1]
.sym 11274 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 12309 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398
.sym 12326 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398
.sym 12335 bit_counter[1]
.sym 12336 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[1]_new_
.sym 12338 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[1]_new_inv_
.sym 12339 $0\bit_counter[2:0][1]
.sym 12340 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[2]_new_
.sym 12341 $abc$5345$new_n552_
.sym 12386 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2032[1]_new_
.sym 12393 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 12396 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 12398 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 12407 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 12408 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[5]_new_
.sym 12434 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[5]_new_
.sym 12435 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 12437 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 12440 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 12441 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[5]_new_
.sym 12442 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 12443 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2032[1]_new_
.sym 12452 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 12455 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 12463 $abc$5345$auto$wreduce.cc:455:run$818[3]_new_inv_
.sym 12464 $abc$5345$new_n558_
.sym 12465 $abc$5345$memory\cmd$rdmux[0][1][0]$b$958[7]_new_inv_
.sym 12466 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[6]_new_inv_
.sym 12467 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[7]_new_inv_
.sym 12468 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[2]_new_
.sym 12469 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[7]_new_inv_
.sym 12470 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[0]_new_
.sym 12483 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4358
.sym 12505 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 12507 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 12512 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 12516 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 12518 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 12519 $abc$5345$procmux$726_Y[3]_new_inv_
.sym 12520 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 12523 $0\pixel_data[15:0][13]
.sym 12541 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 12543 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[6]_new_
.sym 12544 $abc$5345$new_n264_
.sym 12545 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 12546 $abc$5345$new_n274_
.sym 12548 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 12549 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 12551 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 12552 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[1]_new_
.sym 12553 $abc$5345$new_n346_
.sym 12554 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 12555 $abc$5345$new_n272_
.sym 12561 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[2]_new_
.sym 12565 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2032[1]_new_
.sym 12573 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 12574 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 12575 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 12576 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 12579 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 12581 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 12582 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 12586 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 12587 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 12588 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[6]_new_
.sym 12591 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 12592 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 12593 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 12597 $abc$5345$new_n272_
.sym 12599 $abc$5345$new_n264_
.sym 12603 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 12604 $abc$5345$new_n346_
.sym 12605 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[2]_new_
.sym 12606 $abc$5345$new_n274_
.sym 12610 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 12612 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 12615 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 12616 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2032[1]_new_
.sym 12617 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[1]_new_
.sym 12618 $abc$5345$new_n274_
.sym 12622 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 12623 $abc$5345$procmux$664.B_AND_S[5]_new_inv_
.sym 12624 $abc$5345$procmux$667_Y[7]_new_inv_
.sym 12625 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 12626 data[5]
.sym 12627 $abc$5345$procmux$664.B_AND_S[14]_new_
.sym 12628 $abc$5345$procmux$664.B_AND_S[13]_new_
.sym 12629 $abc$5345$procmux$726_Y[3]_new_inv_
.sym 12638 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 12640 $0\pixel_bit_counter[3:0][1]
.sym 12649 $0\pixel_bit_counter[3:0][1]
.sym 12665 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 12666 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 12667 cmd_counter[4]
.sym 12668 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 12669 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 12671 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 12673 cmd_counter[2]
.sym 12674 cmd_counter[3]
.sym 12675 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 12681 cmd_counter[0]
.sym 12682 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 12684 cmd_counter[1]
.sym 12685 $abc$5345$new_n233_
.sym 12687 $PACKER_VCC_NET
.sym 12689 cmd_counter[0]
.sym 12690 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 12696 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 12697 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 12698 $abc$5345$new_n233_
.sym 12699 cmd_counter[0]
.sym 12702 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 12703 cmd_counter[4]
.sym 12704 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 12705 $abc$5345$new_n233_
.sym 12709 $PACKER_VCC_NET
.sym 12711 cmd_counter[0]
.sym 12714 cmd_counter[1]
.sym 12715 $abc$5345$new_n233_
.sym 12716 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 12717 cmd_counter[0]
.sym 12721 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 12723 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 12726 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 12727 $abc$5345$new_n233_
.sym 12728 cmd_counter[2]
.sym 12729 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 12732 cmd_counter[3]
.sym 12733 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 12734 $abc$5345$new_n233_
.sym 12735 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 12739 $abc$5345$new_n233_
.sym 12740 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 12742 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 12743 CLK$SB_IO_IN_$glb_clk
.sym 12745 data[7]
.sym 12746 $abc$5345$procmux$664.B_AND_S[7]_new_
.sym 12747 $abc$5345$shiftx$demo.v:311$156.buffer[0]_new_
.sym 12748 $abc$5345$procmux$687.B_AND_S[43]_new_
.sym 12749 $abc$5345$procmux$664.B_AND_S[6]_new_
.sym 12750 $abc$5345$auto$wreduce.cc:455:run$818[1]_new_inv_
.sym 12751 data[6]
.sym 12760 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4120
.sym 12771 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 12775 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 12786 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 12788 cmd_counter[0]
.sym 12789 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 12792 $PACKER_VCC_NET
.sym 12793 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 12795 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 12799 cmd_counter[1]
.sym 12800 $PACKER_VCC_NET
.sym 12804 cmd_counter[2]
.sym 12813 cmd_counter[3]
.sym 12814 cmd_counter[4]
.sym 12818 $nextpnr_ICESTORM_LC_6$O
.sym 12821 cmd_counter[0]
.sym 12824 $auto$alumacc.cc:474:replace_alu$881.C[2]
.sym 12826 cmd_counter[1]
.sym 12827 $PACKER_VCC_NET
.sym 12830 $auto$alumacc.cc:474:replace_alu$881.C[3]
.sym 12832 $PACKER_VCC_NET
.sym 12833 cmd_counter[2]
.sym 12834 $auto$alumacc.cc:474:replace_alu$881.C[2]
.sym 12836 $auto$alumacc.cc:474:replace_alu$881.C[4]
.sym 12838 cmd_counter[3]
.sym 12839 $PACKER_VCC_NET
.sym 12840 $auto$alumacc.cc:474:replace_alu$881.C[3]
.sym 12844 cmd_counter[4]
.sym 12845 $PACKER_VCC_NET
.sym 12846 $auto$alumacc.cc:474:replace_alu$881.C[4]
.sym 12851 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 12852 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 12855 cmd_counter[0]
.sym 12858 $PACKER_VCC_NET
.sym 12862 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 12863 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 12868 pixel_data[4]
.sym 12869 $abc$5345$new_n500_
.sym 12870 pixel_data[1]
.sym 12871 pixel_data[2]
.sym 12872 pixel_data[11]
.sym 12873 $abc$5345$new_n506_
.sym 12874 pixel_data[3]
.sym 12875 pixel_data[0]
.sym 12881 data[6]
.sym 12902 $0\pixel_data[15:0][14]
.sym 12909 $0\pixel_data[15:0][14]
.sym 12911 $abc$5345$new_n505_
.sym 12913 pixel_data[6]
.sym 12914 $abc$5345$new_n499_
.sym 12915 $abc$5345$new_n571_
.sym 12917 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 12919 $0\pixel_bit_counter[3:0][1]
.sym 12922 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 12925 pixel_data[14]
.sym 12926 $abc$5345$new_n500_
.sym 12929 $0\pixel_data[15:0][10]
.sym 12930 $abc$5345$new_n506_
.sym 12931 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 12933 pixel_data[4]
.sym 12934 $abc$5345$new_n569_
.sym 12935 pixel_data[10]
.sym 12938 $abc$5345$new_n568_
.sym 12942 $0\pixel_data[15:0][14]
.sym 12948 $0\pixel_bit_counter[3:0][1]
.sym 12949 $abc$5345$new_n568_
.sym 12950 pixel_data[10]
.sym 12951 pixel_data[14]
.sym 12956 $0\pixel_data[15:0][10]
.sym 12960 $abc$5345$new_n499_
.sym 12961 $abc$5345$new_n569_
.sym 12962 $abc$5345$new_n500_
.sym 12963 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 12966 $0\pixel_data[15:0][14]
.sym 12972 $0\pixel_bit_counter[3:0][1]
.sym 12973 pixel_data[6]
.sym 12974 pixel_data[4]
.sym 12975 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 12978 $abc$5345$new_n571_
.sym 12979 $abc$5345$new_n506_
.sym 12980 $abc$5345$new_n505_
.sym 12981 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 12988 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398_$glb_ce
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12992 pixel_data[8]
.sym 12993 $abc$5345$new_n393_
.sym 12994 $abc$5345$new_n562_
.sym 12995 $abc$5345$memory\params$rdmux[0][2][2]$a$1373[0]_new_inv_
.sym 12996 $abc$5345$new_n568_
.sym 12997 pixel_data[12]
.sym 12998 $0\pixel_data[15:0][0]
.sym 13004 $0\pixel_data[15:0][11]
.sym 13008 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4132
.sym 13011 $PACKER_VCC_NET
.sym 13015 $0\pixel_data[15:0][13]
.sym 13016 $0\pixel_data[15:0][10]
.sym 13020 param_counter[6]
.sym 13023 param_counter[0]
.sym 13026 param_counter[1]
.sym 13032 $abc$5345$new_n570_
.sym 13039 pixel_data[7]
.sym 13040 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 13041 pixel_data[13]
.sym 13042 $0\pixel_bit_counter[3:0][1]
.sym 13044 pixel_data[11]
.sym 13045 $0\pixel_bit_counter[3:0][1]
.sym 13046 pixel_data[9]
.sym 13049 $0\pixel_data[15:0][15]
.sym 13052 pixel_data[5]
.sym 13054 $0\pixel_data[15:0][13]
.sym 13059 pixel_data[15]
.sym 13065 pixel_data[13]
.sym 13066 pixel_data[9]
.sym 13067 $0\pixel_bit_counter[3:0][1]
.sym 13068 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 13072 $0\pixel_data[15:0][13]
.sym 13077 pixel_data[5]
.sym 13078 pixel_data[7]
.sym 13079 $0\pixel_bit_counter[3:0][1]
.sym 13080 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 13085 $0\pixel_data[15:0][15]
.sym 13091 $0\pixel_data[15:0][13]
.sym 13101 $abc$5345$new_n570_
.sym 13102 pixel_data[11]
.sym 13103 pixel_data[15]
.sym 13104 $0\pixel_bit_counter[3:0][1]
.sym 13107 $0\pixel_data[15:0][15]
.sym 13111 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398_$glb_ce
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13114 $abc$5345$new_n355_
.sym 13115 $0\pixel_data[15:0][15]
.sym 13116 $abc$5345$new_n304_
.sym 13117 $abc$5345$new_n360_
.sym 13118 $abc$5345$new_n561_
.sym 13119 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 13120 $0\pixel_data[15:0][13]
.sym 13121 $abc$5345$new_n291_
.sym 13126 $0\pixel_bit_counter[3:0][1]
.sym 13133 $0\pixel_bit_counter[3:0][1]
.sym 13155 param_counter[4]
.sym 13157 $abc$5345$new_n303_
.sym 13158 $abc$5345$memory\params$rdmux[0][0][0]$a$1358[6]_new_
.sym 13160 param_counter[5]
.sym 13165 param_counter[2]
.sym 13166 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[2]_new_inv_
.sym 13167 param_counter[6]
.sym 13168 param_counter[3]
.sym 13171 $abc$5345$new_n355_
.sym 13172 $abc$5345$memory\params$rdmux[0][2][2]$a$1373[7]_new_inv_
.sym 13174 $abc$5345$new_n360_
.sym 13175 $abc$5345$new_n550_
.sym 13176 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 13178 $abc$5345$new_n359_
.sym 13180 param_counter[6]
.sym 13181 $abc$5345$new_n304_
.sym 13183 param_counter[0]
.sym 13184 param_counter[1]
.sym 13188 param_counter[4]
.sym 13189 $abc$5345$memory\params$rdmux[0][2][2]$a$1373[7]_new_inv_
.sym 13190 param_counter[6]
.sym 13195 param_counter[1]
.sym 13196 param_counter[0]
.sym 13197 param_counter[3]
.sym 13200 param_counter[4]
.sym 13201 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 13202 param_counter[6]
.sym 13203 $abc$5345$new_n304_
.sym 13206 param_counter[2]
.sym 13207 param_counter[3]
.sym 13208 param_counter[0]
.sym 13209 param_counter[1]
.sym 13212 $abc$5345$new_n355_
.sym 13213 param_counter[6]
.sym 13214 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[2]_new_inv_
.sym 13215 param_counter[5]
.sym 13219 param_counter[6]
.sym 13220 $abc$5345$memory\params$rdmux[0][0][0]$a$1358[6]_new_
.sym 13221 $abc$5345$new_n303_
.sym 13224 $abc$5345$new_n550_
.sym 13225 $abc$5345$new_n360_
.sym 13227 $abc$5345$new_n359_
.sym 13230 param_counter[0]
.sym 13232 $abc$5345$new_n304_
.sym 13237 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4960
.sym 13240 $abc$5345$memory\params$rdmux[0][3][2]$a$1385[5]_new_
.sym 13242 param_counter[1]
.sym 13244 $abc$5345$new_n362_
.sym 13249 param_counter[5]
.sym 13279 param_counter[6]
.sym 13281 param_counter[3]
.sym 13283 param_counter[4]
.sym 13285 param_counter[5]
.sym 13289 param_counter[3]
.sym 13290 param_counter[0]
.sym 13293 $abc$5345$new_n359_
.sym 13296 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 13298 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[6]_new_
.sym 13299 param_counter[1]
.sym 13303 $abc$5345$memory\params$rdmux[0][2][0]$b$1368[6]_new_
.sym 13305 $abc$5345$memory\params$rdmux[0][3][2]$a$1385[5]_new_
.sym 13307 $abc$5345$new_n321_
.sym 13318 param_counter[3]
.sym 13319 param_counter[0]
.sym 13320 $abc$5345$memory\params$rdmux[0][3][2]$a$1385[5]_new_
.sym 13323 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 13324 param_counter[5]
.sym 13325 $abc$5345$new_n359_
.sym 13329 param_counter[5]
.sym 13330 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[6]_new_
.sym 13331 param_counter[4]
.sym 13332 $abc$5345$memory\params$rdmux[0][2][0]$b$1368[6]_new_
.sym 13335 param_counter[3]
.sym 13336 param_counter[1]
.sym 13338 param_counter[0]
.sym 13341 param_counter[5]
.sym 13342 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[6]_new_
.sym 13343 param_counter[4]
.sym 13347 $abc$5345$new_n321_
.sym 13348 param_counter[6]
.sym 13349 $abc$5345$memory\params$rdmux[0][3][2]$a$1385[5]_new_
.sym 13350 param_counter[3]
.sym 13373 param_counter[2]
.sym 13377 param_counter[3]
.sym 13378 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 13379 param_counter[4]
.sym 13381 param_counter[5]
.sym 13383 param_counter[6]
.sym 14446 $0\bit_counter[2:0][2]
.sym 14447 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 14448 $0\bit_counter[2:0][0]
.sym 14449 bit_counter[2]
.sym 14450 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 14451 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4358
.sym 14458 $0\pixel_data[15:0][15]
.sym 14494 bit_counter[1]
.sym 14497 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4358
.sym 14500 $abc$5345$new_n552_
.sym 14503 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 14505 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14511 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[1]_new_
.sym 14513 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 14514 $0\bit_counter[2:0][1]
.sym 14515 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14517 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14520 $0\bit_counter[2:0][1]
.sym 14525 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 14526 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14527 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14528 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14537 $abc$5345$new_n552_
.sym 14538 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[1]_new_
.sym 14540 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 14546 bit_counter[1]
.sym 14549 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14550 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14551 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 14552 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14555 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14556 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 14557 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14558 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14565 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4358
.sym 14566 CLK$SB_IO_IN_$glb_clk
.sym 14572 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4733
.sym 14573 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 14574 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 14575 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4702
.sym 14576 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4327
.sym 14577 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 14578 $abc$5345$auto$wreduce.cc:455:run$816[1]_new_inv_
.sym 14579 $abc$5345$auto$wreduce.cc:455:run$816[3]_new_inv_
.sym 14594 $0\pixel_bit_counter[3:0][1]
.sym 14611 $PACKER_VCC_NET
.sym 14614 $0\bit_counter[2:0][1]
.sym 14616 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[2]_new_
.sym 14626 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 14628 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 14629 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[1]_new_inv_
.sym 14632 $abc$5345$auto$wreduce.cc:455:run$816[1]_new_inv_
.sym 14633 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 14635 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 14649 $abc$5345$new_n559_
.sym 14650 $abc$5345$new_n558_
.sym 14652 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[6]_new_
.sym 14655 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[7]_new_inv_
.sym 14658 $0\pixel_bit_counter[3:0][1]
.sym 14659 $abc$5345$memory\cmd$rdmux[0][1][0]$b$958[7]_new_inv_
.sym 14666 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 14667 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 14668 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14670 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 14671 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14673 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 14674 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 14676 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14678 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14679 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14682 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 14683 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 14684 $0\pixel_bit_counter[3:0][1]
.sym 14685 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 14688 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14689 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 14690 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14691 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14694 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14696 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14700 $abc$5345$memory\cmd$rdmux[0][1][0]$b$958[7]_new_inv_
.sym 14701 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 14702 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[6]_new_
.sym 14703 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14706 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[7]_new_inv_
.sym 14707 $abc$5345$memory\cmd$rdmux[0][1][0]$b$958[7]_new_inv_
.sym 14708 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 14709 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14714 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 14715 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14718 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 14719 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 14720 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14724 $abc$5345$new_n558_
.sym 14725 $abc$5345$new_n559_
.sym 14726 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 14731 $abc$5345$procmux$664.B_AND_S[11]_new_
.sym 14732 $abc$5345$procmux$664.B_AND_S[9]_new_
.sym 14733 MOSI$SB_IO_OUT
.sym 14734 $abc$5345$new_n547_
.sym 14735 $abc$5345$procmux$664.B_AND_S[2]_new_inv_
.sym 14736 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 14737 $abc$5345$techmap$shiftx$demo.v:330$160.$4\buffer[7:0][1]_new_
.sym 14738 $abc$5345$new_n572_
.sym 14752 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 14754 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 14755 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 14761 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 14763 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 14766 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[0]_new_
.sym 14772 data[7]
.sym 14773 $0\pixel_data[15:0][13]
.sym 14774 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 14775 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 14776 data[5]
.sym 14777 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[2]_new_
.sym 14778 data[6]
.sym 14779 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 14780 $abc$5345$auto$wreduce.cc:455:run$818[3]_new_inv_
.sym 14781 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 14782 DC$SB_IO_OUT
.sym 14783 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[6]_new_inv_
.sym 14784 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[7]_new_inv_
.sym 14785 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14786 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14787 $abc$5345$auto$wreduce.cc:455:run$816[3]_new_inv_
.sym 14788 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 14790 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 14792 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 14795 $abc$5345$new_n272_
.sym 14796 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 14797 $abc$5345$procmux$664.B_AND_S[5]_new_inv_
.sym 14799 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 14800 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[5]_new_inv_
.sym 14802 $abc$5345$procmux$664.B_AND_S[13]_new_
.sym 14806 $abc$5345$new_n272_
.sym 14807 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 14808 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[7]_new_inv_
.sym 14811 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 14812 data[5]
.sym 14813 $0\pixel_data[15:0][13]
.sym 14814 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 14817 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 14818 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[7]_new_inv_
.sym 14819 data[7]
.sym 14820 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[5]_new_inv_
.sym 14823 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 14824 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 14825 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[2]_new_
.sym 14826 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 14831 $abc$5345$procmux$664.B_AND_S[5]_new_inv_
.sym 14832 $abc$5345$procmux$664.B_AND_S[13]_new_
.sym 14835 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 14836 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[6]_new_inv_
.sym 14837 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 14838 data[6]
.sym 14841 data[5]
.sym 14842 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[5]_new_inv_
.sym 14843 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 14844 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 14847 DC$SB_IO_OUT
.sym 14848 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 14849 $abc$5345$auto$wreduce.cc:455:run$818[3]_new_inv_
.sym 14850 $abc$5345$auto$wreduce.cc:455:run$816[3]_new_inv_
.sym 14851 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14854 $abc$5345$procmux$664.B_AND_S[1]_new_inv_
.sym 14855 data[4]
.sym 14856 $abc$5345$procmux$664.B_AND_S[4]_new_inv_
.sym 14857 data[3]
.sym 14858 $abc$5345$procmux$667_Y[0]_new_inv_
.sym 14859 $abc$5345$procmux$664.B_AND_S[12]_new_
.sym 14860 $abc$5345$procmux$664.B_AND_S[3]_new_
.sym 14861 data[1]
.sym 14868 DC$SB_IO_OUT
.sym 14871 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 14874 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 14877 MOSI$SB_IO_OUT
.sym 14880 $PACKER_VCC_NET
.sym 14881 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 14884 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[3]_new_inv_
.sym 14889 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 14897 $abc$5345$procmux$667_Y[7]_new_inv_
.sym 14899 $abc$5345$procmux$664.B_AND_S[6]_new_
.sym 14900 $abc$5345$procmux$664.B_AND_S[14]_new_
.sym 14902 $0\pixel_bit_counter[3:0][1]
.sym 14903 data[7]
.sym 14906 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 14907 $abc$5345$auto$wreduce.cc:455:run$816[1]_new_inv_
.sym 14908 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 14909 data[6]
.sym 14912 $0\pixel_data[15:0][15]
.sym 14913 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 14914 $abc$5345$techmap$shiftx$demo.v:311$156.$7\buffer[15:0][0]_new_
.sym 14915 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 14917 $abc$5345$techmap$shiftx$demo.v:311$156.$11\buffer[15:0][0]_new_
.sym 14918 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 14920 $abc$5345$procmux$664.B_AND_S[7]_new_
.sym 14921 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 14922 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 14923 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 14924 $abc$5345$auto$wreduce.cc:455:run$818[1]_new_inv_
.sym 14925 $0\pixel_data[15:0][14]
.sym 14926 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 14928 $abc$5345$procmux$667_Y[7]_new_inv_
.sym 14930 $abc$5345$procmux$664.B_AND_S[7]_new_
.sym 14931 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 14934 $0\pixel_data[15:0][15]
.sym 14935 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 14936 data[7]
.sym 14937 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 14940 $abc$5345$techmap$shiftx$demo.v:311$156.$11\buffer[15:0][0]_new_
.sym 14941 $abc$5345$techmap$shiftx$demo.v:311$156.$7\buffer[15:0][0]_new_
.sym 14942 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 14946 $abc$5345$auto$wreduce.cc:455:run$816[1]_new_inv_
.sym 14947 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 14948 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 14949 $abc$5345$auto$wreduce.cc:455:run$818[1]_new_inv_
.sym 14952 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 14953 $0\pixel_data[15:0][14]
.sym 14954 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 14955 data[6]
.sym 14958 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 14959 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 14960 $0\pixel_bit_counter[3:0][1]
.sym 14961 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 14965 $abc$5345$procmux$664.B_AND_S[14]_new_
.sym 14966 $abc$5345$procmux$664.B_AND_S[6]_new_
.sym 14974 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14977 $abc$5345$memory\params$rdmux[0][0][0]$a$1358[4]_new_inv_
.sym 14978 pixel_data[9]
.sym 14979 $abc$5345$procmux$664.B_AND_S[0]_new_inv_
.sym 14980 $abc$5345$new_n556_
.sym 14981 $0\pixel_data[15:0][1]
.sym 14983 $0\pixel_data[15:0][12]
.sym 14984 $PACKER_VCC_NET
.sym 14999 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 15004 $0\pixel_data[15:0][0]
.sym 15006 $0\pixel_data[15:0][10]
.sym 15008 $PACKER_VCC_NET
.sym 15020 pixel_data[1]
.sym 15025 $0\pixel_data[15:0][0]
.sym 15028 $0\pixel_bit_counter[3:0][1]
.sym 15030 $0\pixel_data[15:0][11]
.sym 15032 pixel_data[3]
.sym 15033 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 15037 pixel_data[2]
.sym 15046 $0\pixel_data[15:0][1]
.sym 15047 $0\pixel_data[15:0][10]
.sym 15048 $0\pixel_data[15:0][12]
.sym 15049 pixel_data[0]
.sym 15054 $0\pixel_data[15:0][12]
.sym 15057 pixel_data[2]
.sym 15058 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 15059 $0\pixel_bit_counter[3:0][1]
.sym 15060 pixel_data[0]
.sym 15066 $0\pixel_data[15:0][1]
.sym 15070 $0\pixel_data[15:0][10]
.sym 15078 $0\pixel_data[15:0][11]
.sym 15081 pixel_data[3]
.sym 15082 pixel_data[1]
.sym 15083 $0\pixel_bit_counter[3:0][1]
.sym 15084 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 15088 $0\pixel_data[15:0][11]
.sym 15093 $0\pixel_data[15:0][0]
.sym 15097 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398_$glb_ce
.sym 15098 CLK$SB_IO_IN_$glb_clk
.sym 15100 $abc$5345$memory\params$rdmux[0][3][3]$a$1388[1]_new_
.sym 15101 $abc$5345$new_n387_
.sym 15102 $abc$5345$new_n329_
.sym 15103 $abc$5345$new_n374_
.sym 15104 $abc$5345$new_n330_
.sym 15105 $abc$5345$new_n563_
.sym 15106 $abc$5345$memory\params$rdmux[0][1][0]$b$1362[4]_new_inv_
.sym 15107 $abc$5345$new_n376_
.sym 15125 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 15127 $abc$5345$new_n288_
.sym 15132 param_counter[2]
.sym 15134 param_counter[3]
.sym 15141 param_counter[3]
.sym 15142 pixel_data[8]
.sym 15143 param_counter[2]
.sym 15145 $abc$5345$memory\params$rdmux[0][2][2]$a$1373[0]_new_inv_
.sym 15146 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 15147 $0\pixel_data[15:0][12]
.sym 15151 $abc$5345$new_n393_
.sym 15153 $abc$5345$new_n561_
.sym 15154 $0\pixel_bit_counter[3:0][1]
.sym 15155 pixel_data[12]
.sym 15159 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 15160 $abc$5345$new_n562_
.sym 15161 param_counter[6]
.sym 15164 $0\pixel_data[15:0][0]
.sym 15167 param_counter[1]
.sym 15169 param_counter[0]
.sym 15170 $abc$5345$new_n563_
.sym 15171 param_counter[4]
.sym 15180 $0\pixel_data[15:0][0]
.sym 15186 $abc$5345$memory\params$rdmux[0][2][2]$a$1373[0]_new_inv_
.sym 15187 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 15188 param_counter[6]
.sym 15189 param_counter[4]
.sym 15192 $abc$5345$new_n561_
.sym 15193 param_counter[3]
.sym 15194 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 15195 param_counter[2]
.sym 15198 param_counter[2]
.sym 15199 param_counter[0]
.sym 15200 param_counter[3]
.sym 15201 param_counter[1]
.sym 15204 pixel_data[8]
.sym 15205 $0\pixel_bit_counter[3:0][1]
.sym 15206 pixel_data[12]
.sym 15207 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 15212 $0\pixel_data[15:0][12]
.sym 15216 $abc$5345$new_n562_
.sym 15217 $abc$5345$new_n563_
.sym 15218 $abc$5345$new_n393_
.sym 15219 param_counter[6]
.sym 15220 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398_$glb_ce
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15223 $abc$5345$new_n306_
.sym 15224 $abc$5345$new_n361_
.sym 15225 $abc$5345$new_n377_
.sym 15226 $abc$5345$new_n293_
.sym 15227 $abc$5345$new_n328_
.sym 15228 $abc$5345$new_n292_
.sym 15229 $abc$5345$new_n315_
.sym 15230 $abc$5345$new_n295_
.sym 15250 $abc$5345$new_n362_
.sym 15255 param_counter[0]
.sym 15264 $abc$5345$new_n289_
.sym 15267 $abc$5345$memory\params$rdmux[0][3][2]$a$1385[5]_new_
.sym 15269 param_counter[5]
.sym 15271 $abc$5345$new_n362_
.sym 15272 $abc$5345$new_n355_
.sym 15273 param_counter[6]
.sym 15274 $abc$5345$new_n303_
.sym 15277 param_counter[1]
.sym 15279 $abc$5345$new_n291_
.sym 15280 $abc$5345$new_n306_
.sym 15282 $abc$5345$new_n377_
.sym 15283 $abc$5345$new_n293_
.sym 15286 $abc$5345$new_n320_
.sym 15288 $abc$5345$new_n285_
.sym 15289 $abc$5345$new_n361_
.sym 15290 param_counter[0]
.sym 15291 $abc$5345$new_n391_
.sym 15292 param_counter[2]
.sym 15293 $abc$5345$new_n292_
.sym 15294 $abc$5345$new_n315_
.sym 15297 $abc$5345$new_n306_
.sym 15298 param_counter[0]
.sym 15299 param_counter[1]
.sym 15300 param_counter[2]
.sym 15303 $abc$5345$new_n285_
.sym 15304 $abc$5345$new_n289_
.sym 15305 $abc$5345$new_n293_
.sym 15306 $abc$5345$new_n291_
.sym 15309 param_counter[6]
.sym 15310 $abc$5345$memory\params$rdmux[0][3][2]$a$1385[5]_new_
.sym 15311 $abc$5345$new_n306_
.sym 15315 $abc$5345$new_n362_
.sym 15316 $abc$5345$new_n361_
.sym 15318 $abc$5345$new_n291_
.sym 15321 $abc$5345$new_n391_
.sym 15322 $abc$5345$new_n355_
.sym 15323 $abc$5345$new_n377_
.sym 15324 param_counter[5]
.sym 15328 param_counter[1]
.sym 15329 param_counter[0]
.sym 15333 $abc$5345$new_n289_
.sym 15334 $abc$5345$new_n315_
.sym 15335 $abc$5345$new_n320_
.sym 15336 $abc$5345$new_n303_
.sym 15339 param_counter[0]
.sym 15340 $abc$5345$new_n292_
.sym 15341 param_counter[2]
.sym 15342 param_counter[1]
.sym 15346 $abc$5345$new_n285_
.sym 15347 $abc$5345$new_n288_
.sym 15348 param_counter[0]
.sym 15349 $abc$5345$new_n391_
.sym 15351 $abc$5345$new_n286_
.sym 15372 param_counter[1]
.sym 15378 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4960
.sym 15389 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4960
.sym 15395 param_counter[4]
.sym 15397 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 15399 param_counter[2]
.sym 15405 param_counter[0]
.sym 15416 param_counter[1]
.sym 15422 param_counter[0]
.sym 15423 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 15440 param_counter[2]
.sym 15441 param_counter[1]
.sym 15453 param_counter[1]
.sym 15462 param_counter[2]
.sym 15463 param_counter[1]
.sym 15464 param_counter[4]
.sym 15465 param_counter[0]
.sym 15466 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4960
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15483 param_counter[1]
.sym 15487 param_counter[6]
.sym 15492 param_counter[0]
.sym 15604 CS$SB_IO_OUT
.sym 16553 $0\pixel_bit_counter[3:0][1]
.sym 16556 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4733
.sym 16559 bit_counter[0]
.sym 16560 pixel_bit_counter[1]
.sym 16564 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4327
.sym 16576 $PACKER_VCC_NET
.sym 16595 bit_counter[1]
.sym 16599 $0\bit_counter[2:0][0]
.sym 16606 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 16607 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4327
.sym 16608 bit_counter[2]
.sym 16609 $PACKER_VCC_NET
.sym 16613 $0\bit_counter[2:0][2]
.sym 16617 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 16622 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4327
.sym 16625 bit_counter[0]
.sym 16627 $nextpnr_ICESTORM_LC_8$O
.sym 16629 bit_counter[0]
.sym 16633 $auto$alumacc.cc:474:replace_alu$887.C[2]
.sym 16635 bit_counter[1]
.sym 16636 $PACKER_VCC_NET
.sym 16640 bit_counter[2]
.sym 16641 $PACKER_VCC_NET
.sym 16643 $auto$alumacc.cc:474:replace_alu$887.C[2]
.sym 16647 $0\bit_counter[2:0][2]
.sym 16653 bit_counter[0]
.sym 16655 $PACKER_VCC_NET
.sym 16659 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 16664 $0\bit_counter[2:0][0]
.sym 16670 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4327
.sym 16671 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 16674 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4327
.sym 16675 CLK$SB_IO_IN_$glb_clk
.sym 16683 $0\pixel_bit_counter[3:0][2]
.sym 16684 $0\pixel_bit_counter[3:0][3]
.sym 16685 pixel_bit_counter[3]
.sym 16686 pixel_bit_counter[0]
.sym 16687 $0\pixel_bit_counter[3:0][0]
.sym 16688 pixel_bit_counter[2]
.sym 16727 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 16738 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 16761 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 16763 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 16764 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 16775 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 16777 $0\pixel_bit_counter[3:0][3]
.sym 16780 $0\pixel_bit_counter[3:0][0]
.sym 16783 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 16784 $0\pixel_bit_counter[3:0][2]
.sym 16785 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4702
.sym 16786 $0\bit_counter[2:0][1]
.sym 16793 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4702
.sym 16794 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 16798 $0\pixel_bit_counter[3:0][0]
.sym 16804 $0\pixel_bit_counter[3:0][3]
.sym 16809 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 16810 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 16815 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 16816 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 16823 $0\pixel_bit_counter[3:0][2]
.sym 16827 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 16828 $0\bit_counter[2:0][1]
.sym 16830 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 16833 $0\bit_counter[2:0][1]
.sym 16834 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 16835 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 16837 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4702
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16840 $abc$5345$new_n512_
.sym 16844 $abc$5345$shiftx$demo.v:330$160.buffer[0]_new_
.sym 16845 data[2]
.sym 16847 $abc$5345$new_n511_
.sym 16854 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 16857 $PACKER_VCC_NET
.sym 16864 param_counter[6]
.sym 16865 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 16870 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 16875 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 16882 $0\bit_counter[2:0][1]
.sym 16883 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 16884 data[3]
.sym 16885 data[5]
.sym 16887 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 16888 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[1]_new_inv_
.sym 16889 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 16890 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[2]_new_
.sym 16892 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 16893 $0\pixel_data[15:0][10]
.sym 16894 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 16895 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 16896 data[1]
.sym 16897 data[7]
.sym 16899 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[3]_new_inv_
.sym 16901 DC$SB_IO_OUT
.sym 16902 data[2]
.sym 16903 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 16904 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 16907 $abc$5345$shiftx$demo.v:311$156.buffer[0]_new_
.sym 16908 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4120
.sym 16909 $abc$5345$shiftx$demo.v:330$160.buffer[0]_new_
.sym 16910 data[2]
.sym 16912 $abc$5345$new_n572_
.sym 16914 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 16915 data[3]
.sym 16916 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[3]_new_inv_
.sym 16917 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 16920 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[1]_new_inv_
.sym 16921 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 16922 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 16923 data[1]
.sym 16926 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 16927 $abc$5345$shiftx$demo.v:311$156.buffer[0]_new_
.sym 16928 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 16929 $abc$5345$shiftx$demo.v:330$160.buffer[0]_new_
.sym 16932 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 16933 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[2]_new_
.sym 16934 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 16935 data[2]
.sym 16938 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 16939 $0\pixel_data[15:0][10]
.sym 16940 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 16941 data[2]
.sym 16945 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 16947 DC$SB_IO_OUT
.sym 16950 $abc$5345$new_n572_
.sym 16951 $0\bit_counter[2:0][1]
.sym 16952 data[7]
.sym 16953 data[3]
.sym 16956 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 16957 data[5]
.sym 16958 $0\bit_counter[2:0][1]
.sym 16959 data[1]
.sym 16960 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4120
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16969 data[0]
.sym 16981 $0\pixel_data[15:0][10]
.sym 16984 $0\bit_counter[2:0][1]
.sym 16986 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[2]_new_
.sym 16987 DC$SB_IO_OUT
.sym 16994 pixel_data[9]
.sym 16995 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 17005 data[4]
.sym 17006 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 17008 $0\pixel_data[15:0][1]
.sym 17009 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 17010 $0\pixel_data[15:0][12]
.sym 17011 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 17012 $abc$5345$procmux$664.B_AND_S[11]_new_
.sym 17013 $abc$5345$procmux$664.B_AND_S[9]_new_
.sym 17014 $abc$5345$procmux$664.B_AND_S[4]_new_inv_
.sym 17015 data[3]
.sym 17019 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[0]_new_
.sym 17020 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 17022 $0\pixel_data[15:0][11]
.sym 17023 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 17026 $abc$5345$procmux$664.B_AND_S[3]_new_
.sym 17028 $abc$5345$procmux$664.B_AND_S[1]_new_inv_
.sym 17029 data[4]
.sym 17031 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 17033 $abc$5345$procmux$664.B_AND_S[12]_new_
.sym 17034 data[0]
.sym 17035 data[1]
.sym 17037 data[1]
.sym 17038 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 17039 $0\pixel_data[15:0][1]
.sym 17040 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 17045 $abc$5345$procmux$664.B_AND_S[4]_new_inv_
.sym 17046 $abc$5345$procmux$664.B_AND_S[12]_new_
.sym 17049 $0\pixel_data[15:0][12]
.sym 17050 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 17051 data[4]
.sym 17052 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 17055 $abc$5345$procmux$664.B_AND_S[11]_new_
.sym 17056 $abc$5345$procmux$664.B_AND_S[3]_new_
.sym 17061 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 17062 data[0]
.sym 17063 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[0]_new_
.sym 17067 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 17068 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 17069 data[4]
.sym 17070 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 17073 $0\pixel_data[15:0][11]
.sym 17074 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 17075 data[3]
.sym 17076 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 17081 $abc$5345$procmux$664.B_AND_S[1]_new_inv_
.sym 17082 $abc$5345$procmux$664.B_AND_S[9]_new_
.sym 17083 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17087 $abc$5345$memory\params$rdmux[0][3][1]$b$1383[3]_new_
.sym 17088 $0\pixel_data[15:0][11]
.sym 17089 $abc$5345$new_n337_
.sym 17090 $abc$5345$memory\params$rdmux[0][2][1]$a$1370[1]_new_
.sym 17091 $abc$5345$new_n340_
.sym 17093 $abc$5345$new_n338_
.sym 17107 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 17110 $abc$5345$new_n306_
.sym 17116 param_counter[5]
.sym 17121 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[3]_new_inv_
.sym 17130 $abc$5345$new_n374_
.sym 17133 $abc$5345$memory\params$rdmux[0][1][0]$b$1362[4]_new_inv_
.sym 17134 $abc$5345$new_n376_
.sym 17136 param_counter[6]
.sym 17137 $abc$5345$new_n329_
.sym 17139 $abc$5345$new_n330_
.sym 17141 data[0]
.sym 17142 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 17145 $0\pixel_data[15:0][0]
.sym 17147 $0\pixel_data[15:0][1]
.sym 17148 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 17150 $abc$5345$new_n316_
.sym 17151 $abc$5345$memory\params$rdmux[0][0][0]$a$1358[4]_new_inv_
.sym 17154 $abc$5345$new_n556_
.sym 17155 $abc$5345$memory\params$rdmux[0][2][1]$a$1370[1]_new_
.sym 17156 param_counter[4]
.sym 17158 param_counter[5]
.sym 17160 $abc$5345$memory\params$rdmux[0][1][0]$b$1362[4]_new_inv_
.sym 17161 $abc$5345$new_n316_
.sym 17162 param_counter[5]
.sym 17163 $abc$5345$new_n329_
.sym 17167 $0\pixel_data[15:0][1]
.sym 17172 $0\pixel_data[15:0][0]
.sym 17173 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 17174 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 17175 data[0]
.sym 17178 $abc$5345$memory\params$rdmux[0][2][1]$a$1370[1]_new_
.sym 17179 param_counter[4]
.sym 17180 $abc$5345$new_n374_
.sym 17181 param_counter[5]
.sym 17184 $abc$5345$new_n556_
.sym 17185 $abc$5345$new_n376_
.sym 17186 param_counter[6]
.sym 17187 $abc$5345$new_n330_
.sym 17197 $abc$5345$memory\params$rdmux[0][0][0]$a$1358[4]_new_inv_
.sym 17198 param_counter[6]
.sym 17199 $abc$5345$new_n330_
.sym 17206 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4398_$glb_ce
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17209 $abc$5345$new_n336_
.sym 17211 $abc$5345$new_n341_
.sym 17212 $abc$5345$new_n335_
.sym 17213 $abc$5345$memory\params$rdmux[0][3][0]$b$1380[4]_new_
.sym 17214 $abc$5345$new_n388_
.sym 17215 $abc$5345$new_n342_
.sym 17216 $abc$5345$new_n316_
.sym 17235 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 17236 param_counter[1]
.sym 17237 param_counter[0]
.sym 17238 param_counter[2]
.sym 17240 param_counter[3]
.sym 17242 param_counter[4]
.sym 17244 param_counter[5]
.sym 17250 $abc$5345$memory\params$rdmux[0][3][3]$a$1388[1]_new_
.sym 17252 $abc$5345$new_n377_
.sym 17253 param_counter[4]
.sym 17254 param_counter[2]
.sym 17255 $abc$5345$new_n292_
.sym 17256 param_counter[3]
.sym 17259 $abc$5345$new_n361_
.sym 17260 $abc$5345$new_n329_
.sym 17261 param_counter[1]
.sym 17262 $abc$5345$new_n328_
.sym 17264 param_counter[3]
.sym 17267 $abc$5345$new_n387_
.sym 17268 $abc$5345$new_n288_
.sym 17270 param_counter[6]
.sym 17271 $abc$5345$new_n388_
.sym 17273 $abc$5345$new_n362_
.sym 17276 param_counter[5]
.sym 17277 $abc$5345$new_n331_
.sym 17278 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 17279 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 17280 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 17281 $abc$5345$memory\params$rdmux[0][3][0]$a$1379[5]_new_inv_
.sym 17284 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 17285 param_counter[2]
.sym 17289 param_counter[5]
.sym 17290 $abc$5345$memory\params$rdmux[0][3][3]$a$1388[1]_new_
.sym 17291 $abc$5345$new_n362_
.sym 17292 param_counter[3]
.sym 17295 param_counter[1]
.sym 17296 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 17297 $abc$5345$new_n288_
.sym 17301 $abc$5345$new_n329_
.sym 17302 $abc$5345$memory\params$rdmux[0][3][3]$a$1388[1]_new_
.sym 17303 $abc$5345$new_n292_
.sym 17307 param_counter[6]
.sym 17308 param_counter[4]
.sym 17309 $abc$5345$new_n331_
.sym 17310 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 17313 $abc$5345$new_n388_
.sym 17314 param_counter[3]
.sym 17315 $abc$5345$new_n387_
.sym 17316 $abc$5345$memory\params$rdmux[0][3][0]$a$1379[5]_new_inv_
.sym 17320 param_counter[3]
.sym 17321 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 17322 $abc$5345$new_n328_
.sym 17326 $abc$5345$new_n377_
.sym 17327 $abc$5345$new_n328_
.sym 17328 $abc$5345$new_n361_
.sym 17333 $abc$5345$new_n343_
.sym 17335 $abc$5345$new_n331_
.sym 17336 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 17337 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[3]_new_inv_
.sym 17338 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 17339 $abc$5345$memory\params$rdmux[0][3][0]$a$1379[5]_new_inv_
.sym 17349 param_counter[1]
.sym 17356 param_counter[6]
.sym 17375 param_counter[0]
.sym 17378 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 17380 $abc$5345$new_n316_
.sym 17382 $abc$5345$new_n288_
.sym 17386 $abc$5345$new_n292_
.sym 17392 $abc$5345$new_n293_
.sym 17393 param_counter[4]
.sym 17394 param_counter[1]
.sym 17395 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 17396 $abc$5345$new_n295_
.sym 17399 param_counter[2]
.sym 17400 param_counter[3]
.sym 17401 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 17402 param_counter[5]
.sym 17406 param_counter[4]
.sym 17408 param_counter[3]
.sym 17412 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 17413 param_counter[4]
.sym 17414 $abc$5345$new_n295_
.sym 17415 param_counter[5]
.sym 17418 $abc$5345$new_n292_
.sym 17419 param_counter[2]
.sym 17421 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 17424 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 17425 param_counter[5]
.sym 17426 $abc$5345$new_n295_
.sym 17427 param_counter[4]
.sym 17430 param_counter[0]
.sym 17431 param_counter[1]
.sym 17432 $abc$5345$new_n288_
.sym 17433 param_counter[2]
.sym 17437 param_counter[4]
.sym 17439 param_counter[3]
.sym 17442 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 17443 $abc$5345$new_n316_
.sym 17444 $abc$5345$new_n292_
.sym 17445 $abc$5345$new_n293_
.sym 17448 param_counter[2]
.sym 17451 param_counter[3]
.sym 17457 param_counter[2]
.sym 17458 param_counter[3]
.sym 17459 param_counter[4]
.sym 17460 param_counter[5]
.sym 17461 param_counter[6]
.sym 17480 param_counter[4]
.sym 17501 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[3]_new_inv_
.sym 17506 param_counter[0]
.sym 17507 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 17509 param_counter[1]
.sym 17513 $PACKER_VCC_NET
.sym 17517 param_counter[5]
.sym 17521 $abc$5345$new_n288_
.sym 17522 param_counter[2]
.sym 17523 param_counter[3]
.sym 17524 param_counter[4]
.sym 17525 $abc$5345$new_n286_
.sym 17526 param_counter[6]
.sym 17529 $abc$5345$new_n286_
.sym 17530 param_counter[6]
.sym 17531 param_counter[1]
.sym 17532 param_counter[5]
.sym 17535 param_counter[4]
.sym 17538 param_counter[3]
.sym 17542 $PACKER_VCC_NET
.sym 17544 param_counter[0]
.sym 17547 param_counter[2]
.sym 17548 param_counter[1]
.sym 17549 param_counter[0]
.sym 17550 $abc$5345$new_n288_
.sym 17560 $abc$5345$new_n288_
.sym 17561 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[3]_new_inv_
.sym 17575 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 17593 param_counter[3]
.sym 17601 param_counter[2]
.sym 17602 param_counter[2]
.sym 17608 param_counter[5]
.sym 18703 $0\pixel_bit_counter[3:0][1]
.sym 18709 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 18714 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4733
.sym 18726 pixel_bit_counter[1]
.sym 18727 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4733
.sym 18737 pixel_bit_counter[1]
.sym 18756 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4733
.sym 18774 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 18779 $0\pixel_bit_counter[3:0][1]
.sym 18782 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4733
.sym 18783 CLK$SB_IO_IN_$glb_clk
.sym 18822 $0\pixel_bit_counter[3:0][1]
.sym 18850 data[6]
.sym 18867 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 18868 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 18871 pixel_bit_counter[0]
.sym 18872 $PACKER_VCC_NET
.sym 18873 pixel_bit_counter[1]
.sym 18878 pixel_bit_counter[3]
.sym 18879 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 18880 $PACKER_VCC_NET
.sym 18881 pixel_bit_counter[2]
.sym 18898 $nextpnr_ICESTORM_LC_10$O
.sym 18900 pixel_bit_counter[0]
.sym 18904 $auto$alumacc.cc:474:replace_alu$884.C[2]
.sym 18906 $PACKER_VCC_NET
.sym 18907 pixel_bit_counter[1]
.sym 18910 $auto$alumacc.cc:474:replace_alu$884.C[3]
.sym 18912 $PACKER_VCC_NET
.sym 18913 pixel_bit_counter[2]
.sym 18914 $auto$alumacc.cc:474:replace_alu$884.C[2]
.sym 18917 pixel_bit_counter[3]
.sym 18919 $PACKER_VCC_NET
.sym 18920 $auto$alumacc.cc:474:replace_alu$884.C[3]
.sym 18923 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 18931 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 18936 $PACKER_VCC_NET
.sym 18938 pixel_bit_counter[0]
.sym 18942 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 18991 $0\bit_counter[2:0][1]
.sym 18992 $abc$5345$new_n547_
.sym 18994 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 18995 $abc$5345$techmap$shiftx$demo.v:330$160.$4\buffer[7:0][1]_new_
.sym 18997 $abc$5345$new_n512_
.sym 19000 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 19001 $abc$5345$procmux$664.B_AND_S[2]_new_inv_
.sym 19003 data[0]
.sym 19004 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 19006 data[4]
.sym 19007 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 19010 data[2]
.sym 19011 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 19015 data[6]
.sym 19020 $abc$5345$new_n511_
.sym 19022 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 19023 data[6]
.sym 19024 $0\bit_counter[2:0][1]
.sym 19025 data[4]
.sym 19046 $abc$5345$techmap$shiftx$demo.v:330$160.$4\buffer[7:0][1]_new_
.sym 19047 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 19048 $abc$5345$new_n511_
.sym 19049 $abc$5345$new_n512_
.sym 19052 $abc$5345$procmux$664.B_AND_S[2]_new_inv_
.sym 19053 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 19054 $abc$5345$new_n547_
.sym 19055 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 19064 data[0]
.sym 19065 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 19066 data[2]
.sym 19067 $0\bit_counter[2:0][1]
.sym 19068 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 19069 CLK$SB_IO_IN_$glb_clk
.sym 19086 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 19096 $0\pixel_bit_counter[3:0][1]
.sym 19114 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 19116 $abc$5345$procmux$667_Y[0]_new_inv_
.sym 19128 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 19138 $abc$5345$procmux$664.B_AND_S[0]_new_inv_
.sym 19181 $abc$5345$procmux$667_Y[0]_new_inv_
.sym 19183 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 19184 $abc$5345$procmux$664.B_AND_S[0]_new_inv_
.sym 19191 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 19192 CLK$SB_IO_IN_$glb_clk
.sym 19238 $abc$5345$new_n337_
.sym 19244 $abc$5345$memory\params$rdmux[0][3][1]$b$1383[3]_new_
.sym 19245 $abc$5345$new_n341_
.sym 19246 $abc$5345$new_n335_
.sym 19250 $abc$5345$new_n316_
.sym 19251 param_counter[0]
.sym 19252 param_counter[2]
.sym 19254 param_counter[3]
.sym 19256 $abc$5345$new_n340_
.sym 19258 param_counter[1]
.sym 19260 $abc$5345$new_n306_
.sym 19261 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[3]_new_inv_
.sym 19262 param_counter[3]
.sym 19263 param_counter[4]
.sym 19265 param_counter[5]
.sym 19266 $abc$5345$new_n338_
.sym 19274 param_counter[2]
.sym 19275 param_counter[0]
.sym 19276 param_counter[1]
.sym 19280 $abc$5345$new_n335_
.sym 19281 $abc$5345$new_n337_
.sym 19282 $abc$5345$new_n316_
.sym 19283 $abc$5345$new_n341_
.sym 19286 param_counter[5]
.sym 19287 $abc$5345$new_n338_
.sym 19288 $abc$5345$new_n340_
.sym 19289 $abc$5345$new_n306_
.sym 19292 param_counter[0]
.sym 19293 param_counter[2]
.sym 19294 $abc$5345$memory\params$rdmux[0][3][1]$b$1383[3]_new_
.sym 19295 param_counter[3]
.sym 19298 param_counter[1]
.sym 19300 param_counter[2]
.sym 19301 param_counter[0]
.sym 19310 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[3]_new_inv_
.sym 19311 $abc$5345$memory\params$rdmux[0][3][1]$b$1383[3]_new_
.sym 19312 param_counter[4]
.sym 19313 param_counter[3]
.sym 19338 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 19349 param_counter[4]
.sym 19351 param_counter[5]
.sym 19352 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 19362 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 19364 param_counter[1]
.sym 19365 $abc$5345$memory\params$rdmux[0][3][0]$a$1379[5]_new_inv_
.sym 19367 $abc$5345$new_n343_
.sym 19372 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 19374 $abc$5345$new_n336_
.sym 19375 param_counter[4]
.sym 19377 param_counter[5]
.sym 19378 $abc$5345$memory\params$rdmux[0][3][0]$b$1380[4]_new_
.sym 19379 param_counter[6]
.sym 19380 param_counter[3]
.sym 19382 $abc$5345$new_n306_
.sym 19386 param_counter[2]
.sym 19387 param_counter[0]
.sym 19388 $abc$5345$new_n342_
.sym 19393 $abc$5345$memory\params$rdmux[0][3][0]$b$1380[4]_new_
.sym 19394 $abc$5345$new_n306_
.sym 19403 param_counter[3]
.sym 19404 $abc$5345$new_n342_
.sym 19405 $abc$5345$new_n343_
.sym 19406 param_counter[6]
.sym 19409 param_counter[6]
.sym 19410 param_counter[0]
.sym 19411 param_counter[4]
.sym 19412 $abc$5345$new_n336_
.sym 19415 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 19416 param_counter[2]
.sym 19421 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 19422 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 19423 param_counter[4]
.sym 19424 param_counter[3]
.sym 19427 param_counter[1]
.sym 19428 param_counter[5]
.sym 19429 param_counter[3]
.sym 19430 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 19433 param_counter[4]
.sym 19434 $abc$5345$memory\params$rdmux[0][3][0]$b$1380[4]_new_
.sym 19435 $abc$5345$memory\params$rdmux[0][3][0]$a$1379[5]_new_inv_
.sym 19436 param_counter[3]
.sym 19465 param_counter[6]
.sym 19483 param_counter[2]
.sym 19489 $abc$5345$new_n306_
.sym 19493 param_counter[4]
.sym 19496 param_counter[1]
.sym 19507 param_counter[0]
.sym 19520 param_counter[0]
.sym 19521 param_counter[1]
.sym 19522 param_counter[4]
.sym 19523 param_counter[2]
.sym 19532 param_counter[0]
.sym 19533 param_counter[2]
.sym 19534 $abc$5345$new_n306_
.sym 19535 param_counter[1]
.sym 19538 param_counter[1]
.sym 19541 param_counter[0]
.sym 19545 param_counter[2]
.sym 19546 param_counter[0]
.sym 19551 param_counter[0]
.sym 19552 param_counter[2]
.sym 19556 param_counter[0]
.sym 19557 param_counter[1]
.sym 19559 param_counter[2]
.sym 19606 param_counter[2]
.sym 19608 param_counter[4]
.sym 19609 param_counter[5]
.sym 19614 param_counter[0]
.sym 19622 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 19626 param_counter[6]
.sym 19630 param_counter[1]
.sym 19631 param_counter[3]
.sym 19636 $nextpnr_ICESTORM_LC_7$O
.sym 19638 param_counter[0]
.sym 19642 $auto$alumacc.cc:474:replace_alu$878.C[2]
.sym 19645 param_counter[1]
.sym 19648 $auto$alumacc.cc:474:replace_alu$878.C[3]
.sym 19651 param_counter[2]
.sym 19652 $auto$alumacc.cc:474:replace_alu$878.C[2]
.sym 19654 $auto$alumacc.cc:474:replace_alu$878.C[4]
.sym 19656 param_counter[3]
.sym 19658 $auto$alumacc.cc:474:replace_alu$878.C[3]
.sym 19660 $auto$alumacc.cc:474:replace_alu$878.C[5]
.sym 19663 param_counter[4]
.sym 19664 $auto$alumacc.cc:474:replace_alu$878.C[4]
.sym 19666 $auto$alumacc.cc:474:replace_alu$878.C[6]
.sym 19669 param_counter[5]
.sym 19670 $auto$alumacc.cc:474:replace_alu$878.C[5]
.sym 19675 param_counter[6]
.sym 19676 $auto$alumacc.cc:474:replace_alu$878.C[6]
.sym 19683 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 19684 CLK$SB_IO_IN_$glb_clk
.sym 19717 param_counter[5]
.sym 22964 MOSI$SB_IO_OUT
.sym 23712 CS$SB_IO_OUT
.sym 27307 MOSI$SB_IO_OUT
.sym 27427 MOSI$SB_IO_OUT
.sym 27460 CS$SB_IO_OUT
.sym 27482 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27530 MOSI$SB_IO_OUT
.sym 27683 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 27688 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 27691 $PACKER_VCC_NET
.sym 27692 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 27696 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 27700 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 27704 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 27708 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 27711 $PACKER_VCC_NET
.sym 27712 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 27716 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 27719 $PACKER_VCC_NET
.sym 27720 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 27723 $PACKER_VCC_NET
.sym 27724 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 27727 $PACKER_VCC_NET
.sym 27728 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 27732 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 27735 $PACKER_VCC_NET
.sym 27736 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 27740 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 27742 $abc$5345$new_n414_
.sym 27743 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[0]_new_
.sym 27744 $abc$5345$new_n416_
.sym 27745 $abc$5345$auto$alumacc.cc:491:replace_alu$861[15]
.sym 27750 delay[6]
.sym 27754 delay[12]
.sym 27758 delay[14]
.sym 27762 delay[4]
.sym 27770 delay[6]
.sym 27771 delay[7]
.sym 27772 delay[10]
.sym 27773 delay[11]
.sym 27779 delay[0]
.sym 27784 delay[1]
.sym 27788 delay[2]
.sym 27789 $auto$alumacc.cc:474:replace_alu$872.C[2]
.sym 27792 delay[3]
.sym 27793 $auto$alumacc.cc:474:replace_alu$872.C[3]
.sym 27796 delay[4]
.sym 27797 $auto$alumacc.cc:474:replace_alu$872.C[4]
.sym 27800 delay[5]
.sym 27801 $auto$alumacc.cc:474:replace_alu$872.C[5]
.sym 27804 delay[6]
.sym 27805 $auto$alumacc.cc:474:replace_alu$872.C[6]
.sym 27808 delay[7]
.sym 27809 $auto$alumacc.cc:474:replace_alu$872.C[7]
.sym 27812 delay[8]
.sym 27813 $auto$alumacc.cc:474:replace_alu$872.C[8]
.sym 27816 delay[9]
.sym 27817 $auto$alumacc.cc:474:replace_alu$872.C[9]
.sym 27820 delay[10]
.sym 27821 $auto$alumacc.cc:474:replace_alu$872.C[10]
.sym 27824 delay[11]
.sym 27825 $auto$alumacc.cc:474:replace_alu$872.C[11]
.sym 27828 delay[12]
.sym 27829 $auto$alumacc.cc:474:replace_alu$872.C[12]
.sym 27832 delay[13]
.sym 27833 $auto$alumacc.cc:474:replace_alu$872.C[13]
.sym 27836 delay[14]
.sym 27837 $auto$alumacc.cc:474:replace_alu$872.C[14]
.sym 27840 delay[15]
.sym 27841 $auto$alumacc.cc:474:replace_alu$872.C[15]
.sym 27842 delay[13]
.sym 27843 delay[15]
.sym 27844 delay[14]
.sym 27845 delay[12]
.sym 27846 state[2]
.sym 27847 state[3]
.sym 27850 $abc$5345$new_n396_
.sym 27851 $abc$5345$add$demo.v:242$142_Y[15]
.sym 27854 delay[15]
.sym 27858 state[0]
.sym 27859 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 27862 $abc$5345$new_n406_
.sym 27863 state[1]
.sym 27866 $abc$5345$new_n396_
.sym 27867 $abc$5345$add$demo.v:242$142_Y[14]
.sym 27870 $abc$5345$new_n396_
.sym 27871 $abc$5345$add$demo.v:242$142_Y[12]
.sym 27877 DC$SB_IO_OUT
.sym 27878 state[1]
.sym 27879 state[0]
.sym 27880 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 27882 $abc$5345$new_n411_
.sym 27883 state[2]
.sym 27884 state[3]
.sym 27886 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 27887 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 27888 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 27890 state[1]
.sym 27891 state[0]
.sym 27892 $abc$5345$new_n406_
.sym 27894 state[2]
.sym 27895 state[3]
.sym 27896 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 27898 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 27899 RST$SB_IO_OUT
.sym 27900 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 27901 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 27902 state[0]
.sym 27903 $abc$5345$auto$rtlil.cc:1836:ReduceOr$858_new_inv_
.sym 27904 $abc$5345$new_n406_
.sym 27929 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4168
.sym 27986 SCL$SB_IO_OUT
.sym 27998 $0\scl[0:0]
.sym 28195 $auto$alumacc.cc:474:replace_alu$835.C[1]
.sym 28199 $PACKER_VCC_NET
.sym 28200 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 28204 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 28207 $PACKER_VCC_NET
.sym 28208 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 28211 $PACKER_VCC_NET
.sym 28212 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 28215 $PACKER_VCC_NET
.sym 28216 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 28219 $PACKER_VCC_NET
.sym 28220 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 28224 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 28227 $PACKER_VCC_NET
.sym 28228 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 28232 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 28236 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 28240 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 28243 $PACKER_VCC_NET
.sym 28244 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 28248 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 28251 $PACKER_VCC_NET
.sym 28252 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 28256 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 28261 $nextpnr_ICESTORM_LC_4$I3
.sym 28262 delay[4]
.sym 28263 delay[5]
.sym 28264 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$1996[3]_new_
.sym 28265 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[3]_new_
.sym 28266 delay[2]
.sym 28270 delay[1]
.sym 28274 delay[9]
.sym 28278 delay[5]
.sym 28282 delay[1]
.sym 28283 delay[0]
.sym 28284 delay[2]
.sym 28285 delay[3]
.sym 28286 delay[8]
.sym 28290 $abc$5345$new_n396_
.sym 28291 $abc$5345$add$demo.v:242$142_Y[8]
.sym 28294 $abc$5345$new_n396_
.sym 28295 $abc$5345$add$demo.v:242$142_Y[5]
.sym 28298 $abc$5345$new_n396_
.sym 28299 $abc$5345$add$demo.v:242$142_Y[6]
.sym 28302 $abc$5345$new_n396_
.sym 28303 $abc$5345$add$demo.v:242$142_Y[7]
.sym 28306 $abc$5345$new_n396_
.sym 28307 $abc$5345$add$demo.v:242$142_Y[2]
.sym 28310 $abc$5345$new_n396_
.sym 28311 $abc$5345$add$demo.v:242$142_Y[9]
.sym 28314 $abc$5345$new_n396_
.sym 28315 delay[1]
.sym 28316 delay[0]
.sym 28318 $abc$5345$new_n396_
.sym 28319 $abc$5345$add$demo.v:242$142_Y[4]
.sym 28322 $abc$5345$new_n396_
.sym 28323 $abc$5345$add$demo.v:242$142_Y[11]
.sym 28326 delay[7]
.sym 28327 delay[10]
.sym 28328 delay[11]
.sym 28329 delay[6]
.sym 28330 $abc$5345$new_n396_
.sym 28331 $abc$5345$add$demo.v:242$142_Y[13]
.sym 28334 delay[9]
.sym 28335 delay[8]
.sym 28338 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 28339 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 28340 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 28341 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 28342 $abc$5345$new_n401_
.sym 28343 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$1996[3]_new_
.sym 28344 delay[4]
.sym 28345 delay[5]
.sym 28346 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2049[3]_new_
.sym 28347 $abc$5345$new_n399_
.sym 28348 $abc$5345$auto$alumacc.cc:491:replace_alu$837[15]
.sym 28350 $abc$5345$new_n396_
.sym 28351 $abc$5345$add$demo.v:242$142_Y[10]
.sym 28354 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2705[3]_new_
.sym 28355 $abc$5345$new_n399_
.sym 28356 $abc$5345$auto$alumacc.cc:491:replace_alu$848[15]
.sym 28358 $abc$5345$auto$rtlil.cc:1836:ReduceOr$858_new_inv_
.sym 28359 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 28360 state[0]
.sym 28362 $abc$5345$new_n411_
.sym 28363 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 28366 $0\dc[0:0]
.sym 28370 $abc$5345$new_n400_
.sym 28371 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2005[0]_new_
.sym 28374 $abc$5345$auto$rtlil.cc:1863:Or$843_new_inv_
.sym 28375 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 28378 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 28379 $abc$5345$auto$rtlil.cc:1863:Or$843_new_inv_
.sym 28380 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 28381 $abc$5345$new_n456_
.sym 28382 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 28383 $abc$5345$new_n411_
.sym 28384 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 28385 $0\dc[0:0]
.sym 28386 $abc$5345$new_n442_
.sym 28387 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 28388 state[0]
.sym 28390 state[0]
.sym 28391 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 28392 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 28393 state[1]
.sym 28394 $abc$5345$new_n442_
.sym 28395 $abc$5345$new_n565_
.sym 28396 state[1]
.sym 28397 $abc$5345$new_n450_
.sym 28398 $abc$5345$new_n442_
.sym 28399 state[0]
.sym 28400 state[1]
.sym 28402 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 28403 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 28404 state[0]
.sym 28405 state[1]
.sym 28406 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 28407 $abc$5345$new_n457_
.sym 28408 $abc$5345$new_n458_
.sym 28410 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 28411 $abc$5345$new_n411_
.sym 28412 state[3]
.sym 28414 $0\scl[0:0]
.sym 28415 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 28416 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$5132
.sym 28422 $abc$5345$procmux$747.B_AND_S[1]_new_
.sym 28423 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 28424 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 28434 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 28435 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 28436 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 28438 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 28439 $0\scl[0:0]
.sym 28440 CS$SB_IO_OUT
.sym 28707 $auto$alumacc.cc:474:replace_alu$835.C[1]
.sym 28712 $auto$alumacc.cc:474:replace_alu$859.C[2]
.sym 28716 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[2]
.sym 28720 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[3]
.sym 28723 $PACKER_VCC_NET
.sym 28724 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[4]
.sym 28727 $PACKER_VCC_NET
.sym 28728 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[5]
.sym 28731 $PACKER_VCC_NET
.sym 28732 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[6]
.sym 28736 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[7]
.sym 28739 $PACKER_VCC_NET
.sym 28740 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[8]
.sym 28744 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[9]
.sym 28748 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[10]
.sym 28752 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[11]
.sym 28755 $PACKER_VCC_NET
.sym 28756 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[12]
.sym 28760 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[13]
.sym 28763 $PACKER_VCC_NET
.sym 28764 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[14]
.sym 28768 $abc$5345$auto$alumacc.cc:474:replace_alu$835.BB[15]
.sym 28773 $nextpnr_ICESTORM_LC_2$I3
.sym 28774 delay[10]
.sym 28778 DC$SB_IO_OUT
.sym 28779 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 28782 delay[11]
.sym 28790 delay[13]
.sym 28794 delay[1]
.sym 28795 delay[2]
.sym 28796 delay[0]
.sym 28797 delay[3]
.sym 28802 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[1]_new_
.sym 28803 $abc$5345$procmux$687.B_AND_S[20]_new_
.sym 28804 $abc$5345$procmux$687.B_AND_S[43]_new_
.sym 28805 $abc$5345$new_n455_
.sym 28806 $abc$5345$procmux$687.B_AND_S[2]_new_
.sym 28807 $abc$5345$procmux$687.B_AND_S[20]_new_
.sym 28808 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3544[3]_new_inv_
.sym 28809 $abc$5345$new_n566_
.sym 28810 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[1]_new_
.sym 28811 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 28812 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[2]_new_
.sym 28813 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 28814 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 28815 $abc$5345$procmux$726_Y[3]_new_inv_
.sym 28816 $abc$5345$new_n440_
.sym 28817 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3535[0]_new_inv_
.sym 28818 $0\scl[0:0]
.sym 28819 $abc$5345$procmux$687.B_AND_S[27]_new_
.sym 28822 delay[0]
.sym 28823 delay[2]
.sym 28824 delay[1]
.sym 28825 delay[3]
.sym 28826 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 28827 $0\scl[0:0]
.sym 28828 $abc$5345$procmux$726_Y[3]_new_inv_
.sym 28829 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 28830 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 28831 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3544[3]_new_inv_
.sym 28832 $abc$5345$new_n466_
.sym 28834 $abc$5345$new_n233_
.sym 28835 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2471[1]_new_inv_
.sym 28838 $abc$5345$new_n233_
.sym 28839 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 28840 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3685[5]_new_
.sym 28841 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 28842 $PACKER_GND_NET
.sym 28846 $abc$5345$auto$rtlil.cc:1836:ReduceOr$871_new_inv_
.sym 28847 $abc$5345$procmux$687.B_AND_S[67]_new_
.sym 28848 $abc$5345$procmux$687.B_AND_S[60]_new_
.sym 28849 $abc$5345$new_n467_
.sym 28850 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3535[0]_new_inv_
.sym 28851 $abc$5345$new_n470_
.sym 28852 $abc$5345$new_n458_
.sym 28854 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3578[0]_new_
.sym 28855 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 28856 $0\dc[0:0]
.sym 28862 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$3561[2]_new_
.sym 28863 $abc$5345$procmux$687.B_AND_S[37]_new_
.sym 28864 $abc$5345$procmux$687.B_AND_S[27]_new_
.sym 28865 $0\scl[0:0]
.sym 28867 params_left[0]
.sym 28871 params_left[1]
.sym 28872 $PACKER_VCC_NET
.sym 28875 params_left[2]
.sym 28876 $PACKER_VCC_NET
.sym 28877 $auto$alumacc.cc:474:replace_alu$890.C[2]
.sym 28879 params_left[3]
.sym 28880 $PACKER_VCC_NET
.sym 28881 $auto$alumacc.cc:474:replace_alu$890.C[3]
.sym 28883 params_left[4]
.sym 28884 $PACKER_VCC_NET
.sym 28885 $auto$alumacc.cc:474:replace_alu$890.C[4]
.sym 28887 params_left[5]
.sym 28888 $PACKER_VCC_NET
.sym 28889 $auto$alumacc.cc:474:replace_alu$890.C[5]
.sym 28891 params_left[6]
.sym 28892 $PACKER_VCC_NET
.sym 28893 $auto$alumacc.cc:474:replace_alu$890.C[6]
.sym 28895 params_left[7]
.sym 28896 $PACKER_VCC_NET
.sym 28897 $auto$alumacc.cc:474:replace_alu$890.C[7]
.sym 28899 params_left[8]
.sym 28900 $PACKER_VCC_NET
.sym 28901 $auto$alumacc.cc:474:replace_alu$890.C[8]
.sym 28903 params_left[9]
.sym 28904 $PACKER_VCC_NET
.sym 28905 $auto$alumacc.cc:474:replace_alu$890.C[9]
.sym 28907 params_left[10]
.sym 28908 $PACKER_VCC_NET
.sym 28909 $auto$alumacc.cc:474:replace_alu$890.C[10]
.sym 28911 params_left[11]
.sym 28912 $PACKER_VCC_NET
.sym 28913 $auto$alumacc.cc:474:replace_alu$890.C[11]
.sym 28915 params_left[12]
.sym 28916 $PACKER_VCC_NET
.sym 28917 $auto$alumacc.cc:474:replace_alu$890.C[12]
.sym 28919 params_left[13]
.sym 28920 $PACKER_VCC_NET
.sym 28921 $auto$alumacc.cc:474:replace_alu$890.C[13]
.sym 28922 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 28923 $abc$5345$sub$demo.v:433$180_Y[13]
.sym 28924 $abc$5345$procmux$645.B_AND_S[27]_new_
.sym 28926 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 28927 $abc$5345$sub$demo.v:433$180_Y[12]
.sym 28928 $abc$5345$procmux$645.B_AND_S[27]_new_
.sym 28938 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 28939 $abc$5345$sub$demo.v:433$180_Y[11]
.sym 28942 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 28943 $abc$5345$sub$demo.v:433$180_Y[6]
.sym 28946 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 28947 $abc$5345$sub$demo.v:433$180_Y[8]
.sym 28950 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 28951 $abc$5345$sub$demo.v:433$180_Y[7]
.sym 28954 params_left[7]
.sym 28955 params_left[8]
.sym 28956 params_left[10]
.sym 28957 params_left[13]
.sym 28958 params_left[6]
.sym 28959 params_left[9]
.sym 28960 params_left[11]
.sym 28961 params_left[12]
.sym 29222 delay[0]
.sym 29234 delay[7]
.sym 29246 delay[3]
.sym 29250 $abc$5345$new_n396_
.sym 29251 $abc$5345$add$demo.v:242$142_Y[0]
.sym 29275 $PACKER_VCC_NET
.sym 29276 delay[0]
.sym 29278 $abc$5345$new_n396_
.sym 29279 $abc$5345$add$demo.v:242$142_Y[3]
.sym 29283 cmd_counter[0]
.sym 29288 cmd_counter[1]
.sym 29292 cmd_counter[2]
.sym 29293 $auto$alumacc.cc:474:replace_alu$875.C[2]
.sym 29296 cmd_counter[3]
.sym 29297 $auto$alumacc.cc:474:replace_alu$875.C[3]
.sym 29300 cmd_counter[4]
.sym 29301 $auto$alumacc.cc:474:replace_alu$875.C[4]
.sym 29302 state[3]
.sym 29303 state[2]
.sym 29306 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 29307 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[5]_new_inv_
.sym 29308 DC$SB_IO_OUT
.sym 29309 $abc$5345$auto$simplemap.cc:256:simplemap_eqne$2753_new_inv_
.sym 29310 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 29311 $abc$5345$auto$simplemap.cc:168:logic_reduce$2686_new_inv_
.sym 29314 state[2]
.sym 29315 state[3]
.sym 29316 $abc$5345$new_n233_
.sym 29318 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4264
.sym 29319 state[3]
.sym 29322 state[0]
.sym 29323 $abc$5345$new_n442_
.sym 29324 state[1]
.sym 29326 cmd_counter[0]
.sym 29327 cmd_counter[1]
.sym 29330 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4792
.sym 29331 cmd_counter[0]
.sym 29334 cmd_counter[1]
.sym 29338 state[0]
.sym 29339 state[1]
.sym 29340 state[4]
.sym 29341 state[5]
.sym 29342 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2337[2]_new_inv_
.sym 29343 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 29346 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 29347 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 29348 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 29350 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 29351 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 29352 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 29353 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 29354 $abc$5345$new_n233_
.sym 29355 state[2]
.sym 29358 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 29359 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 29360 $0\dc[0:0]
.sym 29361 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 29362 $PACKER_GND_NET
.sym 29366 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 29367 $abc$5345$memory\num_params$rdmux[0][0][0]$a$1097[2]_new_
.sym 29368 $abc$5345$memory\num_params$rdmux[0][0][0]$b$1098[2]_new_inv_
.sym 29369 $0\dc[0:0]
.sym 29370 state[4]
.sym 29371 state[5]
.sym 29374 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 29375 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 29376 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 29377 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 29378 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 29379 $abc$5345$sub$demo.v:433$180_Y[2]
.sym 29380 $abc$5345$procmux$645.B_AND_S[16]_new_
.sym 29382 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 29383 $abc$5345$new_n239_
.sym 29384 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 29386 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 29387 $abc$5345$sub$demo.v:433$180_Y[5]
.sym 29390 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 29391 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 29392 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 29393 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 29394 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 29395 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 29396 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 29397 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 29398 $abc$5345$new_n249_
.sym 29399 $abc$5345$new_n247_
.sym 29400 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 29401 $abc$5345$sub$demo.v:433$180_Y[4]
.sym 29402 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 29403 $abc$5345$sub$demo.v:433$180_Y[3]
.sym 29406 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 29407 $abc$5345$memory\num_params$rdmux[0][2][1]$a$1109[1]_new_
.sym 29408 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 29409 $abc$5345$new_n248_
.sym 29410 $abc$5345$new_n249_
.sym 29411 $abc$5345$new_n257_
.sym 29412 $abc$5345$new_n248_
.sym 29414 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 29415 $0\dc[0:0]
.sym 29418 params_left[3]
.sym 29419 params_left[4]
.sym 29420 $abc$5345$new_n234_
.sym 29421 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 29422 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 29423 $abc$5345$sub$demo.v:433$180_Y[9]
.sym 29424 $abc$5345$procmux$645.B_AND_S[27]_new_
.sym 29426 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 29427 $0\dc[0:0]
.sym 29430 params_left[0]
.sym 29431 params_left[1]
.sym 29432 params_left[2]
.sym 29433 params_left[5]
.sym 29438 $abc$5345$procmux$645.B_AND_S[15]_new_
.sym 29439 params_left[0]
.sym 29440 params_left[1]
.sym 29441 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 29446 $abc$5345$memory\num_params$rdmux[0][0][0]$a$1097[0]_new_inv_
.sym 29447 $abc$5345$new_n248_
.sym 29448 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 29449 $abc$5345$sub$demo.v:433$180_Y[0]
.sym 29455 params_left[0]
.sym 29457 $PACKER_VCC_NET
.sym 29458 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 29459 $abc$5345$sub$demo.v:433$180_Y[10]
.sym 29462 $abc$5345$new_n235_
.sym 29463 $abc$5345$new_n236_
.sym 29464 $abc$5345$new_n237_
.sym 29746 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[5]_new_
.sym 29747 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 29748 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 29750 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 29751 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[5]_new_
.sym 29752 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 29753 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2032[1]_new_
.sym 29758 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 29759 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 29762 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 29763 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 29764 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 29765 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 29766 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 29767 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 29768 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 29770 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[6]_new_
.sym 29771 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 29772 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 29774 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 29775 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 29776 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 29778 $abc$5345$new_n264_
.sym 29779 $abc$5345$new_n272_
.sym 29782 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 29783 $abc$5345$new_n274_
.sym 29784 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[2]_new_
.sym 29785 $abc$5345$new_n346_
.sym 29786 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 29787 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 29790 $abc$5345$memory\cmd$rdmux[0][2][0]$b$964[1]_new_
.sym 29791 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 29792 $abc$5345$new_n274_
.sym 29793 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2032[1]_new_
.sym 29794 cmd_counter[0]
.sym 29795 $abc$5345$memory\num_params$rdmux[0][2][0]$b$1107[1]
.sym 29796 $abc$5345$new_n233_
.sym 29797 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 29798 cmd_counter[4]
.sym 29799 $abc$5345$sub$demo.v:295$151_Y[4]
.sym 29800 $abc$5345$new_n233_
.sym 29801 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 29803 $PACKER_VCC_NET
.sym 29804 cmd_counter[0]
.sym 29806 $abc$5345$new_n233_
.sym 29807 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 29808 cmd_counter[0]
.sym 29809 cmd_counter[1]
.sym 29810 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 29811 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 29814 cmd_counter[2]
.sym 29815 $abc$5345$sub$demo.v:295$151_Y[2]
.sym 29816 $abc$5345$new_n233_
.sym 29817 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 29818 cmd_counter[3]
.sym 29819 $abc$5345$sub$demo.v:295$151_Y[3]
.sym 29820 $abc$5345$new_n233_
.sym 29821 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 29822 $abc$5345$new_n233_
.sym 29823 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$2418[1]_new_inv_
.sym 29827 cmd_counter[0]
.sym 29831 cmd_counter[1]
.sym 29832 $PACKER_VCC_NET
.sym 29835 cmd_counter[2]
.sym 29836 $PACKER_VCC_NET
.sym 29837 $auto$alumacc.cc:474:replace_alu$881.C[2]
.sym 29839 cmd_counter[3]
.sym 29840 $PACKER_VCC_NET
.sym 29841 $auto$alumacc.cc:474:replace_alu$881.C[3]
.sym 29843 cmd_counter[4]
.sym 29844 $PACKER_VCC_NET
.sym 29845 $auto$alumacc.cc:474:replace_alu$881.C[4]
.sym 29846 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 29847 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 29851 cmd_counter[0]
.sym 29853 $PACKER_VCC_NET
.sym 29854 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 29855 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 29858 $0\pixel_data[15:0][14]
.sym 29862 pixel_data[14]
.sym 29863 pixel_data[10]
.sym 29864 $0\pixel_bit_counter[3:0][1]
.sym 29865 $abc$5345$new_n568_
.sym 29866 $0\pixel_data[15:0][10]
.sym 29870 $abc$5345$new_n499_
.sym 29871 $abc$5345$new_n500_
.sym 29872 $abc$5345$new_n569_
.sym 29873 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 29874 $0\pixel_data[15:0][14]
.sym 29878 pixel_data[6]
.sym 29879 pixel_data[4]
.sym 29880 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 29881 $0\pixel_bit_counter[3:0][1]
.sym 29882 $abc$5345$new_n505_
.sym 29883 $abc$5345$new_n506_
.sym 29884 $abc$5345$new_n571_
.sym 29885 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 29890 pixel_data[13]
.sym 29891 pixel_data[9]
.sym 29892 $0\pixel_bit_counter[3:0][1]
.sym 29893 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 29894 $0\pixel_data[15:0][13]
.sym 29898 pixel_data[7]
.sym 29899 pixel_data[5]
.sym 29900 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 29901 $0\pixel_bit_counter[3:0][1]
.sym 29902 $0\pixel_data[15:0][15]
.sym 29906 $0\pixel_data[15:0][13]
.sym 29914 pixel_data[15]
.sym 29915 pixel_data[11]
.sym 29916 $0\pixel_bit_counter[3:0][1]
.sym 29917 $abc$5345$new_n570_
.sym 29918 $0\pixel_data[15:0][15]
.sym 29922 $abc$5345$memory\params$rdmux[0][2][2]$a$1373[7]_new_inv_
.sym 29923 param_counter[4]
.sym 29924 param_counter[6]
.sym 29926 param_counter[0]
.sym 29927 param_counter[3]
.sym 29928 param_counter[1]
.sym 29930 param_counter[6]
.sym 29931 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 29932 param_counter[4]
.sym 29933 $abc$5345$new_n304_
.sym 29934 param_counter[3]
.sym 29935 param_counter[2]
.sym 29936 param_counter[0]
.sym 29937 param_counter[1]
.sym 29938 $abc$5345$new_n355_
.sym 29939 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[2]_new_inv_
.sym 29940 param_counter[5]
.sym 29941 param_counter[6]
.sym 29942 param_counter[6]
.sym 29943 $abc$5345$memory\params$rdmux[0][0][0]$a$1358[6]_new_
.sym 29944 $abc$5345$new_n303_
.sym 29946 $abc$5345$new_n360_
.sym 29947 $abc$5345$new_n550_
.sym 29948 $abc$5345$new_n359_
.sym 29950 $abc$5345$new_n304_
.sym 29951 param_counter[0]
.sym 29958 $abc$5345$memory\params$rdmux[0][3][2]$a$1385[5]_new_
.sym 29959 param_counter[0]
.sym 29960 param_counter[3]
.sym 29962 param_counter[5]
.sym 29963 $abc$5345$new_n359_
.sym 29964 $abc$5345$auto$simplemap.cc:127:simplemap_reduce$4962[1]_new_
.sym 29966 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[6]_new_
.sym 29967 $abc$5345$memory\params$rdmux[0][2][0]$b$1368[6]_new_
.sym 29968 param_counter[5]
.sym 29969 param_counter[4]
.sym 29970 param_counter[0]
.sym 29971 param_counter[1]
.sym 29972 param_counter[3]
.sym 29974 param_counter[4]
.sym 29975 $abc$5345$memory\params$rdmux[0][2][1]$b$1371[6]_new_
.sym 29976 param_counter[5]
.sym 29978 param_counter[3]
.sym 29979 $abc$5345$memory\params$rdmux[0][3][2]$a$1385[5]_new_
.sym 29980 $abc$5345$new_n321_
.sym 29981 param_counter[6]
.sym 30242 $0\bit_counter[2:0][1]
.sym 30246 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 30247 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 30248 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 30249 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 30254 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 30255 $abc$5345$new_n552_
.sym 30256 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[1]_new_
.sym 30258 bit_counter[1]
.sym 30262 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 30263 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 30264 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 30265 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 30266 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 30267 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 30268 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 30269 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 30274 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 30275 $0\pixel_bit_counter[3:0][1]
.sym 30276 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 30277 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 30278 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 30279 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 30280 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 30281 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 30282 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 30283 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 30286 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[6]_new_
.sym 30287 $abc$5345$memory\cmd$rdmux[0][1][0]$b$958[7]_new_inv_
.sym 30288 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 30289 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 30290 $abc$5345$memory\cmd$rdmux[0][1][0]$b$958[7]_new_inv_
.sym 30291 $abc$5345$memory\cmd$rdmux[0][1][0]$a$957[7]_new_inv_
.sym 30292 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 30293 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 30294 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 30295 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 30298 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 30299 $abc$5345$auto$rtlil.cc:1906:Mux$824[1]_new_inv_
.sym 30300 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 30302 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[0]_new_
.sym 30303 $abc$5345$new_n558_
.sym 30304 $abc$5345$new_n559_
.sym 30306 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 30307 $abc$5345$new_n272_
.sym 30308 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[7]_new_inv_
.sym 30310 data[5]
.sym 30311 $0\pixel_data[15:0][13]
.sym 30312 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30313 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 30314 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 30315 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[5]_new_inv_
.sym 30316 data[7]
.sym 30317 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[7]_new_inv_
.sym 30318 $abc$5345$memory\cmd$rdmux[0][2][1]$a$966[2]_new_
.sym 30319 $abc$5345$auto$rtlil.cc:1906:Mux$824[2]_new_inv_
.sym 30320 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 30321 $abc$5345$auto$rtlil.cc:1906:Mux$824[3]_new_inv_
.sym 30322 $abc$5345$procmux$664.B_AND_S[13]_new_
.sym 30323 $abc$5345$procmux$664.B_AND_S[5]_new_inv_
.sym 30326 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 30327 data[6]
.sym 30328 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[6]_new_inv_
.sym 30329 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 30330 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 30331 data[5]
.sym 30332 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[5]_new_inv_
.sym 30333 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 30334 $abc$5345$auto$wreduce.cc:455:run$818[3]_new_inv_
.sym 30335 $abc$5345$auto$wreduce.cc:455:run$816[3]_new_inv_
.sym 30336 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30337 DC$SB_IO_OUT
.sym 30338 $abc$5345$procmux$667_Y[7]_new_inv_
.sym 30339 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 30340 $abc$5345$procmux$664.B_AND_S[7]_new_
.sym 30342 $0\pixel_data[15:0][15]
.sym 30343 data[7]
.sym 30344 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30345 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 30346 $abc$5345$techmap$shiftx$demo.v:311$156.$11\buffer[15:0][0]_new_
.sym 30347 $abc$5345$techmap$shiftx$demo.v:311$156.$7\buffer[15:0][0]_new_
.sym 30348 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 30350 $abc$5345$auto$wreduce.cc:455:run$816[1]_new_inv_
.sym 30351 $abc$5345$auto$wreduce.cc:455:run$818[1]_new_inv_
.sym 30352 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 30353 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 30354 $0\pixel_data[15:0][14]
.sym 30355 data[6]
.sym 30356 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30357 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 30358 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 30359 $0\pixel_bit_counter[3:0][1]
.sym 30360 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 30361 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 30362 $abc$5345$procmux$664.B_AND_S[14]_new_
.sym 30363 $abc$5345$procmux$664.B_AND_S[6]_new_
.sym 30370 $0\pixel_data[15:0][12]
.sym 30374 pixel_data[2]
.sym 30375 pixel_data[0]
.sym 30376 $0\pixel_bit_counter[3:0][1]
.sym 30377 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 30378 $0\pixel_data[15:0][1]
.sym 30382 $0\pixel_data[15:0][10]
.sym 30386 $0\pixel_data[15:0][11]
.sym 30390 pixel_data[3]
.sym 30391 pixel_data[1]
.sym 30392 $0\pixel_bit_counter[3:0][1]
.sym 30393 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 30394 $0\pixel_data[15:0][11]
.sym 30398 $0\pixel_data[15:0][0]
.sym 30406 $0\pixel_data[15:0][0]
.sym 30410 $abc$5345$memory\params$rdmux[0][2][2]$a$1373[0]_new_inv_
.sym 30411 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 30412 param_counter[4]
.sym 30413 param_counter[6]
.sym 30414 param_counter[2]
.sym 30415 param_counter[3]
.sym 30416 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 30417 $abc$5345$new_n561_
.sym 30418 param_counter[2]
.sym 30419 param_counter[0]
.sym 30420 param_counter[1]
.sym 30421 param_counter[3]
.sym 30422 pixel_data[12]
.sym 30423 pixel_data[8]
.sym 30424 $0\pixel_bit_counter[3:0][1]
.sym 30425 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 30426 $0\pixel_data[15:0][12]
.sym 30430 param_counter[6]
.sym 30431 $abc$5345$new_n563_
.sym 30432 $abc$5345$new_n562_
.sym 30433 $abc$5345$new_n393_
.sym 30434 param_counter[1]
.sym 30435 param_counter[2]
.sym 30436 param_counter[0]
.sym 30437 $abc$5345$new_n306_
.sym 30438 $abc$5345$new_n291_
.sym 30439 $abc$5345$new_n293_
.sym 30440 $abc$5345$new_n285_
.sym 30441 $abc$5345$new_n289_
.sym 30442 $abc$5345$memory\params$rdmux[0][3][2]$a$1385[5]_new_
.sym 30443 $abc$5345$new_n306_
.sym 30444 param_counter[6]
.sym 30446 $abc$5345$new_n362_
.sym 30447 $abc$5345$new_n291_
.sym 30448 $abc$5345$new_n361_
.sym 30450 $abc$5345$new_n355_
.sym 30451 $abc$5345$new_n377_
.sym 30452 $abc$5345$new_n391_
.sym 30453 param_counter[5]
.sym 30454 param_counter[0]
.sym 30455 param_counter[1]
.sym 30458 $abc$5345$new_n320_
.sym 30459 $abc$5345$new_n315_
.sym 30460 $abc$5345$new_n289_
.sym 30461 $abc$5345$new_n303_
.sym 30462 param_counter[2]
.sym 30463 param_counter[0]
.sym 30464 param_counter[1]
.sym 30465 $abc$5345$new_n292_
.sym 30466 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4913
.sym 30467 param_counter[0]
.sym 30478 param_counter[2]
.sym 30479 param_counter[1]
.sym 30486 param_counter[1]
.sym 30494 param_counter[2]
.sym 30495 param_counter[1]
.sym 30496 param_counter[0]
.sym 30497 param_counter[4]
.sym 30755 bit_counter[0]
.sym 30759 bit_counter[1]
.sym 30760 $PACKER_VCC_NET
.sym 30763 bit_counter[2]
.sym 30764 $PACKER_VCC_NET
.sym 30765 $auto$alumacc.cc:474:replace_alu$887.C[2]
.sym 30766 $0\bit_counter[2:0][2]
.sym 30771 bit_counter[0]
.sym 30773 $PACKER_VCC_NET
.sym 30774 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 30778 $0\bit_counter[2:0][0]
.sym 30782 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4327
.sym 30783 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 30786 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4702
.sym 30787 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 30790 $0\pixel_bit_counter[3:0][0]
.sym 30794 $0\pixel_bit_counter[3:0][3]
.sym 30798 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 30799 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 30802 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 30803 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 30806 $0\pixel_bit_counter[3:0][2]
.sym 30810 $0\bit_counter[2:0][1]
.sym 30811 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 30812 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 30814 $0\bit_counter[2:0][1]
.sym 30815 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 30816 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 30818 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 30819 data[3]
.sym 30820 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[3]_new_inv_
.sym 30821 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 30822 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 30823 data[1]
.sym 30824 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2015[1]_new_inv_
.sym 30825 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 30826 $abc$5345$shiftx$demo.v:330$160.buffer[0]_new_
.sym 30827 $abc$5345$shiftx$demo.v:311$156.buffer[0]_new_
.sym 30828 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$4333[1]_new_
.sym 30829 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4321_new_
.sym 30830 $abc$5345$auto$rtlil.cc:1906:Mux$824[4]_new_inv_
.sym 30831 $abc$5345$memory\cmd$rdmux[0][0][0]$a$954[2]_new_
.sym 30832 data[2]
.sym 30833 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 30834 data[2]
.sym 30835 $0\pixel_data[15:0][10]
.sym 30836 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30837 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 30838 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30839 DC$SB_IO_OUT
.sym 30842 data[7]
.sym 30843 data[3]
.sym 30844 $0\bit_counter[2:0][1]
.sym 30845 $abc$5345$new_n572_
.sym 30846 data[5]
.sym 30847 data[1]
.sym 30848 $0\bit_counter[2:0][1]
.sym 30849 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 30850 data[1]
.sym 30851 $0\pixel_data[15:0][1]
.sym 30852 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30853 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 30854 $abc$5345$procmux$664.B_AND_S[12]_new_
.sym 30855 $abc$5345$procmux$664.B_AND_S[4]_new_inv_
.sym 30858 data[4]
.sym 30859 $0\pixel_data[15:0][12]
.sym 30860 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30861 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 30862 $abc$5345$procmux$664.B_AND_S[3]_new_
.sym 30863 $abc$5345$procmux$664.B_AND_S[11]_new_
.sym 30866 data[0]
.sym 30867 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 30868 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[0]_new_
.sym 30870 $abc$5345$auto$simplemap.cc:168:logic_reduce$1990[1]_new_inv_
.sym 30871 data[4]
.sym 30872 $abc$5345$auto$simplemap.cc:250:simplemap_eqne$2151[4]_new_inv_
.sym 30873 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 30874 data[3]
.sym 30875 $0\pixel_data[15:0][11]
.sym 30876 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30877 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 30878 $abc$5345$procmux$664.B_AND_S[9]_new_
.sym 30879 $abc$5345$procmux$664.B_AND_S[1]_new_inv_
.sym 30882 $abc$5345$new_n329_
.sym 30883 $abc$5345$new_n316_
.sym 30884 $abc$5345$memory\params$rdmux[0][1][0]$b$1362[4]_new_inv_
.sym 30885 param_counter[5]
.sym 30886 $0\pixel_data[15:0][1]
.sym 30890 data[0]
.sym 30891 $0\pixel_data[15:0][0]
.sym 30892 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 30893 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4392_new_
.sym 30894 param_counter[4]
.sym 30895 $abc$5345$memory\params$rdmux[0][2][1]$a$1370[1]_new_
.sym 30896 $abc$5345$new_n374_
.sym 30897 param_counter[5]
.sym 30898 $abc$5345$new_n376_
.sym 30899 $abc$5345$new_n556_
.sym 30900 param_counter[6]
.sym 30901 $abc$5345$new_n330_
.sym 30906 $abc$5345$memory\params$rdmux[0][0][0]$a$1358[4]_new_inv_
.sym 30907 param_counter[6]
.sym 30908 $abc$5345$new_n330_
.sym 30914 param_counter[2]
.sym 30915 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 30918 $abc$5345$memory\params$rdmux[0][3][3]$a$1388[1]_new_
.sym 30919 param_counter[3]
.sym 30920 $abc$5345$new_n362_
.sym 30921 param_counter[5]
.sym 30922 param_counter[1]
.sym 30923 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 30924 $abc$5345$new_n288_
.sym 30926 $abc$5345$new_n292_
.sym 30927 $abc$5345$memory\params$rdmux[0][3][3]$a$1388[1]_new_
.sym 30928 $abc$5345$new_n329_
.sym 30930 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 30931 param_counter[4]
.sym 30932 $abc$5345$new_n331_
.sym 30933 param_counter[6]
.sym 30934 $abc$5345$memory\params$rdmux[0][3][0]$a$1379[5]_new_inv_
.sym 30935 param_counter[3]
.sym 30936 $abc$5345$new_n388_
.sym 30937 $abc$5345$new_n387_
.sym 30938 param_counter[3]
.sym 30939 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 30940 $abc$5345$new_n328_
.sym 30942 $abc$5345$new_n328_
.sym 30943 $abc$5345$new_n377_
.sym 30944 $abc$5345$new_n361_
.sym 30946 param_counter[4]
.sym 30947 param_counter[3]
.sym 30950 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[6]_new_
.sym 30951 $abc$5345$new_n295_
.sym 30952 param_counter[4]
.sym 30953 param_counter[5]
.sym 30954 param_counter[2]
.sym 30955 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 30956 $abc$5345$new_n292_
.sym 30958 param_counter[4]
.sym 30959 $abc$5345$new_n295_
.sym 30960 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 30961 param_counter[5]
.sym 30962 param_counter[0]
.sym 30963 param_counter[2]
.sym 30964 param_counter[1]
.sym 30965 $abc$5345$new_n288_
.sym 30966 param_counter[3]
.sym 30967 param_counter[4]
.sym 30970 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 30971 $abc$5345$new_n292_
.sym 30972 $abc$5345$new_n316_
.sym 30973 $abc$5345$new_n293_
.sym 30974 param_counter[2]
.sym 30975 param_counter[3]
.sym 30978 param_counter[1]
.sym 30979 $abc$5345$new_n286_
.sym 30980 param_counter[5]
.sym 30981 param_counter[6]
.sym 30982 param_counter[4]
.sym 30983 param_counter[3]
.sym 30987 $PACKER_VCC_NET
.sym 30988 param_counter[0]
.sym 30990 param_counter[2]
.sym 30991 param_counter[1]
.sym 30992 param_counter[0]
.sym 30993 $abc$5345$new_n288_
.sym 30998 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[3]_new_inv_
.sym 30999 $abc$5345$new_n288_
.sym 31266 pixel_bit_counter[1]
.sym 31281 $abc$5345$auto$dff2dffe.cc:175:make_patterns_logic$4733
.sym 31290 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 31294 $0\pixel_bit_counter[3:0][1]
.sym 31299 pixel_bit_counter[0]
.sym 31303 pixel_bit_counter[1]
.sym 31304 $PACKER_VCC_NET
.sym 31307 pixel_bit_counter[2]
.sym 31308 $PACKER_VCC_NET
.sym 31309 $auto$alumacc.cc:474:replace_alu$884.C[2]
.sym 31311 pixel_bit_counter[3]
.sym 31312 $PACKER_VCC_NET
.sym 31313 $auto$alumacc.cc:474:replace_alu$884.C[3]
.sym 31314 $abc$5345$auto$ice40_ffinit.cc:141:execute$5339
.sym 31318 $abc$5345$auto$ice40_ffinit.cc:141:execute$5327
.sym 31323 pixel_bit_counter[0]
.sym 31325 $PACKER_VCC_NET
.sym 31326 $abc$5345$auto$ice40_ffinit.cc:141:execute$5335
.sym 31330 data[6]
.sym 31331 data[4]
.sym 31332 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 31333 $0\bit_counter[2:0][1]
.sym 31346 $abc$5345$new_n511_
.sym 31347 $abc$5345$new_n512_
.sym 31348 $abc$5345$techmap$shiftx$demo.v:330$160.$4\buffer[7:0][1]_new_
.sym 31349 $abc$5345$auto$ice40_ffinit.cc:141:execute$5323
.sym 31350 $abc$5345$eq$demo.v:295$152_Y_new_
.sym 31351 $abc$5345$new_n547_
.sym 31352 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 31353 $abc$5345$procmux$664.B_AND_S[2]_new_inv_
.sym 31358 data[2]
.sym 31359 data[0]
.sym 31360 $0\bit_counter[2:0][1]
.sym 31361 $abc$5345$auto$ice40_ffinit.cc:141:execute$5319
.sym 31386 $abc$5345$procmux$667_Y[0]_new_inv_
.sym 31387 $abc$5345$auto$dff2dffe.cc:158:make_patterns_logic$4786_new_
.sym 31388 $abc$5345$procmux$664.B_AND_S[0]_new_inv_
.sym 31398 param_counter[2]
.sym 31399 param_counter[0]
.sym 31400 param_counter[1]
.sym 31402 $abc$5345$new_n316_
.sym 31403 $abc$5345$new_n337_
.sym 31404 $abc$5345$new_n341_
.sym 31405 $abc$5345$new_n335_
.sym 31406 $abc$5345$new_n306_
.sym 31407 $abc$5345$new_n340_
.sym 31408 $abc$5345$new_n338_
.sym 31409 param_counter[5]
.sym 31410 param_counter[2]
.sym 31411 param_counter[0]
.sym 31412 $abc$5345$memory\params$rdmux[0][3][1]$b$1383[3]_new_
.sym 31413 param_counter[3]
.sym 31414 param_counter[0]
.sym 31415 param_counter[1]
.sym 31416 param_counter[2]
.sym 31422 $abc$5345$memory\params$rdmux[0][3][1]$b$1383[3]_new_
.sym 31423 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[3]_new_inv_
.sym 31424 param_counter[3]
.sym 31425 param_counter[4]
.sym 31426 $abc$5345$memory\params$rdmux[0][3][0]$b$1380[4]_new_
.sym 31427 $abc$5345$new_n306_
.sym 31434 $abc$5345$new_n343_
.sym 31435 param_counter[3]
.sym 31436 $abc$5345$new_n342_
.sym 31437 param_counter[6]
.sym 31438 param_counter[4]
.sym 31439 param_counter[0]
.sym 31440 $abc$5345$new_n336_
.sym 31441 param_counter[6]
.sym 31442 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 31443 param_counter[2]
.sym 31446 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 31447 $abc$5345$memory\params$rdmux[0][2][2]$b$1374[4]_new_
.sym 31448 param_counter[3]
.sym 31449 param_counter[4]
.sym 31450 param_counter[3]
.sym 31451 $abc$5345$memory\params$rdmux[0][3][1]$a$1382[5]_new_
.sym 31452 param_counter[1]
.sym 31453 param_counter[5]
.sym 31454 $abc$5345$memory\params$rdmux[0][3][0]$a$1379[5]_new_inv_
.sym 31455 $abc$5345$memory\params$rdmux[0][3][0]$b$1380[4]_new_
.sym 31456 param_counter[4]
.sym 31457 param_counter[3]
.sym 31462 param_counter[4]
.sym 31463 param_counter[0]
.sym 31464 param_counter[2]
.sym 31465 param_counter[1]
.sym 31470 param_counter[2]
.sym 31471 param_counter[0]
.sym 31472 param_counter[1]
.sym 31473 $abc$5345$new_n306_
.sym 31474 param_counter[1]
.sym 31475 param_counter[0]
.sym 31478 param_counter[2]
.sym 31479 param_counter[0]
.sym 31482 param_counter[0]
.sym 31483 param_counter[2]
.sym 31486 param_counter[2]
.sym 31487 param_counter[0]
.sym 31488 param_counter[1]
.sym 31491 param_counter[0]
.sym 31496 param_counter[1]
.sym 31500 param_counter[2]
.sym 31501 $auto$alumacc.cc:474:replace_alu$878.C[2]
.sym 31504 param_counter[3]
.sym 31505 $auto$alumacc.cc:474:replace_alu$878.C[3]
.sym 31508 param_counter[4]
.sym 31509 $auto$alumacc.cc:474:replace_alu$878.C[4]
.sym 31512 param_counter[5]
.sym 31513 $auto$alumacc.cc:474:replace_alu$878.C[5]
.sym 31516 param_counter[6]
.sym 31517 $auto$alumacc.cc:474:replace_alu$878.C[6]
