INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1 opened at Thu Aug 31 05:15:51 EDT 2023
Command     open_solution done; 0.99 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 2.32 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.62 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted kernel.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "kernel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E kernel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp
Command         clang done; 1.67 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.97 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp"  -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.63 sec.
INFO-FLOW: Done: GCC PP time: 9.3 seconds per iteration
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.51 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.41 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.err.log 
Command         ap_eval done; 3.97 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.err.log 
Command           ap_eval done; 7.42 sec.
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.err.log 
Command           ap_eval done; 2.77 sec.
Command         tidy_31 done; 10.9 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 18.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 5.67 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.bc" 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.bc
Command         clang done; 3.88 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.g.bc -hls-opt -except-internalize Bert_layer -L/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 3.75 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 290090 ; free virtual = 307149
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 290090 ; free virtual = 307149
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.pp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 1.08 sec.
Execute           llvm-ld /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 3.28 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Bert_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 12 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1441.715 ; gain = 911.219 ; free physical = 289533 ; free virtual = 306644
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'Softmax_layer' (kernel.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'Layer_norm' (kernel.cpp:631) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'std::pow<float, double>' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'std::tanh' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448) automatically.
INFO: [XFORM 203-602] Inlining function 'std::pow<float, double>' into 'Gelu_layer' (kernel.cpp:771) automatically.
INFO: [XFORM 203-602] Inlining function 'std::tanh' into 'Gelu_layer' (kernel.cpp:776) automatically.
INFO: [XFORM 203-602] Inlining function 'Gelu_layer' into 'Bert_layer' (kernel.cpp:943) automatically.
Command           transform done; 12.55 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.81 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1707.070 ; gain = 1176.574 ; free physical = 289277 ; free virtual = 306406
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'Softmax_layer' (kernel.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'Layer_norm' (kernel.cpp:631) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'std::pow<float, double>' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'std::tanh' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448) automatically.
INFO: [XFORM 203-602] Inlining function 'std::pow<float, double>' into 'Gelu_layer' (kernel.cpp:771) automatically.
INFO: [XFORM 203-602] Inlining function 'std::tanh' into 'Gelu_layer' (kernel.cpp:776) automatically.
INFO: [XFORM 203-602] Inlining function 'Gelu_layer' into 'Bert_layer' (kernel.cpp:943) automatically.
Command           transform done; 14.95 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320:19) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407:5) in function 'pow_reduce::pow_generic<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:488:26) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657:25) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:108:8) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:114:3) in function 'explog_based::generic_tanh<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:83:10) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:9:10) in function 'explog_based::generic_tanh<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185:19) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:89:45) to (kernel.cpp:89:38) in function 'Linear_layer_qkv'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:99:45) to (kernel.cpp:99:38) in function 'Linear_layer_qkv'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:856:50) to (kernel.cpp:856:42) in function 'Linear_layer_ds2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:866:50) to (kernel.cpp:866:42) in function 'Linear_layer_ds2'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:713:49) to (kernel.cpp:713:41) in function 'Linear_layer_ds1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:723:49) to (kernel.cpp:723:41) in function 'Linear_layer_ds1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:516:49) to (kernel.cpp:516:41) in function 'Linear_layer_ds0'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:526:49) to (kernel.cpp:526:41) in function 'Linear_layer_ds0'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:360:48) to (kernel.cpp:360:40) in function 'Context_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:370:48) to (kernel.cpp:370:40) in function 'Context_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:211:44) to (kernel.cpp:211:37) in function 'Attention_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:221:44) to (kernel.cpp:221:37) in function 'Attention_layer'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)...7 expression(s) balanced.
Command           transform done; 2.63 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1953.715 ; gain = 1423.219 ; free physical = 289217 ; free virtual = 306375
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<float>' to 'generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:265:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v151' (kernel.cpp:271:7)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:275:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v152' (kernel.cpp:283:7)
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (kernel.cpp:421:9)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (kernel.cpp:423:9)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (kernel.cpp:425:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v244' (kernel.cpp:437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v339' (kernel.cpp:576:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp' (kernel.cpp:24:5)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W' (kernel.cpp:28:5)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp' (kernel.cpp:35:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp' (kernel.cpp:48:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp' (kernel.cpp:58:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W' (kernel.cpp:73:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W' (kernel.cpp:83:11)
INFO: [HLS 200-472] Inferring partial write operation for 'q_inp.V' (kernel.cpp:95:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_W.V' (kernel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp' (kernel.cpp:119:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:134:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp3' (kernel.cpp:791:5)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W3' (kernel.cpp:795:5)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp5' (kernel.cpp:802:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp3' (kernel.cpp:815:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp3' (kernel.cpp:825:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W3' (kernel.cpp:840:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W3' (kernel.cpp:850:11)
INFO: [HLS 200-472] Inferring partial write operation for 'q_inp3.V' (kernel.cpp:862:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_W3.V' (kernel.cpp:872:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp5' (kernel.cpp:886:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v478' (kernel.cpp:901:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp2' (kernel.cpp:648:5)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W2' (kernel.cpp:652:5)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp4' (kernel.cpp:659:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp2' (kernel.cpp:672:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp2' (kernel.cpp:682:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W2' (kernel.cpp:697:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W2' (kernel.cpp:707:11)
INFO: [HLS 200-472] Inferring partial write operation for 'q_inp2.V' (kernel.cpp:719:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_W2.V' (kernel.cpp:729:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp4' (kernel.cpp:743:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v388' (kernel.cpp:758:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp1' (kernel.cpp:451:5)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W1' (kernel.cpp:455:5)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp3' (kernel.cpp:462:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp1' (kernel.cpp:475:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp1' (kernel.cpp:485:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W1' (kernel.cpp:500:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W1' (kernel.cpp:510:11)
INFO: [HLS 200-472] Inferring partial write operation for 'q_inp1.V' (kernel.cpp:522:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_W1.V' (kernel.cpp:532:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp3' (kernel.cpp:546:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v263' (kernel.cpp:561:7)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:589:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:593:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:601:7)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:606:7)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:612:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:615:5)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:620:5)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Attn' (kernel.cpp:295:5)
INFO: [HLS 200-472] Inferring partial write operation for 'max_V_h' (kernel.cpp:299:5)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp2' (kernel.cpp:306:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Attn' (kernel.cpp:319:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Attn' (kernel.cpp:329:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_V_h' (kernel.cpp:344:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_V_h' (kernel.cpp:354:11)
INFO: [HLS 200-472] Inferring partial write operation for 'q_Attn.V' (kernel.cpp:366:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_V_h.V' (kernel.cpp:376:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp2' (kernel.cpp:390:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v169' (kernel.cpp:403:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v578' (kernel.cpp:778:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Q_h' (kernel.cpp:146:5)
INFO: [HLS 200-472] Inferring partial write operation for 'max_K_h' (kernel.cpp:150:5)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp1' (kernel.cpp:157:7)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Q_h' (kernel.cpp:170:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Q_h' (kernel.cpp:180:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_K_h' (kernel.cpp:195:11)
INFO: [HLS 200-472] Inferring partial write operation for 'max_K_h' (kernel.cpp:205:11)
INFO: [HLS 200-472] Inferring partial write operation for 'q_Q_h.V' (kernel.cpp:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_K_h.V' (kernel.cpp:227:7)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp1' (kernel.cpp:241:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v79' (kernel.cpp:254:7)
Command           transform done; 9.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 1953.715 ; gain = 1423.219 ; free physical = 289199 ; free virtual = 306366
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 56.71 sec.
Command       elaborate done; 101.65 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
Execute         ap_set_top_model Bert_layer 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
Execute         get_model_list Bert_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Bert_layer 
Execute         preproc_iomode -model Linear_layer_ds2 
Execute         preproc_iomode -model generic_tanh<float> 
Execute         preproc_iomode -model exp_generic<double> 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model Linear_layer_ds1 
Execute         preproc_iomode -model Layer_norm 
Execute         preproc_iomode -model Res_layer 
Execute         preproc_iomode -model Linear_layer_ds0 
Execute         preproc_iomode -model Self_attention 
Execute         preproc_iomode -model Context_layer 
Execute         preproc_iomode -model Softmax_layer 
Execute         preproc_iomode -model Attention_layer 
Execute         preproc_iomode -model Linear_layer_qkv 
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO-FLOW: Configuring Module : Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         apply_spec_resource_limit Linear_layer_qkv 
INFO-FLOW: Configuring Module : Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         apply_spec_resource_limit Attention_layer 
INFO-FLOW: Configuring Module : Softmax_layer ...
Execute         set_default_model Softmax_layer 
Execute         apply_spec_resource_limit Softmax_layer 
INFO-FLOW: Configuring Module : Context_layer ...
Execute         set_default_model Context_layer 
Execute         apply_spec_resource_limit Context_layer 
INFO-FLOW: Configuring Module : Self_attention ...
Execute         set_default_model Self_attention 
Execute         apply_spec_resource_limit Self_attention 
INFO-FLOW: Configuring Module : Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         apply_spec_resource_limit Linear_layer_ds0 
INFO-FLOW: Configuring Module : Res_layer ...
Execute         set_default_model Res_layer 
Execute         apply_spec_resource_limit Res_layer 
INFO-FLOW: Configuring Module : Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         apply_spec_resource_limit Layer_norm 
INFO-FLOW: Configuring Module : Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         apply_spec_resource_limit Linear_layer_ds1 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         apply_spec_resource_limit Linear_layer_ds2 
INFO-FLOW: Configuring Module : Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         apply_spec_resource_limit Bert_layer 
INFO-FLOW: Model list for preprocess: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO-FLOW: Preprocessing Module: Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         cdfg_preprocess -model Linear_layer_qkv 
Execute         rtl_gen_preprocess Linear_layer_qkv 
INFO-FLOW: Preprocessing Module: Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         cdfg_preprocess -model Attention_layer 
Execute         rtl_gen_preprocess Attention_layer 
INFO-FLOW: Preprocessing Module: Softmax_layer ...
Execute         set_default_model Softmax_layer 
Execute         cdfg_preprocess -model Softmax_layer 
Execute         rtl_gen_preprocess Softmax_layer 
INFO-FLOW: Preprocessing Module: Context_layer ...
Execute         set_default_model Context_layer 
Execute         cdfg_preprocess -model Context_layer 
Execute         rtl_gen_preprocess Context_layer 
INFO-FLOW: Preprocessing Module: Self_attention ...
Execute         set_default_model Self_attention 
Execute         cdfg_preprocess -model Self_attention 
Execute         rtl_gen_preprocess Self_attention 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         cdfg_preprocess -model Linear_layer_ds0 
Execute         rtl_gen_preprocess Linear_layer_ds0 
INFO-FLOW: Preprocessing Module: Res_layer ...
Execute         set_default_model Res_layer 
Execute         cdfg_preprocess -model Res_layer 
Execute         rtl_gen_preprocess Res_layer 
INFO-FLOW: Preprocessing Module: Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         cdfg_preprocess -model Layer_norm 
Execute         rtl_gen_preprocess Layer_norm 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         cdfg_preprocess -model Linear_layer_ds1 
Execute         rtl_gen_preprocess Linear_layer_ds1 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         cdfg_preprocess -model exp_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         cdfg_preprocess -model generic_tanh<float> 
Execute         rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         cdfg_preprocess -model Linear_layer_ds2 
Execute         rtl_gen_preprocess Linear_layer_ds2 
INFO-FLOW: Preprocessing Module: Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         cdfg_preprocess -model Bert_layer 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for synthesis: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv 
Execute         schedule -model Linear_layer_qkv 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_qkv' consists of the following:
	'mul' operation of DSP[454] ('v62.V', kernel.cpp:115) [451]  (3.36 ns)
	'add' operation of DSP[454] ('v65', kernel.cpp:118) [454]  (3.02 ns)
	'store' operation ('q_outp_addr_1_write_ln119', kernel.cpp:119) of variable 'v65', kernel.cpp:118 on array 'q_outp', kernel.cpp:32 [455]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 106.17 seconds; current allocated memory: 882.205 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.sched.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.sched.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling Linear_layer_qkv.
Execute         set_default_model Linear_layer_qkv 
Execute         bind -model Linear_layer_qkv 
BIND OPTION: model=Linear_layer_qkv
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 883.936 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.bind.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding Linear_layer_qkv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer 
Execute         schedule -model Attention_layer 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Attention_layer' consists of the following:
	'mul' operation of DSP[439] ('v138.V', kernel.cpp:237) [436]  (3.36 ns)
	'add' operation of DSP[439] ('v141', kernel.cpp:240) [439]  (3.02 ns)
	'store' operation ('q_outp1_addr_1_write_ln241', kernel.cpp:241) of variable 'v141', kernel.cpp:240 on array 'q_outp1', kernel.cpp:154 [440]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 885.233 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.sched.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling Attention_layer.
Execute         set_default_model Attention_layer 
Execute         bind -model Attention_layer 
BIND OPTION: model=Attention_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 886.946 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.bind.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding Attention_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Softmax_layer 
Execute         schedule -model Softmax_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 887.412 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Softmax_layer.
Execute         set_default_model Softmax_layer 
Execute         bind -model Softmax_layer 
BIND OPTION: model=Softmax_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 887.766 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.bind.adb -f 
INFO-FLOW: Finish binding Softmax_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer 
Execute         schedule -model Context_layer 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Context_layer' consists of the following:
	'mul' operation of DSP[442] ('v228.V', kernel.cpp:386) [439]  (3.36 ns)
	'add' operation of DSP[442] ('v231', kernel.cpp:389) [442]  (3.02 ns)
	'store' operation ('q_outp2_addr_1_write_ln390', kernel.cpp:390) of variable 'v231', kernel.cpp:389 on array 'q_outp2', kernel.cpp:303 [443]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 888.970 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.sched.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling Context_layer.
Execute         set_default_model Context_layer 
Execute         bind -model Context_layer 
BIND OPTION: model=Context_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 890.697 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.bind.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding Context_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention 
Execute         schedule -model Self_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 891.137 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention.
Execute         set_default_model Self_attention 
Execute         bind -model Self_attention 
BIND OPTION: model=Self_attention
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 891.812 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.bind.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.bind.adb -f 
INFO-FLOW: Finish binding Self_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0 
Execute         schedule -model Linear_layer_ds0 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_ds0' consists of the following:
	'mul' operation of DSP[454] ('v322.V', kernel.cpp:542) [451]  (3.36 ns)
	'add' operation of DSP[454] ('v325', kernel.cpp:545) [454]  (3.02 ns)
	'store' operation ('q_outp3_addr_1_write_ln546', kernel.cpp:546) of variable 'v325', kernel.cpp:545 on array 'q_outp3', kernel.cpp:459 [455]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 893.444 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.sched.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling Linear_layer_ds0.
Execute         set_default_model Linear_layer_ds0 
Execute         bind -model Linear_layer_ds0 
BIND OPTION: model=Linear_layer_ds0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 895.216 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.bind.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding Linear_layer_ds0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Res_layer 
Execute         schedule -model Res_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 895.504 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Res_layer.
Execute         set_default_model Res_layer 
Execute         bind -model Res_layer 
BIND OPTION: model=Res_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 895.667 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.verbose.bind.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.bind.adb -f 
INFO-FLOW: Finish binding Res_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm 
Execute         schedule -model Layer_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 896.179 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.
Execute         set_default_model Layer_norm 
Execute         bind -model Layer_norm 
BIND OPTION: model=Layer_norm
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 896.891 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.bind.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1 
Execute         schedule -model Linear_layer_ds1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_ds1' consists of the following:
	'mul' operation of DSP[458] ('v447.V', kernel.cpp:739) [455]  (3.36 ns)
	'add' operation of DSP[458] ('v450', kernel.cpp:742) [458]  (3.02 ns)
	'store' operation ('q_outp4_addr_1_write_ln743', kernel.cpp:743) of variable 'v450', kernel.cpp:742 on array 'q_outp4', kernel.cpp:656 [459]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 898.261 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.sched.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling Linear_layer_ds1.
Execute         set_default_model Linear_layer_ds1 
Execute         bind -model Linear_layer_ds1 
BIND OPTION: model=Linear_layer_ds1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 900.016 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.bind.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding Linear_layer_ds1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[262] ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [259]  (3.36 ns)
	'add' operation of DSP[262] ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [262]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [266]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [268]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [269]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.68 sec.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 901.871 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
BIND OPTION: model=pow_generic<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 903.666 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp_generic<double> 
Execute         schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'exp_generic_double_s' consists of the following:
	'mul' operation of DSP[53] ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [50]  (3.36 ns)
	'add' operation of DSP[53] ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [53]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [57]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [59]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [60]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 904.404 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute         set_default_model exp_generic<double> 
Execute         bind -model exp_generic<double> 
BIND OPTION: model=exp_generic<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 905.115 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_tanh<float> 
Execute         schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 905.594 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute         set_default_model generic_tanh<float> 
Execute         bind -model generic_tanh<float> 
BIND OPTION: model=generic_tanh<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 906.115 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2 
Execute         schedule -model Linear_layer_ds2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_ds2' consists of the following:
	'mul' operation of DSP[458] ('v537.V', kernel.cpp:882) [455]  (3.36 ns)
	'add' operation of DSP[458] ('v540', kernel.cpp:885) [458]  (3.02 ns)
	'store' operation ('q_outp5_addr_1_write_ln886', kernel.cpp:886) of variable 'v540', kernel.cpp:885 on array 'q_outp5', kernel.cpp:799 [459]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 907.520 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.sched.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling Linear_layer_ds2.
Execute         set_default_model Linear_layer_ds2 
Execute         bind -model Linear_layer_ds2 
BIND OPTION: model=Linear_layer_ds2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 909.314 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.bind.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding Linear_layer_ds2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer 
Execute         schedule -model Bert_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 909.927 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer.
Execute         set_default_model Bert_layer 
Execute         bind -model Bert_layer 
BIND OPTION: model=Bert_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.8 sec.
INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 913.241 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.bind.rpt 
Command         syn_report done; 1.63 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer.
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Linear_layer_qkv 
Execute         rtl_gen_preprocess Attention_layer 
Execute         rtl_gen_preprocess Softmax_layer 
Execute         rtl_gen_preprocess Context_layer 
Execute         rtl_gen_preprocess Self_attention 
Execute         rtl_gen_preprocess Linear_layer_ds0 
Execute         rtl_gen_preprocess Res_layer 
Execute         rtl_gen_preprocess Layer_norm 
Execute         rtl_gen_preprocess Linear_layer_ds1 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
Execute         rtl_gen_preprocess generic_tanh<float> 
Execute         rtl_gen_preprocess Linear_layer_ds2 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for RTL generation: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Linear_layer_qkv_max_inp' to 'Linear_layer_qkv_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_qkv_max_W' to 'Linear_layer_qkv_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_qkv_q_inp_V' to 'Linear_layer_qkv_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_qkv_q_W_V' to 'Linear_layer_qkv_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_qkv_q_outp' to 'Linear_layer_qkv_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_fadd_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1' to 'Bert_layer_fmul_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fdiv_32ns_32ns_32_16_1' to 'Bert_layer_fdiv_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_sitofp_32ns_32_6_1' to 'Bert_layer_sitofpjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fcmp_32ns_32ns_1_2_1' to 'Bert_layer_fcmp_3kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mac_muladd_12s_12s_32ns_32_1_1' to 'Bert_layer_mac_mulbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sitofpjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 917.378 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Linear_layer_qkv -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Linear_layer_qkv 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Linear_layer_qkv 
Execute         syn_report -csynth -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.xml 
Execute         syn_report -verbosereport -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -model Linear_layer_qkv -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info Linear_layer_qkv -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Attention_layer_max_Q_h' to 'Attention_layer_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Attention_layer_max_K_h' to 'Attention_layer_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Attention_layer_q_Q_h_V' to 'Attention_layer_qocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Attention_layer_q_K_h_V' to 'Attention_layer_qpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Attention_layer_q_outp1' to 'Attention_layer_qqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sitofpjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 926.849 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Attention_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Attention_layer 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Attention_layer 
Execute         syn_report -csynth -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_csynth.xml 
Execute         syn_report -verbosereport -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -model Attention_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info Attention_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Softmax_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Softmax_layer_inp_sumRow' to 'Softmax_layer_inprcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fexp_32ns_32ns_32_9_full_dsp_1' to 'Bert_layer_fexp_3sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fexp_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 933.940 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Softmax_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Softmax_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Softmax_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Softmax_layer 
Execute         gen_rtl Softmax_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Softmax_layer 
Execute         syn_report -csynth -model Softmax_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Softmax_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Softmax_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Softmax_layer_csynth.xml 
Execute         syn_report -verbosereport -model Softmax_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model Softmax_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Softmax_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Context_layer_max_Attn' to 'Context_layer_maxtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Context_layer_max_V_h' to 'Context_layer_maxudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Context_layer_q_Attn_V' to 'Context_layer_q_Avdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Context_layer_q_V_h_V' to 'Context_layer_q_VwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Context_layer_q_outp2' to 'Context_layer_q_oxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sitofpjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 938.060 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Context_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Context_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Context_layer 
Execute         gen_rtl Context_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Context_layer 
Execute         syn_report -csynth -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_csynth.xml 
Execute         syn_report -verbosereport -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -model Context_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info Context_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 945.263 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Self_attention -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Self_attention -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Self_attention 
Execute         gen_rtl Self_attention -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Self_attention 
Execute         syn_report -csynth -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_csynth.rpt 
Execute         syn_report -rtlxml -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_csynth.xml 
Execute         syn_report -verbosereport -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.rpt 
Command         syn_report done; 0.46 sec.
Execute         db_write -model Self_attention -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info Self_attention -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds0_max_inp1' to 'Linear_layer_ds0_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds0_max_W1' to 'Linear_layer_ds0_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds0_q_inp1_V' to 'Linear_layer_ds0_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds0_q_W1_V' to 'Linear_layer_ds0_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds0_q_outp3' to 'Linear_layer_ds0_CeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sitofpjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 950.088 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Linear_layer_ds0 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Linear_layer_ds0 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Linear_layer_ds0 
Execute         syn_report -csynth -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.xml 
Execute         syn_report -verbosereport -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.rpt 
Command         syn_report done; 0.55 sec.
Execute         db_write -model Linear_layer_ds0 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.adb 
Command         db_write done; 0.44 sec.
Execute         gen_tb_info Linear_layer_ds0 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Res_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 957.102 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Res_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Res_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Res_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Res_layer 
Execute         gen_rtl Res_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Res_layer 
Execute         syn_report -csynth -model Res_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Res_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Res_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Res_layer_csynth.xml 
Execute         syn_report -verbosereport -model Res_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.verbose.rpt 
Execute         db_write -model Res_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info Res_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_faddfsDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fptrunc_64ns_32_2_1' to 'Bert_layer_fptrunEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fpext_32ns_64_2_1' to 'Bert_layer_fpext_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fsqrt_32ns_32ns_32_12_1' to 'Bert_layer_fsqrt_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_dadd_64ns_64ns_64_5_full_dsp_1' to 'Bert_layer_dadd_6Hfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_6Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_faddfsDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsqrt_Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 959.005 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Layer_norm -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Layer_norm 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Layer_norm 
Execute         syn_report -csynth -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_csynth.rpt 
Execute         syn_report -rtlxml -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_csynth.xml 
Execute         syn_report -verbosereport -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model Layer_norm -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info Layer_norm -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_max_inp2' to 'Linear_layer_ds1_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_max_W2' to 'Linear_layer_ds1_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_q_inp2_V' to 'Linear_layer_ds1_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_q_W2_V' to 'Linear_layer_ds1_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_q_outp4' to 'Linear_layer_ds1_Mgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sitofpjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 964.162 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Linear_layer_ds1 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Linear_layer_ds1 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Linear_layer_ds1 
Execute         syn_report -csynth -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.xml 
Execute         syn_report -verbosereport -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -model Linear_layer_ds1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.adb 
Command         db_write done; 0.5 sec.
Execute         gen_tb_info Linear_layer_ds1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doublPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doublQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doublVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_54s_6ns_54_2_1' to 'Bert_layer_mul_54Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_71ns_4ns_75_5_1' to 'Bert_layer_mul_710iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_73ns_6ns_79_5_1' to 'Bert_layer_mul_731iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_83ns_6ns_89_5_1' to 'Bert_layer_mul_832iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_92ns_6ns_98_5_1' to 'Bert_layer_mul_923i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_87ns_6ns_93_5_1' to 'Bert_layer_mul_874jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_82ns_6ns_88_5_1' to 'Bert_layer_mul_825jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_77ns_6ns_83_5_1' to 'Bert_layer_mul_776jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_80ns_12s_90_5_1' to 'Bert_layer_mul_807jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_54ns_78s_131_5_1' to 'Bert_layer_mul_548jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_55ns_78s_130_5_1' to 'Bert_layer_mul_559j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_72ns_13s_83_5_1' to 'Bert_layer_mul_72bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_43ns_36ns_79_2_1' to 'Bert_layer_mul_43bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_49ns_44ns_93_2_1' to 'Bert_layer_mul_49bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_50ns_50ns_100_2_1' to 'Bert_layer_mul_50bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mac_muladd_16ns_16s_19s_31_1_1' to 'Bert_layer_mac_mubek' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 11389 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mubek': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_43bbk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_49bck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50bdk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_548jQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_54Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_559j0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_710iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_72bak': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_731iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_776jw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_807jG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_825jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_832iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_874jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_923i2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 976.068 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/pow_generic_double_s -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute         syn_report -verbosereport -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -model pow_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.adb 
Command         db_write done; 0.53 sec.
Execute         gen_tb_info pow_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp_generic<double> -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doublbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_72ns_13s_84_5_1' to 'Bert_layer_mul_72bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_36ns_43ns_79_2_1' to 'Bert_layer_mul_36bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_44ns_49ns_93_2_1' to 'Bert_layer_mul_44bkl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mubek': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_36bjl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_44bkl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50bdk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_72bil': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 983.533 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/exp_generic_double_s -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/exp_generic_double_s 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/exp_generic_double_s 
Execute         syn_report -csynth -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute         syn_report -rtlxml -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute         syn_report -verbosereport -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model exp_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.adb 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info exp_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generic_tanh<float> -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_6Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_faddfsDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunEe0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 987.528 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_tanh<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/generic_tanh_float_s -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/generic_tanh_float_s 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/generic_tanh_float_s 
Execute         syn_report -csynth -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute         syn_report -rtlxml -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute         syn_report -verbosereport -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model generic_tanh<float> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info generic_tanh<float> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds2_max_inp3' to 'Linear_layer_ds2_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds2_max_W3' to 'Linear_layer_ds2_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds2_q_inp3_V' to 'Linear_layer_ds2_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds2_q_W3_V' to 'Linear_layer_ds2_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds2_q_outp5' to 'Linear_layer_ds2_bpm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sitofpjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 991.971 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Linear_layer_ds2 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Linear_layer_ds2 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Linear_layer_ds2 
Execute         syn_report -csynth -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.xml 
Execute         syn_report -verbosereport -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -model Linear_layer_ds2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.adb 
Command         db_write done; 0.63 sec.
Execute         gen_tb_info Linear_layer_ds2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v552' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v553' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v554' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v555' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v556' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v557' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v558' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v559' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v560' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v561' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v562' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v563' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v564' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v565' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v566' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v567' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v568' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v569' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Bert_layer_dmul_64ns_64ns_64_6_max_dsp_1' to 'Bert_layer_dmul_6bqm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dmul_6bqm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunEe0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 1001.242 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/systemc/Bert_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer 
Execute         syn_report -csynth -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_csynth.xml 
Execute         syn_report -verbosereport -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.rpt 
Command         syn_report done; 1.66 sec.
Execute         db_write -model Bert_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.adb 
Command         db_write done; 0.46 sec.
Execute         gen_tb_info Bert_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer 
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         syn_report -designview -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.design.xml 
Command         syn_report done; 1.19 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Bert_layer 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Bert_layer 
INFO-FLOW: Model list for RTL component generation: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO-FLOW: Handling components in module [Linear_layer_qkv] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_3g8j.
INFO-FLOW: Append model Bert_layer_fadd_3g8j
INFO-FLOW: Found component Bert_layer_fmul_3hbi.
INFO-FLOW: Append model Bert_layer_fmul_3hbi
INFO-FLOW: Found component Bert_layer_fdiv_3ibs.
INFO-FLOW: Append model Bert_layer_fdiv_3ibs
INFO-FLOW: Found component Bert_layer_sitofpjbC.
INFO-FLOW: Append model Bert_layer_sitofpjbC
INFO-FLOW: Found component Bert_layer_fcmp_3kbM.
INFO-FLOW: Append model Bert_layer_fcmp_3kbM
INFO-FLOW: Found component Bert_layer_mac_mulbW.
INFO-FLOW: Append model Bert_layer_mac_mulbW
INFO-FLOW: Found component Linear_layer_qkv_bkb.
INFO-FLOW: Append model Linear_layer_qkv_bkb
INFO-FLOW: Found component Linear_layer_qkv_cud.
INFO-FLOW: Append model Linear_layer_qkv_cud
INFO-FLOW: Found component Linear_layer_qkv_dEe.
INFO-FLOW: Append model Linear_layer_qkv_dEe
INFO-FLOW: Found component Linear_layer_qkv_eOg.
INFO-FLOW: Append model Linear_layer_qkv_eOg
INFO-FLOW: Found component Linear_layer_qkv_fYi.
INFO-FLOW: Append model Linear_layer_qkv_fYi
INFO-FLOW: Handling components in module [Attention_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO-FLOW: Found component Attention_layer_qocq.
INFO-FLOW: Append model Attention_layer_qocq
INFO-FLOW: Found component Attention_layer_qqcK.
INFO-FLOW: Append model Attention_layer_qqcK
INFO-FLOW: Handling components in module [Softmax_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fexp_3sc4.
INFO-FLOW: Append model Bert_layer_fexp_3sc4
INFO-FLOW: Handling components in module [Context_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO-FLOW: Found component Context_layer_maxudo.
INFO-FLOW: Append model Context_layer_maxudo
INFO-FLOW: Found component Context_layer_q_Avdy.
INFO-FLOW: Append model Context_layer_q_Avdy
INFO-FLOW: Handling components in module [Self_attention] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO-FLOW: Handling components in module [Linear_layer_ds0] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO-FLOW: Handling components in module [Res_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
INFO-FLOW: Handling components in module [Layer_norm] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO-FLOW: Found component Bert_layer_faddfsDeQ.
INFO-FLOW: Append model Bert_layer_faddfsDeQ
INFO-FLOW: Found component Bert_layer_fptrunEe0.
INFO-FLOW: Append model Bert_layer_fptrunEe0
INFO-FLOW: Found component Bert_layer_fpext_Ffa.
INFO-FLOW: Append model Bert_layer_fpext_Ffa
INFO-FLOW: Found component Bert_layer_fsqrt_Gfk.
INFO-FLOW: Append model Bert_layer_fsqrt_Gfk
INFO-FLOW: Found component Bert_layer_dadd_6Hfu.
INFO-FLOW: Append model Bert_layer_dadd_6Hfu
INFO-FLOW: Handling components in module [Linear_layer_ds1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO-FLOW: Found component Linear_layer_ds1_JfO.
INFO-FLOW: Append model Linear_layer_ds1_JfO
INFO-FLOW: Found component Linear_layer_ds1_Lf8.
INFO-FLOW: Append model Linear_layer_ds1_Lf8
INFO-FLOW: Found component Linear_layer_ds1_Mgi.
INFO-FLOW: Append model Linear_layer_ds1_Mgi
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_54Zio.
INFO-FLOW: Append model Bert_layer_mul_54Zio
INFO-FLOW: Found component Bert_layer_mul_710iy.
INFO-FLOW: Append model Bert_layer_mul_710iy
INFO-FLOW: Found component Bert_layer_mul_731iI.
INFO-FLOW: Append model Bert_layer_mul_731iI
INFO-FLOW: Found component Bert_layer_mul_832iS.
INFO-FLOW: Append model Bert_layer_mul_832iS
INFO-FLOW: Found component Bert_layer_mul_923i2.
INFO-FLOW: Append model Bert_layer_mul_923i2
INFO-FLOW: Found component Bert_layer_mul_874jc.
INFO-FLOW: Append model Bert_layer_mul_874jc
INFO-FLOW: Found component Bert_layer_mul_825jm.
INFO-FLOW: Append model Bert_layer_mul_825jm
INFO-FLOW: Found component Bert_layer_mul_776jw.
INFO-FLOW: Append model Bert_layer_mul_776jw
INFO-FLOW: Found component Bert_layer_mul_807jG.
INFO-FLOW: Append model Bert_layer_mul_807jG
INFO-FLOW: Found component Bert_layer_mul_548jQ.
INFO-FLOW: Append model Bert_layer_mul_548jQ
INFO-FLOW: Found component Bert_layer_mul_559j0.
INFO-FLOW: Append model Bert_layer_mul_559j0
INFO-FLOW: Found component Bert_layer_mul_72bak.
INFO-FLOW: Append model Bert_layer_mul_72bak
INFO-FLOW: Found component Bert_layer_mul_43bbk.
INFO-FLOW: Append model Bert_layer_mul_43bbk
INFO-FLOW: Found component Bert_layer_mul_49bck.
INFO-FLOW: Append model Bert_layer_mul_49bck
INFO-FLOW: Found component Bert_layer_mul_50bdk.
INFO-FLOW: Append model Bert_layer_mul_50bdk
INFO-FLOW: Found component Bert_layer_mac_mubek.
INFO-FLOW: Append model Bert_layer_mac_mubek
INFO-FLOW: Found component pow_generic_doublNgs.
INFO-FLOW: Append model pow_generic_doublNgs
INFO-FLOW: Found component pow_generic_doublOgC.
INFO-FLOW: Append model pow_generic_doublOgC
INFO-FLOW: Found component pow_generic_doublPgM.
INFO-FLOW: Append model pow_generic_doublPgM
INFO-FLOW: Found component pow_generic_doublQgW.
INFO-FLOW: Append model pow_generic_doublQgW
INFO-FLOW: Found component pow_generic_doublRg6.
INFO-FLOW: Append model pow_generic_doublRg6
INFO-FLOW: Found component pow_generic_doublShg.
INFO-FLOW: Append model pow_generic_doublShg
INFO-FLOW: Found component pow_generic_doublThq.
INFO-FLOW: Append model pow_generic_doublThq
INFO-FLOW: Found component pow_generic_doublUhA.
INFO-FLOW: Append model pow_generic_doublUhA
INFO-FLOW: Found component pow_generic_doublVhK.
INFO-FLOW: Append model pow_generic_doublVhK
INFO-FLOW: Found component pow_generic_doublWhU.
INFO-FLOW: Append model pow_generic_doublWhU
INFO-FLOW: Found component pow_generic_doublXh4.
INFO-FLOW: Append model pow_generic_doublXh4
INFO-FLOW: Found component pow_generic_doublYie.
INFO-FLOW: Append model pow_generic_doublYie
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_72bil.
INFO-FLOW: Append model Bert_layer_mul_72bil
INFO-FLOW: Found component Bert_layer_mul_36bjl.
INFO-FLOW: Append model Bert_layer_mul_36bjl
INFO-FLOW: Found component Bert_layer_mul_44bkl.
INFO-FLOW: Append model Bert_layer_mul_44bkl
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [Linear_layer_ds2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO-FLOW: Found component Linear_layer_ds2_bnm.
INFO-FLOW: Append model Linear_layer_ds2_bnm
INFO-FLOW: Handling components in module [Bert_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_dmul_6bqm.
INFO-FLOW: Append model Bert_layer_dmul_6bqm
INFO-FLOW: Append model Linear_layer_qkv
INFO-FLOW: Append model Attention_layer
INFO-FLOW: Append model Softmax_layer
INFO-FLOW: Append model Context_layer
INFO-FLOW: Append model Self_attention
INFO-FLOW: Append model Linear_layer_ds0
INFO-FLOW: Append model Res_layer
INFO-FLOW: Append model Layer_norm
INFO-FLOW: Append model Linear_layer_ds1
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model Linear_layer_ds2
INFO-FLOW: Append model Bert_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Bert_layer_fadd_3g8j Bert_layer_fmul_3hbi Bert_layer_fdiv_3ibs Bert_layer_sitofpjbC Bert_layer_fcmp_3kbM Bert_layer_mac_mulbW Linear_layer_qkv_bkb Linear_layer_qkv_cud Linear_layer_qkv_dEe Linear_layer_qkv_eOg Linear_layer_qkv_fYi Attention_layer_qocq Attention_layer_qqcK Bert_layer_fexp_3sc4 Context_layer_maxudo Context_layer_q_Avdy Bert_layer_faddfsDeQ Bert_layer_fptrunEe0 Bert_layer_fpext_Ffa Bert_layer_fsqrt_Gfk Bert_layer_dadd_6Hfu Linear_layer_ds1_JfO Linear_layer_ds1_Lf8 Linear_layer_ds1_Mgi Bert_layer_mul_54Zio Bert_layer_mul_710iy Bert_layer_mul_731iI Bert_layer_mul_832iS Bert_layer_mul_923i2 Bert_layer_mul_874jc Bert_layer_mul_825jm Bert_layer_mul_776jw Bert_layer_mul_807jG Bert_layer_mul_548jQ Bert_layer_mul_559j0 Bert_layer_mul_72bak Bert_layer_mul_43bbk Bert_layer_mul_49bck Bert_layer_mul_50bdk Bert_layer_mac_mubek pow_generic_doublNgs pow_generic_doublOgC pow_generic_doublPgM pow_generic_doublQgW pow_generic_doublRg6 pow_generic_doublShg pow_generic_doublThq pow_generic_doublUhA pow_generic_doublVhK pow_generic_doublWhU pow_generic_doublXh4 pow_generic_doublYie Bert_layer_mul_72bil Bert_layer_mul_36bjl Bert_layer_mul_44bkl Linear_layer_ds2_bnm Bert_layer_dmul_6bqm Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic_double_s exp_generic_double_s generic_tanh_float_s Linear_layer_ds2 Bert_layer
INFO-FLOW: To file: write model Bert_layer_fadd_3g8j
INFO-FLOW: To file: write model Bert_layer_fmul_3hbi
INFO-FLOW: To file: write model Bert_layer_fdiv_3ibs
INFO-FLOW: To file: write model Bert_layer_sitofpjbC
INFO-FLOW: To file: write model Bert_layer_fcmp_3kbM
INFO-FLOW: To file: write model Bert_layer_mac_mulbW
INFO-FLOW: To file: write model Linear_layer_qkv_bkb
INFO-FLOW: To file: write model Linear_layer_qkv_cud
INFO-FLOW: To file: write model Linear_layer_qkv_dEe
INFO-FLOW: To file: write model Linear_layer_qkv_eOg
INFO-FLOW: To file: write model Linear_layer_qkv_fYi
INFO-FLOW: To file: write model Attention_layer_qocq
INFO-FLOW: To file: write model Attention_layer_qqcK
INFO-FLOW: To file: write model Bert_layer_fexp_3sc4
INFO-FLOW: To file: write model Context_layer_maxudo
INFO-FLOW: To file: write model Context_layer_q_Avdy
INFO-FLOW: To file: write model Bert_layer_faddfsDeQ
INFO-FLOW: To file: write model Bert_layer_fptrunEe0
INFO-FLOW: To file: write model Bert_layer_fpext_Ffa
INFO-FLOW: To file: write model Bert_layer_fsqrt_Gfk
INFO-FLOW: To file: write model Bert_layer_dadd_6Hfu
INFO-FLOW: To file: write model Linear_layer_ds1_JfO
INFO-FLOW: To file: write model Linear_layer_ds1_Lf8
INFO-FLOW: To file: write model Linear_layer_ds1_Mgi
INFO-FLOW: To file: write model Bert_layer_mul_54Zio
INFO-FLOW: To file: write model Bert_layer_mul_710iy
INFO-FLOW: To file: write model Bert_layer_mul_731iI
INFO-FLOW: To file: write model Bert_layer_mul_832iS
INFO-FLOW: To file: write model Bert_layer_mul_923i2
INFO-FLOW: To file: write model Bert_layer_mul_874jc
INFO-FLOW: To file: write model Bert_layer_mul_825jm
INFO-FLOW: To file: write model Bert_layer_mul_776jw
INFO-FLOW: To file: write model Bert_layer_mul_807jG
INFO-FLOW: To file: write model Bert_layer_mul_548jQ
INFO-FLOW: To file: write model Bert_layer_mul_559j0
INFO-FLOW: To file: write model Bert_layer_mul_72bak
INFO-FLOW: To file: write model Bert_layer_mul_43bbk
INFO-FLOW: To file: write model Bert_layer_mul_49bck
INFO-FLOW: To file: write model Bert_layer_mul_50bdk
INFO-FLOW: To file: write model Bert_layer_mac_mubek
INFO-FLOW: To file: write model pow_generic_doublNgs
INFO-FLOW: To file: write model pow_generic_doublOgC
INFO-FLOW: To file: write model pow_generic_doublPgM
INFO-FLOW: To file: write model pow_generic_doublQgW
INFO-FLOW: To file: write model pow_generic_doublRg6
INFO-FLOW: To file: write model pow_generic_doublShg
INFO-FLOW: To file: write model pow_generic_doublThq
INFO-FLOW: To file: write model pow_generic_doublUhA
INFO-FLOW: To file: write model pow_generic_doublVhK
INFO-FLOW: To file: write model pow_generic_doublWhU
INFO-FLOW: To file: write model pow_generic_doublXh4
INFO-FLOW: To file: write model pow_generic_doublYie
INFO-FLOW: To file: write model Bert_layer_mul_72bil
INFO-FLOW: To file: write model Bert_layer_mul_36bjl
INFO-FLOW: To file: write model Bert_layer_mul_44bkl
INFO-FLOW: To file: write model Linear_layer_ds2_bnm
INFO-FLOW: To file: write model Bert_layer_dmul_6bqm
INFO-FLOW: To file: write model Linear_layer_qkv
INFO-FLOW: To file: write model Attention_layer
INFO-FLOW: To file: write model Softmax_layer
INFO-FLOW: To file: write model Context_layer
INFO-FLOW: To file: write model Self_attention
INFO-FLOW: To file: write model Linear_layer_ds0
INFO-FLOW: To file: write model Res_layer
INFO-FLOW: To file: write model Layer_norm
INFO-FLOW: To file: write model Linear_layer_ds1
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model Linear_layer_ds2
INFO-FLOW: To file: write model Bert_layer
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model Bert_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_qkv_bkb_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_qkv_cud_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_qkv_dEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_qkv_eOg_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_qkv_fYi_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.52 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Attention_layer_qocq_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Attention_layer_qqcK_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Context_layer_maxudo_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Context_layer_q_Avdy_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.26 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_ds1_JfO_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_ds1_Lf8_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_ds1_Mgi_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_54Zio_MulnS_0'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_710iy_MulnS_1'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_731iI_MulnS_2'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_832iS_MulnS_3'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_923i2_MulnS_4'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_874jc_MulnS_5'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_825jm_MulnS_6'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_776jw_MulnS_7'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_807jG_MulnS_8'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_548jQ_MulnS_9'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_559j0_MulnS_10'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_72bak_MulnS_11'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_43bbk_MulnS_12'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_49bck_MulnS_13'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_50bdk_MulnS_14'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublNgs_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublOgC_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublPgM_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublQgW_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublRg6_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublShg_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublThq_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublUhA_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublVhK_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublWhU_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublXh4_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublYie_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.74 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_72bil_MulnS_15'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_36bjl_MulnS_16'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_44bkl_MulnS_17'
Command         ap_source done; 0.16 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_ds2_bnm_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Bert_layer xml_exists=0
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.27 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=38
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=18
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=71 #gSsdmPorts=38
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.dataonly.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         sc_get_clocks Bert_layer 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dadd_3_full_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dmul_4_max_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fadd_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fexp_7_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fpext_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fsqrt_10_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Softmax_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Res_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:10 ; elapsed = 00:02:39 . Memory (MB): peak = 1953.715 ; gain = 1423.219 ; free physical = 289029 ; free virtual = 306258
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
Command       autosyn done; 52.77 sec.
Command     csynth_design done; 154.43 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.18 sec.
INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1 opened at Sun Sep 03 07:01:38 EDT 2023
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg484-1 
Execute         create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command         create_platform done; 3.02 sec.
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.16 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.22 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top Bert_layer -name=Bert_layer 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.77 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.16 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.8 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 5.32 sec.
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.78 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.48 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.76 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.98 seconds. CPU system time: 1.89 seconds. Elapsed time: 23.18 seconds; current allocated memory: 459.148 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.g.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.01 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.01 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.52 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.53 sec.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.57 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.59 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.55 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.55 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Bert_layer -mllvm -hls-db-dir -mllvm /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 7.89 sec.
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer(float (*) [12], float (*) [12])' (kernel.cpp:262:0)
INFO: [HLS 214-178] Inlining function 'Softmax_layer(float (*) [12], float (*) [12])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (kernel.cpp:413:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm(float (*) [768], float*, float*, float (*) [768])' (kernel.cpp:586:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.170.179.189.199.209.219.229.239.306.316)' into 'fp_struct<double>::to_double() const (.167.176.186.196.206.216.226.236.303.313)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.167.176.186.196.206.216.226.236.303.313)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.359.369.378.389.398.409.418.429.438.449)' into 'fp_struct<float>::to_float() const (.356.366.375.386.395.406.415.426.435.446)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.356.366.375.386.395.406.415.426.435.446)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (kernel.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (kernel.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Res_layer(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:925:0)
INFO: [HLS 214-178] Inlining function 'Gelu_layer(float (*) [3072], float (*) [3072])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:925:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.88 seconds. CPU system time: 1.36 seconds. Elapsed time: 14.71 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 459.148 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Bert_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 3.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.07 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.43 seconds; current allocated memory: 728.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 3.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 1.1 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.37 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.63 seconds; current allocated memory: 952.184 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_4' (kernel.cpp:305) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_max_Attn_i14' (kernel.cpp:309) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_max_V_h_j15' (kernel.cpp:334) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_Attn_to_int_i16' (kernel.cpp:359) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_V_h_to_int_j17' (kernel.cpp:369) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j18' (kernel.cpp:380) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_outp_to_float_i19' (kernel.cpp:394) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_4' (kernel.cpp:156) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_max_Q_h_i6' (kernel.cpp:160) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_max_K_h_i7' (kernel.cpp:185) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_Q_h_to_int_i8' (kernel.cpp:210) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_K_h_to_int_i9' (kernel.cpp:220) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j10' (kernel.cpp:231) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_outp_to_float_norm_i11' (kernel.cpp:245) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j20' (kernel.cpp:419) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_1' (kernel.cpp:264) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_exp_sum_i12' (kernel.cpp:267) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_update_i13' (kernel.cpp:278) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j21' (kernel.cpp:435) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (kernel.cpp:23) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (kernel.cpp:27) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_4' (kernel.cpp:34) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j' (kernel.cpp:39) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j1' (kernel.cpp:64) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j2' (kernel.cpp:89) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j3' (kernel.cpp:99) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_S_k_4_k' (kernel.cpp:110) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j5' (kernel.cpp:124) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_790_1' (kernel.cpp:790) in function 'Linear_layer_ds2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_794_2' (kernel.cpp:794) in function 'Linear_layer_ds2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_801_4' (kernel.cpp:801) in function 'Linear_layer_ds2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j38' (kernel.cpp:806) in function 'Linear_layer_ds2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j39' (kernel.cpp:831) in function 'Linear_layer_ds2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j40' (kernel.cpp:856) in function 'Linear_layer_ds2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j41' (kernel.cpp:866) in function 'Linear_layer_ds2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_S_k_4_k5' (kernel.cpp:877) in function 'Linear_layer_ds2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j43' (kernel.cpp:891) in function 'Linear_layer_ds2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_647_1' (kernel.cpp:647) in function 'Linear_layer_ds1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_651_2' (kernel.cpp:651) in function 'Linear_layer_ds1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_658_4' (kernel.cpp:658) in function 'Linear_layer_ds1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j31' (kernel.cpp:663) in function 'Linear_layer_ds1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j32' (kernel.cpp:688) in function 'Linear_layer_ds1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j33' (kernel.cpp:713) in function 'Linear_layer_ds1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j34' (kernel.cpp:723) in function 'Linear_layer_ds1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_S_k_4_k4' (kernel.cpp:734) in function 'Linear_layer_ds1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j36' (kernel.cpp:748) in function 'Linear_layer_ds1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_450_1' (kernel.cpp:450) in function 'Linear_layer_ds0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_454_2' (kernel.cpp:454) in function 'Linear_layer_ds0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_461_4' (kernel.cpp:461) in function 'Linear_layer_ds0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j22' (kernel.cpp:466) in function 'Linear_layer_ds0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j23' (kernel.cpp:491) in function 'Linear_layer_ds0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j24' (kernel.cpp:516) in function 'Linear_layer_ds0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j25' (kernel.cpp:526) in function 'Linear_layer_ds0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_S_k_4_k3' (kernel.cpp:537) in function 'Linear_layer_ds0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j27' (kernel.cpp:551) in function 'Linear_layer_ds0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_588_1' (kernel.cpp:588) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_592_2' (kernel.cpp:592) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j29' (kernel.cpp:597) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_mean_var_i30' (kernel.cpp:609) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j30' (kernel.cpp:623) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_588_1' (kernel.cpp:588) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_592_2' (kernel.cpp:592) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j29' (kernel.cpp:597) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_mean_var_i30' (kernel.cpp:609) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j30' (kernel.cpp:623) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j28' (kernel.cpp:572) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j37' (kernel.cpp:768) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j28' (kernel.cpp:572) in function 'Bert_layer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_exp_sum_i12' (kernel.cpp:267) in function 'Self_attention' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_update_i13' (kernel.cpp:278) in function 'Self_attention' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_max_Attn_i14' (kernel.cpp:309) in function 'Context_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_max_V_h_j15' (kernel.cpp:334) in function 'Context_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_Attn_to_int_i16' (kernel.cpp:359) in function 'Context_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_V_h_to_int_j17' (kernel.cpp:369) in function 'Context_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j18' (kernel.cpp:380) in function 'Context_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_outp_to_float_i19' (kernel.cpp:394) in function 'Context_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_max_Q_h_i6' (kernel.cpp:160) in function 'Attention_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_max_K_h_i7' (kernel.cpp:185) in function 'Attention_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_Q_h_to_int_i8' (kernel.cpp:210) in function 'Attention_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_K_h_to_int_i9' (kernel.cpp:220) in function 'Attention_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j10' (kernel.cpp:231) in function 'Attention_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_outp_to_float_norm_i11' (kernel.cpp:245) in function 'Attention_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_j12' (kernel.cpp:268) in function 'Self_attention' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j13' (kernel.cpp:279) in function 'Self_attention' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j14' (kernel.cpp:310) in function 'Context_layer' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_i15' (kernel.cpp:335) in function 'Context_layer' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j16' (kernel.cpp:360) in function 'Context_layer' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_i17' (kernel.cpp:370) in function 'Context_layer' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_S_k_4_k2' (kernel.cpp:381) in function 'Context_layer' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j19' (kernel.cpp:395) in function 'Context_layer' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'l_j6' (kernel.cpp:161) in function 'Attention_layer' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'l_j7' (kernel.cpp:186) in function 'Attention_layer' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'l_j8' (kernel.cpp:211) in function 'Attention_layer' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'l_j9' (kernel.cpp:221) in function 'Attention_layer' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'l_S_k_4_k1' (kernel.cpp:232) in function 'Attention_layer' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'l_j11' (kernel.cpp:246) in function 'Attention_layer' completely with a factor of 12.
INFO: [XFORM 203-102] Partitioning array 'q_Q_h.V' (kernel.cpp:152) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_K_h.V' (kernel.cpp:153) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_Attn.V' (kernel.cpp:301) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_V_h.V' (kernel.cpp:302) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'v254' (kernel.cpp:428) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'v255' (kernel.cpp:430) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 7.41 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187:9) to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:39:19) to (kernel.cpp:39:10) in function 'Linear_layer_qkv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:64:20) to (kernel.cpp:64:11) in function 'Linear_layer_qkv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:89:20) to (kernel.cpp:89:11) in function 'Linear_layer_qkv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:99:20) to (kernel.cpp:99:11) in function 'Linear_layer_qkv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:806:21) to (kernel.cpp:806:12) in function 'Linear_layer_ds2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:831:21) to (kernel.cpp:831:12) in function 'Linear_layer_ds2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:856:21) to (kernel.cpp:856:12) in function 'Linear_layer_ds2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:866:21) to (kernel.cpp:866:12) in function 'Linear_layer_ds2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:663:21) to (kernel.cpp:663:12) in function 'Linear_layer_ds1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:688:21) to (kernel.cpp:688:12) in function 'Linear_layer_ds1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:713:21) to (kernel.cpp:713:12) in function 'Linear_layer_ds1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:723:21) to (kernel.cpp:723:12) in function 'Linear_layer_ds1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:466:21) to (kernel.cpp:466:12) in function 'Linear_layer_ds0'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:491:21) to (kernel.cpp:491:12) in function 'Linear_layer_ds0'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:516:21) to (kernel.cpp:516:12) in function 'Linear_layer_ds0'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:526:21) to (kernel.cpp:526:12) in function 'Linear_layer_ds0'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:309:28) to (kernel.cpp:309:19) in function 'Context_layer'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:334:27) to (kernel.cpp:334:18) in function 'Context_layer'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:359:31) to (kernel.cpp:359:22) in function 'Context_layer'... converting 85 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:369:30) to (kernel.cpp:369:21) in function 'Context_layer'... converting 85 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:160:26) to (kernel.cpp:160:17) in function 'Attention_layer'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:185:26) to (kernel.cpp:185:17) in function 'Attention_layer'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:210:29) to (kernel.cpp:210:20) in function 'Attention_layer'... converting 449 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:220:29) to (kernel.cpp:220:20) in function 'Attention_layer'... converting 449 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Context_layer' (kernel.cpp:289)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Attention_layer' (kernel.cpp:140)...64 expression(s) balanced.
Command           transform done; 2.98 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.53 seconds. CPU system time: 0.33 seconds. Elapsed time: 10.45 seconds; current allocated memory: 1.305 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i20' (kernel.cpp:418:33) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i21' (kernel.cpp:434:30) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_h_0_h' (kernel.cpp:415:11) in function 'Self_attention' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (kernel.cpp:33:29) in function 'Linear_layer_qkv'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_max_inp_i' (kernel.cpp:38:25) in function 'Linear_layer_qkv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_max_W_i1' (kernel.cpp:63:24) in function 'Linear_layer_qkv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_inp_to_int_i2' (kernel.cpp:88:29) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_W_to_int_i3' (kernel.cpp:98:27) in function 'Linear_layer_qkv'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j4' (kernel.cpp:109:20) in function 'Linear_layer_qkv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i4' (kernel.cpp:108:23) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_outp_to_float_bias_i5' (kernel.cpp:123:37) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_800_3' (kernel.cpp:800:30) in function 'Linear_layer_ds2'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_max_inp_i39' (kernel.cpp:805:27) in function 'Linear_layer_ds2' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_max_W_i40' (kernel.cpp:830:25) in function 'Linear_layer_ds2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_inp_to_int_i41' (kernel.cpp:855:30) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_W_to_int_i42' (kernel.cpp:865:28) in function 'Linear_layer_ds2'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j42' (kernel.cpp:876:21) in function 'Linear_layer_ds2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i43' (kernel.cpp:875:24) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_outp_to_float_bias_i44' (kernel.cpp:890:38) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_657_3' (kernel.cpp:657:30) in function 'Linear_layer_ds1'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_max_inp_i32' (kernel.cpp:662:27) in function 'Linear_layer_ds1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_max_W_i33' (kernel.cpp:687:25) in function 'Linear_layer_ds1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_inp_to_int_i34' (kernel.cpp:712:30) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_W_to_int_i35' (kernel.cpp:722:28) in function 'Linear_layer_ds1'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j35' (kernel.cpp:733:21) in function 'Linear_layer_ds1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i36' (kernel.cpp:732:24) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_outp_to_float_bias_i37' (kernel.cpp:747:38) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_460_3' (kernel.cpp:460:30) in function 'Linear_layer_ds0'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_max_inp_i22' (kernel.cpp:465:27) in function 'Linear_layer_ds0' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_max_W_i23' (kernel.cpp:490:25) in function 'Linear_layer_ds0' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_inp_to_int_i24' (kernel.cpp:515:30) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_W_to_int_i25' (kernel.cpp:525:28) in function 'Linear_layer_ds0'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j26' (kernel.cpp:536:21) in function 'Linear_layer_ds0' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i26' (kernel.cpp:535:24) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_outp_to_float_bias_i27' (kernel.cpp:550:38) in function 'Linear_layer_ds0'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i29' (kernel.cpp:596:23) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i31' (kernel.cpp:622:24) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i29' (kernel.cpp:596:23) in function 'Layer_norm' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i31' (kernel.cpp:622:24) in function 'Layer_norm' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_304_3' (kernel.cpp:304:30) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i18' (kernel.cpp:379:24) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i28' (kernel.cpp:571:27) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i38' (kernel.cpp:767:27) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i28' (kernel.cpp:571:27) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_3' (kernel.cpp:155:30) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i10' (kernel.cpp:230:24) in function 'Attention_layer'.
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (kernel.cpp:421:23)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (kernel.cpp:423:23)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (kernel.cpp:425:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v254[0]' (kernel.cpp:271:22)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:273:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v255[0]' (kernel.cpp:283:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v244' (kernel.cpp:437:37)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp' (kernel.cpp:24:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W' (kernel.cpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp' (kernel.cpp:35:24)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp' (kernel.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W' (kernel.cpp:83:21)
INFO: [HLS 200-472] Inferring partial write operation for 'q_inp.V' (kernel.cpp:95:21)
INFO: [HLS 200-472] Inferring partial write operation for 'q_W.V' (kernel.cpp:105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp' (kernel.cpp:116:23)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:134:18)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp3' (kernel.cpp:791:20)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W3' (kernel.cpp:795:18)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp5' (kernel.cpp:802:27)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp3' (kernel.cpp:825:25)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W3' (kernel.cpp:850:23)
INFO: [HLS 200-472] Inferring partial write operation for 'q_inp3.V' (kernel.cpp:862:24)
INFO: [HLS 200-472] Inferring partial write operation for 'q_W3.V' (kernel.cpp:872:22)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp5' (kernel.cpp:883:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v478' (kernel.cpp:901:22)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp2' (kernel.cpp:648:20)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W2' (kernel.cpp:652:18)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp4' (kernel.cpp:659:27)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp2' (kernel.cpp:682:25)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W2' (kernel.cpp:707:23)
INFO: [HLS 200-472] Inferring partial write operation for 'q_inp2.V' (kernel.cpp:719:24)
INFO: [HLS 200-472] Inferring partial write operation for 'q_W2.V' (kernel.cpp:729:22)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp4' (kernel.cpp:740:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v388' (kernel.cpp:758:22)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp1' (kernel.cpp:451:20)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W1' (kernel.cpp:455:18)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp3' (kernel.cpp:462:27)
INFO: [HLS 200-472] Inferring partial write operation for 'max_inp1' (kernel.cpp:485:25)
INFO: [HLS 200-472] Inferring partial write operation for 'max_W1' (kernel.cpp:510:23)
INFO: [HLS 200-472] Inferring partial write operation for 'q_inp1.V' (kernel.cpp:522:24)
INFO: [HLS 200-472] Inferring partial write operation for 'q_W1.V' (kernel.cpp:532:22)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp3' (kernel.cpp:543:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v263' (kernel.cpp:561:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:589:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:593:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:599:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:604:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:612:15)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:615:16)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:620:14)
INFO: [HLS 200-472] Inferring partial write operation for 'v348' (kernel.cpp:635:22)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Attn' (kernel.cpp:295:20)
INFO: [HLS 200-472] Inferring partial write operation for 'max_V_h' (kernel.cpp:299:19)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp2' (kernel.cpp:306:27)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Attn' (kernel.cpp:329:25)
INFO: [HLS 200-472] Inferring partial write operation for 'max_V_h' (kernel.cpp:354:24)
INFO: [HLS 200-472] Inferring partial write operation for 'q_Attn.V[0]' (kernel.cpp:366:24)
INFO: [HLS 200-472] Inferring partial write operation for 'q_V_h.V[0]' (kernel.cpp:376:23)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp2' (kernel.cpp:387:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v169' (kernel.cpp:403:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v575' (kernel.cpp:576:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v578' (kernel.cpp:778:22)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Q_h' (kernel.cpp:146:18)
INFO: [HLS 200-472] Inferring partial write operation for 'max_K_h' (kernel.cpp:150:18)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp1' (kernel.cpp:157:25)
INFO: [HLS 200-472] Inferring partial write operation for 'max_Q_h' (kernel.cpp:180:23)
INFO: [HLS 200-472] Inferring partial write operation for 'max_K_h' (kernel.cpp:205:23)
INFO: [HLS 200-472] Inferring partial write operation for 'q_Q_h.V[0]' (kernel.cpp:217:21)
INFO: [HLS 200-472] Inferring partial write operation for 'q_K_h.V[0]' (kernel.cpp:227:21)
INFO: [HLS 200-472] Inferring partial write operation for 'q_outp1' (kernel.cpp:238:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v79[0]' (kernel.cpp:254:21)
Command           transform done; 15.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14.47 seconds. CPU system time: 0.33 seconds. Elapsed time: 15.3 seconds; current allocated memory: 2.336 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 33.84 sec.
Command       elaborate done; 72.14 sec.
Execute       ap_eval exec zip -j /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.44 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
Execute         ap_set_top_model Bert_layer 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_588_1' to 'Layer_norm_1_Pipeline_VITIS_LOOP_588_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_592_2' to 'Layer_norm_1_Pipeline_VITIS_LOOP_592_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j29' to 'Layer_norm_1_Pipeline_l_j29'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_mean_var_i30' to 'Layer_norm_1_Pipeline_l_mean_var_i30'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j30' to 'Layer_norm_1_Pipeline_l_j30'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1' to 'Layer_norm_1'.
Execute         get_model_list Bert_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Bert_layer 
Execute         preproc_iomode -model Layer_norm.1 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j30 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_mean_var_i30 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j29 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
Execute         preproc_iomode -model Linear_layer_ds2 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_S_k_4_k5 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_j39 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_j38 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
Execute         preproc_iomode -model generic_tanh<float> 
Execute         preproc_iomode -model exp_generic<double> 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model Linear_layer_ds1 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_S_k_4_k4 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_j32 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_j31 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
Execute         preproc_iomode -model Layer_norm 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j30 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_mean_var_i30 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j29 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_592_2 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_588_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
Execute         preproc_iomode -model Linear_layer_ds0 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_S_k_4_k3 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_j23 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_j22 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
Execute         preproc_iomode -model Self_attention 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_merge_i21_l_j21 
Execute         preproc_iomode -model Context_layer 
Execute         preproc_iomode -model Context_layer_Pipeline_l_outp_to_float_i19 
Execute         preproc_iomode -model Context_layer_Pipeline_l_gemm_i18_l_j18 
Execute         preproc_iomode -model Context_layer_Pipeline_l_V_h_to_int_j17 
Execute         preproc_iomode -model Context_layer_Pipeline_l_Attn_to_int_i16 
Execute         preproc_iomode -model Context_layer_Pipeline_l_max_V_h_j15 
Execute         preproc_iomode -model Context_layer_Pipeline_l_max_Attn_i14 
Execute         preproc_iomode -model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
Execute         preproc_iomode -model Self_attention_Pipeline_l_update_i13 
Execute         preproc_iomode -model Self_attention_Pipeline_l_exp_sum_i12 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_264_1 
Execute         preproc_iomode -model Attention_layer 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_outp_to_float_norm_i11 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_gemm_i10_l_j10 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_K_h_to_int_i9 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_Q_h_to_int_i8 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_max_K_h_i7 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_max_Q_h_i6 
Execute         preproc_iomode -model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_separate_i20_l_j20 
Execute         preproc_iomode -model Linear_layer_qkv 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_S_k_4_k 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_j1 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_j 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 Linear_layer_qkv_Pipeline_l_j Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 Linear_layer_qkv_Pipeline_l_S_k_4_k Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i20_l_j20 Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 Attention_layer_Pipeline_l_max_Q_h_i6 Attention_layer_Pipeline_l_max_K_h_i7 Attention_layer_Pipeline_l_Q_h_to_int_i8 Attention_layer_Pipeline_l_K_h_to_int_i9 Attention_layer_Pipeline_l_gemm_i10_l_j10 Attention_layer_Pipeline_l_outp_to_float_norm_i11 Attention_layer Self_attention_Pipeline_VITIS_LOOP_264_1 Self_attention_Pipeline_l_exp_sum_i12 Self_attention_Pipeline_l_update_i13 Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 Context_layer_Pipeline_l_max_Attn_i14 Context_layer_Pipeline_l_max_V_h_j15 Context_layer_Pipeline_l_Attn_to_int_i16 Context_layer_Pipeline_l_V_h_to_int_j17 Context_layer_Pipeline_l_gemm_i18_l_j18 Context_layer_Pipeline_l_outp_to_float_i19 Context_layer Self_attention_Pipeline_l_mh_merge_i21_l_j21 Self_attention Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 Linear_layer_ds0_Pipeline_l_j22 Linear_layer_ds0_Pipeline_l_j23 Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 Linear_layer_ds0_Pipeline_l_S_k_4_k3 Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 Layer_norm_Pipeline_VITIS_LOOP_588_1 Layer_norm_Pipeline_VITIS_LOOP_592_2 Layer_norm_Pipeline_l_j29 Layer_norm_Pipeline_l_mean_var_i30 Layer_norm_Pipeline_l_j30 Layer_norm Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 Linear_layer_ds1_Pipeline_l_j31 Linear_layer_ds1_Pipeline_l_j32 Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 Linear_layer_ds1_Pipeline_l_S_k_4_k4 Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 Linear_layer_ds2_Pipeline_l_j38 Linear_layer_ds2_Pipeline_l_j39 Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 Linear_layer_ds2_Pipeline_l_S_k_4_k5 Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 Layer_norm.1_Pipeline_VITIS_LOOP_588_1 Layer_norm.1_Pipeline_VITIS_LOOP_592_2 Layer_norm.1_Pipeline_l_j29 Layer_norm.1_Pipeline_l_mean_var_i30 Layer_norm.1_Pipeline_l_j30 Layer_norm.1 Bert_layer
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_j ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_j 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_j1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j1 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_j1 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_S_k_4_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_4_k 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_S_k_4_k 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
INFO-FLOW: Configuring Module : Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         apply_spec_resource_limit Linear_layer_qkv 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_separate_i20_l_j20 ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i20_l_j20 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_separate_i20_l_j20 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 ...
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_max_Q_h_i6 ...
Execute         set_default_model Attention_layer_Pipeline_l_max_Q_h_i6 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_max_Q_h_i6 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_max_K_h_i7 ...
Execute         set_default_model Attention_layer_Pipeline_l_max_K_h_i7 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_max_K_h_i7 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_Q_h_to_int_i8 ...
Execute         set_default_model Attention_layer_Pipeline_l_Q_h_to_int_i8 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_Q_h_to_int_i8 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_K_h_to_int_i9 ...
Execute         set_default_model Attention_layer_Pipeline_l_K_h_to_int_i9 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_K_h_to_int_i9 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_gemm_i10_l_j10 ...
Execute         set_default_model Attention_layer_Pipeline_l_gemm_i10_l_j10 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_gemm_i10_l_j10 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_outp_to_float_norm_i11 ...
Execute         set_default_model Attention_layer_Pipeline_l_outp_to_float_norm_i11 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_outp_to_float_norm_i11 
INFO-FLOW: Configuring Module : Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         apply_spec_resource_limit Attention_layer 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_264_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_264_1 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_264_1 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_exp_sum_i12 ...
Execute         set_default_model Self_attention_Pipeline_l_exp_sum_i12 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_exp_sum_i12 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_update_i13 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i13 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_update_i13 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 ...
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
Execute         apply_spec_resource_limit Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_l_max_Attn_i14 ...
Execute         set_default_model Context_layer_Pipeline_l_max_Attn_i14 
Execute         apply_spec_resource_limit Context_layer_Pipeline_l_max_Attn_i14 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_l_max_V_h_j15 ...
Execute         set_default_model Context_layer_Pipeline_l_max_V_h_j15 
Execute         apply_spec_resource_limit Context_layer_Pipeline_l_max_V_h_j15 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_l_Attn_to_int_i16 ...
Execute         set_default_model Context_layer_Pipeline_l_Attn_to_int_i16 
Execute         apply_spec_resource_limit Context_layer_Pipeline_l_Attn_to_int_i16 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_l_V_h_to_int_j17 ...
Execute         set_default_model Context_layer_Pipeline_l_V_h_to_int_j17 
Execute         apply_spec_resource_limit Context_layer_Pipeline_l_V_h_to_int_j17 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_l_gemm_i18_l_j18 ...
Execute         set_default_model Context_layer_Pipeline_l_gemm_i18_l_j18 
Execute         apply_spec_resource_limit Context_layer_Pipeline_l_gemm_i18_l_j18 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_l_outp_to_float_i19 ...
Execute         set_default_model Context_layer_Pipeline_l_outp_to_float_i19 
Execute         apply_spec_resource_limit Context_layer_Pipeline_l_outp_to_float_i19 
INFO-FLOW: Configuring Module : Context_layer ...
Execute         set_default_model Context_layer 
Execute         apply_spec_resource_limit Context_layer 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_merge_i21_l_j21 ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i21_l_j21 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_merge_i21_l_j21 
INFO-FLOW: Configuring Module : Self_attention ...
Execute         set_default_model Self_attention 
Execute         apply_spec_resource_limit Self_attention 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_j22 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_j22 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_j22 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_j23 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_j23 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_j23 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_S_k_4_k3 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_S_k_4_k3 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_S_k_4_k3 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
INFO-FLOW: Configuring Module : Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         apply_spec_resource_limit Linear_layer_ds0 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_588_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_588_1 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_588_1 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_592_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_592_2 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_592_2 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j29 ...
Execute         set_default_model Layer_norm_Pipeline_l_j29 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j29 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_mean_var_i30 ...
Execute         set_default_model Layer_norm_Pipeline_l_mean_var_i30 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_mean_var_i30 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j30 ...
Execute         set_default_model Layer_norm_Pipeline_l_j30 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j30 
INFO-FLOW: Configuring Module : Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         apply_spec_resource_limit Layer_norm 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_j31 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_j31 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_j31 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_j32 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_j32 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_j32 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_S_k_4_k4 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_S_k_4_k4 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_S_k_4_k4 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
INFO-FLOW: Configuring Module : Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         apply_spec_resource_limit Linear_layer_ds1 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_j38 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_j38 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_j38 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_j39 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_j39 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_j39 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_S_k_4_k5 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_S_k_4_k5 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_S_k_4_k5 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
INFO-FLOW: Configuring Module : Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         apply_spec_resource_limit Linear_layer_ds2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_588_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_592_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j29 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j29 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j29 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_mean_var_i30 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_mean_var_i30 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_mean_var_i30 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j30 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j30 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j30 
INFO-FLOW: Configuring Module : Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         apply_spec_resource_limit Layer_norm.1 
INFO-FLOW: Configuring Module : Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         apply_spec_resource_limit Bert_layer 
INFO-FLOW: Model list for preprocess: Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 Linear_layer_qkv_Pipeline_l_j Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 Linear_layer_qkv_Pipeline_l_S_k_4_k Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i20_l_j20 Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 Attention_layer_Pipeline_l_max_Q_h_i6 Attention_layer_Pipeline_l_max_K_h_i7 Attention_layer_Pipeline_l_Q_h_to_int_i8 Attention_layer_Pipeline_l_K_h_to_int_i9 Attention_layer_Pipeline_l_gemm_i10_l_j10 Attention_layer_Pipeline_l_outp_to_float_norm_i11 Attention_layer Self_attention_Pipeline_VITIS_LOOP_264_1 Self_attention_Pipeline_l_exp_sum_i12 Self_attention_Pipeline_l_update_i13 Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 Context_layer_Pipeline_l_max_Attn_i14 Context_layer_Pipeline_l_max_V_h_j15 Context_layer_Pipeline_l_Attn_to_int_i16 Context_layer_Pipeline_l_V_h_to_int_j17 Context_layer_Pipeline_l_gemm_i18_l_j18 Context_layer_Pipeline_l_outp_to_float_i19 Context_layer Self_attention_Pipeline_l_mh_merge_i21_l_j21 Self_attention Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 Linear_layer_ds0_Pipeline_l_j22 Linear_layer_ds0_Pipeline_l_j23 Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 Linear_layer_ds0_Pipeline_l_S_k_4_k3 Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 Layer_norm_Pipeline_VITIS_LOOP_588_1 Layer_norm_Pipeline_VITIS_LOOP_592_2 Layer_norm_Pipeline_l_j29 Layer_norm_Pipeline_l_mean_var_i30 Layer_norm_Pipeline_l_j30 Layer_norm Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 Linear_layer_ds1_Pipeline_l_j31 Linear_layer_ds1_Pipeline_l_j32 Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 Linear_layer_ds1_Pipeline_l_S_k_4_k4 Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 Linear_layer_ds2_Pipeline_l_j38 Linear_layer_ds2_Pipeline_l_j39 Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 Linear_layer_ds2_Pipeline_l_S_k_4_k5 Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 Layer_norm.1_Pipeline_VITIS_LOOP_588_1 Layer_norm.1_Pipeline_VITIS_LOOP_592_2 Layer_norm.1_Pipeline_l_j29 Layer_norm.1_Pipeline_l_mean_var_i30 Layer_norm.1_Pipeline_l_j30 Layer_norm.1 Bert_layer
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_j ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_j 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_j1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j1 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_j1 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j1 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_S_k_4_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_4_k 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_S_k_4_k 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_S_k_4_k 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         cdfg_preprocess -model Linear_layer_qkv 
Execute         rtl_gen_preprocess Linear_layer_qkv 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_separate_i20_l_j20 ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i20_l_j20 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_separate_i20_l_j20 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i20_l_j20 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 ...
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_max_Q_h_i6 ...
Execute         set_default_model Attention_layer_Pipeline_l_max_Q_h_i6 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_max_Q_h_i6 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_max_Q_h_i6 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_max_K_h_i7 ...
Execute         set_default_model Attention_layer_Pipeline_l_max_K_h_i7 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_max_K_h_i7 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_max_K_h_i7 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_Q_h_to_int_i8 ...
Execute         set_default_model Attention_layer_Pipeline_l_Q_h_to_int_i8 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_Q_h_to_int_i8 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_Q_h_to_int_i8 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_K_h_to_int_i9 ...
Execute         set_default_model Attention_layer_Pipeline_l_K_h_to_int_i9 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_K_h_to_int_i9 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_K_h_to_int_i9 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_gemm_i10_l_j10 ...
Execute         set_default_model Attention_layer_Pipeline_l_gemm_i10_l_j10 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_gemm_i10_l_j10 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_gemm_i10_l_j10 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_outp_to_float_norm_i11 ...
Execute         set_default_model Attention_layer_Pipeline_l_outp_to_float_norm_i11 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_outp_to_float_norm_i11 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_outp_to_float_norm_i11 
INFO-FLOW: Preprocessing Module: Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         cdfg_preprocess -model Attention_layer 
Execute         rtl_gen_preprocess Attention_layer 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_264_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_264_1 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_264_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_264_1 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_exp_sum_i12 ...
Execute         set_default_model Self_attention_Pipeline_l_exp_sum_i12 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_exp_sum_i12 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_exp_sum_i12 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_update_i13 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i13 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_update_i13 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i13 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 ...
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
Execute         cdfg_preprocess -model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
Execute         rtl_gen_preprocess Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_l_max_Attn_i14 ...
Execute         set_default_model Context_layer_Pipeline_l_max_Attn_i14 
Execute         cdfg_preprocess -model Context_layer_Pipeline_l_max_Attn_i14 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_max_Attn_i14 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_l_max_V_h_j15 ...
Execute         set_default_model Context_layer_Pipeline_l_max_V_h_j15 
Execute         cdfg_preprocess -model Context_layer_Pipeline_l_max_V_h_j15 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_max_V_h_j15 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_l_Attn_to_int_i16 ...
Execute         set_default_model Context_layer_Pipeline_l_Attn_to_int_i16 
Execute         cdfg_preprocess -model Context_layer_Pipeline_l_Attn_to_int_i16 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_Attn_to_int_i16 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_l_V_h_to_int_j17 ...
Execute         set_default_model Context_layer_Pipeline_l_V_h_to_int_j17 
Execute         cdfg_preprocess -model Context_layer_Pipeline_l_V_h_to_int_j17 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_V_h_to_int_j17 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_l_gemm_i18_l_j18 ...
Execute         set_default_model Context_layer_Pipeline_l_gemm_i18_l_j18 
Execute         cdfg_preprocess -model Context_layer_Pipeline_l_gemm_i18_l_j18 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_gemm_i18_l_j18 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_l_outp_to_float_i19 ...
Execute         set_default_model Context_layer_Pipeline_l_outp_to_float_i19 
Execute         cdfg_preprocess -model Context_layer_Pipeline_l_outp_to_float_i19 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_outp_to_float_i19 
INFO-FLOW: Preprocessing Module: Context_layer ...
Execute         set_default_model Context_layer 
Execute         cdfg_preprocess -model Context_layer 
Execute         rtl_gen_preprocess Context_layer 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_merge_i21_l_j21 ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i21_l_j21 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_merge_i21_l_j21 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i21_l_j21 
INFO-FLOW: Preprocessing Module: Self_attention ...
Execute         set_default_model Self_attention 
Execute         cdfg_preprocess -model Self_attention 
Execute         rtl_gen_preprocess Self_attention 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_j22 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_j22 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_j22 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_j22 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_j23 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_j23 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_j23 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_j23 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_S_k_4_k3 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_S_k_4_k3 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_S_k_4_k3 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_S_k_4_k3 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         cdfg_preprocess -model Linear_layer_ds0 
Execute         rtl_gen_preprocess Linear_layer_ds0 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_588_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_588_1 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_588_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_588_1 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_592_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_592_2 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_592_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_592_2 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j29 ...
Execute         set_default_model Layer_norm_Pipeline_l_j29 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j29 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j29 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_mean_var_i30 ...
Execute         set_default_model Layer_norm_Pipeline_l_mean_var_i30 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_mean_var_i30 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_mean_var_i30 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j30 ...
Execute         set_default_model Layer_norm_Pipeline_l_j30 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j30 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j30 
INFO-FLOW: Preprocessing Module: Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         cdfg_preprocess -model Layer_norm 
Execute         rtl_gen_preprocess Layer_norm 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_j31 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_j31 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_j31 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_j31 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_j32 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_j32 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_j32 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_j32 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_S_k_4_k4 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_S_k_4_k4 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_S_k_4_k4 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_S_k_4_k4 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         cdfg_preprocess -model Linear_layer_ds1 
Execute         rtl_gen_preprocess Linear_layer_ds1 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         cdfg_preprocess -model exp_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         cdfg_preprocess -model generic_tanh<float> 
Execute         rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_j38 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_j38 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_j38 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_j38 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_j39 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_j39 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_j39 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_j39 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_S_k_4_k5 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_S_k_4_k5 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_S_k_4_k5 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_S_k_4_k5 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         cdfg_preprocess -model Linear_layer_ds2 
Execute         rtl_gen_preprocess Linear_layer_ds2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_588_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_592_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j29 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j29 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j29 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j29 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_mean_var_i30 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_mean_var_i30 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_mean_var_i30 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_mean_var_i30 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j30 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j30 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j30 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j30 
INFO-FLOW: Preprocessing Module: Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         cdfg_preprocess -model Layer_norm.1 
Execute         rtl_gen_preprocess Layer_norm.1 
INFO-FLOW: Preprocessing Module: Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         cdfg_preprocess -model Bert_layer 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for synthesis: Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 Linear_layer_qkv_Pipeline_l_j Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 Linear_layer_qkv_Pipeline_l_S_k_4_k Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i20_l_j20 Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 Attention_layer_Pipeline_l_max_Q_h_i6 Attention_layer_Pipeline_l_max_K_h_i7 Attention_layer_Pipeline_l_Q_h_to_int_i8 Attention_layer_Pipeline_l_K_h_to_int_i9 Attention_layer_Pipeline_l_gemm_i10_l_j10 Attention_layer_Pipeline_l_outp_to_float_norm_i11 Attention_layer Self_attention_Pipeline_VITIS_LOOP_264_1 Self_attention_Pipeline_l_exp_sum_i12 Self_attention_Pipeline_l_update_i13 Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 Context_layer_Pipeline_l_max_Attn_i14 Context_layer_Pipeline_l_max_V_h_j15 Context_layer_Pipeline_l_Attn_to_int_i16 Context_layer_Pipeline_l_V_h_to_int_j17 Context_layer_Pipeline_l_gemm_i18_l_j18 Context_layer_Pipeline_l_outp_to_float_i19 Context_layer Self_attention_Pipeline_l_mh_merge_i21_l_j21 Self_attention Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 Linear_layer_ds0_Pipeline_l_j22 Linear_layer_ds0_Pipeline_l_j23 Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 Linear_layer_ds0_Pipeline_l_S_k_4_k3 Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 Layer_norm_Pipeline_VITIS_LOOP_588_1 Layer_norm_Pipeline_VITIS_LOOP_592_2 Layer_norm_Pipeline_l_j29 Layer_norm_Pipeline_l_mean_var_i30 Layer_norm_Pipeline_l_j30 Layer_norm Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 Linear_layer_ds1_Pipeline_l_j31 Linear_layer_ds1_Pipeline_l_j32 Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 Linear_layer_ds1_Pipeline_l_S_k_4_k4 Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 Linear_layer_ds2_Pipeline_l_j38 Linear_layer_ds2_Pipeline_l_j39 Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 Linear_layer_ds2_Pipeline_l_S_k_4_k5 Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 Layer_norm.1_Pipeline_VITIS_LOOP_588_1 Layer_norm.1_Pipeline_VITIS_LOOP_592_2 Layer_norm.1_Pipeline_l_j29 Layer_norm.1_Pipeline_l_mean_var_i30 Layer_norm.1_Pipeline_l_j30 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
Execute         schedule -model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
Execute         bind -model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
Execute         schedule -model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
Execute         bind -model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
Execute         schedule -model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_34_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_3_VITIS_LOOP_34_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
Execute         bind -model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_j 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_j' (loop 'l_j'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln55', kernel.cpp:55) and 'fcmp' operation ('tmp_5', kernel.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_j' (loop 'l_j'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln41', kernel.cpp:41) and 'fcmp' operation ('tmp_5', kernel.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_j.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j 
Execute         bind -model Linear_layer_qkv_Pipeline_l_j 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_j.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j1 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_j1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_j1' (loop 'l_j1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln80', kernel.cpp:80) and 'fcmp' operation ('tmp_12', kernel.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_j1' (loop 'l_j1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln66', kernel.cpp:66) and 'fcmp' operation ('tmp_12', kernel.cpp:79).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_j1.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j1 
Execute         bind -model Linear_layer_qkv_Pipeline_l_j1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_j1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_inp_to_int_i2_l_j2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'l_inp_to_int_i2_l_j2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
Execute         bind -model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_W_to_int_i3_l_j3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'l_W_to_int_i3_l_j3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
Execute         bind -model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_S_k_4_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_4_k 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_S_k_4_k 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=v62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_4_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'l_S_k_4_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_S_k_4_k.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_4_k 
Execute         bind -model Linear_layer_qkv_Pipeline_l_S_k_4_k 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_S_k_4_k.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_outp_to_float_bias_i5_l_j5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'l_outp_to_float_bias_i5_l_j5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
Execute         bind -model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv 
Execute         schedule -model Linear_layer_qkv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv.
Execute         set_default_model Linear_layer_qkv 
Execute         bind -model Linear_layer_qkv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_separate_i20_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i20_l_j20 
Execute         schedule -model Self_attention_Pipeline_l_mh_separate_i20_l_j20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i20_l_j20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'l_mh_separate_i20_l_j20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_separate_i20_l_j20.
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i20_l_j20 
Execute         bind -model Self_attention_Pipeline_l_mh_separate_i20_l_j20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_separate_i20_l_j20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
Execute         schedule -model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'q_outp1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_3_VITIS_LOOP_156_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_155_3_VITIS_LOOP_156_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
Execute         bind -model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.336 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_max_Q_h_i6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_max_Q_h_i6 
Execute         schedule -model Attention_layer_Pipeline_l_max_Q_h_i6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v77'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_max_Q_h_i6'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_max_Q_h_i6' (loop 'l_max_Q_h_i6'): Unable to schedule 'load' operation ('v77_load_16', kernel.cpp:175) on array 'v77' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v77'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_max_Q_h_i6' (loop 'l_max_Q_h_i6'): Unable to schedule 'load' operation ('v77_load_33', kernel.cpp:175) on array 'v77' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'v77'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_max_Q_h_i6' (loop 'l_max_Q_h_i6'): Unable to schedule 'load' operation ('v77_load_50', kernel.cpp:175) on array 'v77' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'v77'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 132, loop 'l_max_Q_h_i6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.4 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.03 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_max_Q_h_i6.
Execute         set_default_model Attention_layer_Pipeline_l_max_Q_h_i6 
Execute         bind -model Attention_layer_Pipeline_l_max_Q_h_i6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.39 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.07 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_max_Q_h_i6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_max_K_h_i7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_max_K_h_i7 
Execute         schedule -model Attention_layer_Pipeline_l_max_K_h_i7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v78'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_max_K_h_i7'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_max_K_h_i7' (loop 'l_max_K_h_i7'): Unable to schedule 'load' operation ('v78_load_16', kernel.cpp:200) on array 'v78' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_max_K_h_i7' (loop 'l_max_K_h_i7'): Unable to schedule 'load' operation ('v78_load_33', kernel.cpp:200) on array 'v78' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_max_K_h_i7' (loop 'l_max_K_h_i7'): Unable to schedule 'load' operation ('v78_load_50', kernel.cpp:200) on array 'v78' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'v78'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 132, loop 'l_max_K_h_i7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.48 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.66 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.03 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_max_K_h_i7.
Execute         set_default_model Attention_layer_Pipeline_l_max_K_h_i7 
Execute         bind -model Attention_layer_Pipeline_l_max_K_h_i7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.36 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.03 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_max_K_h_i7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_Q_h_to_int_i8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_Q_h_to_int_i8 
Execute         schedule -model Attention_layer_Pipeline_l_Q_h_to_int_i8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v77'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_Q_h_to_int_i8'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_Q_h_to_int_i8' (loop 'l_Q_h_to_int_i8'): Unable to schedule 'load' operation ('v77_load_49', kernel.cpp:213) on array 'v77' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v77'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_Q_h_to_int_i8' (loop 'l_Q_h_to_int_i8'): Unable to schedule 'load' operation ('v77_load_75', kernel.cpp:213) on array 'v77' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'v77'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_Q_h_to_int_i8' (loop 'l_Q_h_to_int_i8'): Unable to schedule 'load' operation ('v77_load_92', kernel.cpp:213) on array 'v77' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'v77'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 29, loop 'l_Q_h_to_int_i8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.64 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.78 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.sched.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_Q_h_to_int_i8.
Execute         set_default_model Attention_layer_Pipeline_l_Q_h_to_int_i8 
Execute         bind -model Attention_layer_Pipeline_l_Q_h_to_int_i8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.55 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.86 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_Q_h_to_int_i8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_K_h_to_int_i9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_K_h_to_int_i9 
Execute         schedule -model Attention_layer_Pipeline_l_K_h_to_int_i9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v78'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_K_h_to_int_i9'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_K_h_to_int_i9' (loop 'l_K_h_to_int_i9'): Unable to schedule 'load' operation ('v78_load_49', kernel.cpp:223) on array 'v78' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_K_h_to_int_i9' (loop 'l_K_h_to_int_i9'): Unable to schedule 'load' operation ('v78_load_75', kernel.cpp:223) on array 'v78' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Attention_layer_Pipeline_l_K_h_to_int_i9' (loop 'l_K_h_to_int_i9'): Unable to schedule 'load' operation ('v78_load_92', kernel.cpp:223) on array 'v78' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'v78'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 29, loop 'l_K_h_to_int_i9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.54 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.86 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_K_h_to_int_i9.
Execute         set_default_model Attention_layer_Pipeline_l_K_h_to_int_i9 
Execute         bind -model Attention_layer_Pipeline_l_K_h_to_int_i9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.61 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.68 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 5 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_K_h_to_int_i9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_gemm_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_gemm_i10_l_j10 
Execute         schedule -model Attention_layer_Pipeline_l_gemm_i10_l_j10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'q_outp1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i10_l_j10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'l_gemm_i10_l_j10'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.01 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.27 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_gemm_i10_l_j10.
Execute         set_default_model Attention_layer_Pipeline_l_gemm_i10_l_j10 
Execute         bind -model Attention_layer_Pipeline_l_gemm_i10_l_j10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_gemm_i10_l_j10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_outp_to_float_norm_i11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_outp_to_float_norm_i11 
Execute         schedule -model Attention_layer_Pipeline_l_outp_to_float_norm_i11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'q_outp1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_outp_to_float_norm_i11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'l_outp_to_float_norm_i11'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_outp_to_float_norm_i11.
Execute         set_default_model Attention_layer_Pipeline_l_outp_to_float_norm_i11 
Execute         bind -model Attention_layer_Pipeline_l_outp_to_float_norm_i11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_outp_to_float_norm_i11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer 
Execute         schedule -model Attention_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer.
Execute         set_default_model Attention_layer 
Execute         bind -model Attention_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.82 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.89 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 11.26 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_264_1 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_264_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_264_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_264_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 11.36 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_264_1.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_264_1 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_264_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_264_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_exp_sum_i12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_exp_sum_i12 
Execute         schedule -model Self_attention_Pipeline_l_exp_sum_i12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_i12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'l_exp_sum_i12'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_exp_sum_i12.
Execute         set_default_model Self_attention_Pipeline_l_exp_sum_i12 
Execute         bind -model Self_attention_Pipeline_l_exp_sum_i12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_exp_sum_i12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_update_i13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_update_i13 
Execute         schedule -model Self_attention_Pipeline_l_update_i13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_update_i13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'l_update_i13'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_update_i13.
Execute         set_default_model Self_attention_Pipeline_l_update_i13 
Execute         bind -model Self_attention_Pipeline_l_update_i13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.399 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_update_i13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
Execute         schedule -model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'q_outp2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_3_VITIS_LOOP_305_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_304_3_VITIS_LOOP_305_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
Execute         bind -model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_l_max_Attn_i14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_l_max_Attn_i14 
Execute         schedule -model Context_layer_Pipeline_l_max_Attn_i14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_max_Attn_i14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'l_max_Attn_i14'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_l_max_Attn_i14.
Execute         set_default_model Context_layer_Pipeline_l_max_Attn_i14 
Execute         bind -model Context_layer_Pipeline_l_max_Attn_i14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.59 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_l_max_Attn_i14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_l_max_V_h_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_l_max_V_h_j15 
Execute         schedule -model Context_layer_Pipeline_l_max_V_h_j15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v168'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_max_V_h_j15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'l_max_V_h_j15'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_l_max_V_h_j15.
Execute         set_default_model Context_layer_Pipeline_l_max_V_h_j15 
Execute         bind -model Context_layer_Pipeline_l_max_V_h_j15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.59 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_l_max_V_h_j15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_l_Attn_to_int_i16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_l_Attn_to_int_i16 
Execute         schedule -model Context_layer_Pipeline_l_Attn_to_int_i16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_Attn_to_int_i16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'l_Attn_to_int_i16'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_l_Attn_to_int_i16.
Execute         set_default_model Context_layer_Pipeline_l_Attn_to_int_i16 
Execute         bind -model Context_layer_Pipeline_l_Attn_to_int_i16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.95 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_l_Attn_to_int_i16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_l_V_h_to_int_j17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_l_V_h_to_int_j17 
Execute         schedule -model Context_layer_Pipeline_l_V_h_to_int_j17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v168'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_V_h_to_int_j17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'l_V_h_to_int_j17'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_l_V_h_to_int_j17.
Execute         set_default_model Context_layer_Pipeline_l_V_h_to_int_j17 
Execute         bind -model Context_layer_Pipeline_l_V_h_to_int_j17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.03 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_l_V_h_to_int_j17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_l_gemm_i18_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_l_gemm_i18_l_j18 
Execute         schedule -model Context_layer_Pipeline_l_gemm_i18_l_j18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'q_outp2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i18_l_j18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'l_gemm_i18_l_j18'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_l_gemm_i18_l_j18.
Execute         set_default_model Context_layer_Pipeline_l_gemm_i18_l_j18 
Execute         bind -model Context_layer_Pipeline_l_gemm_i18_l_j18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_l_gemm_i18_l_j18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_l_outp_to_float_i19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_l_outp_to_float_i19 
Execute         schedule -model Context_layer_Pipeline_l_outp_to_float_i19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'q_outp2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_outp_to_float_i19'.
WARNING: [HLS 200-885] The II Violation in module 'Context_layer_Pipeline_l_outp_to_float_i19' (loop 'l_outp_to_float_i19'): Unable to schedule 'load' operation ('q_outp2_load_16', kernel.cpp:396) on array 'q_outp2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'q_outp2'.
WARNING: [HLS 200-885] The II Violation in module 'Context_layer_Pipeline_l_outp_to_float_i19' (loop 'l_outp_to_float_i19'): Unable to schedule 'load' operation ('q_outp2_load_33', kernel.cpp:396) on array 'q_outp2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'q_outp2'.
WARNING: [HLS 200-885] The II Violation in module 'Context_layer_Pipeline_l_outp_to_float_i19' (loop 'l_outp_to_float_i19'): Unable to schedule 'load' operation ('q_outp2_load_50', kernel.cpp:396) on array 'q_outp2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'q_outp2'.
WARNING: [HLS 200-885] The II Violation in module 'Context_layer_Pipeline_l_outp_to_float_i19' (loop 'l_outp_to_float_i19'): Unable to schedule 'store' operation ('v169_addr_7_write_ln403', kernel.cpp:403) of variable 'v240_7', kernel.cpp:402 on array 'v169' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'v169'.
WARNING: [HLS 200-885] The II Violation in module 'Context_layer_Pipeline_l_outp_to_float_i19' (loop 'l_outp_to_float_i19'): Unable to schedule 'store' operation ('v169_addr_37_write_ln403', kernel.cpp:403) of variable 'v240_36', kernel.cpp:402 on array 'v169' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'v169'.
WARNING: [HLS 200-885] The II Violation in module 'Context_layer_Pipeline_l_outp_to_float_i19' (loop 'l_outp_to_float_i19'): Unable to schedule 'store' operation ('v169_addr_53_write_ln403', kernel.cpp:403) of variable 'v240_52', kernel.cpp:402 on array 'v169' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'v169'.
WARNING: [HLS 200-885] The II Violation in module 'Context_layer_Pipeline_l_outp_to_float_i19' (loop 'l_outp_to_float_i19'): Unable to schedule 'store' operation ('v169_addr_61_write_ln403', kernel.cpp:403) of variable 'v240_60', kernel.cpp:402 on array 'v169' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'v169'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 64, loop 'l_outp_to_float_i19'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.48 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.75 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_l_outp_to_float_i19.
Execute         set_default_model Context_layer_Pipeline_l_outp_to_float_i19 
Execute         bind -model Context_layer_Pipeline_l_outp_to_float_i19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.69 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_l_outp_to_float_i19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer 
Execute         schedule -model Context_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer.
Execute         set_default_model Context_layer 
Execute         bind -model Context_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.92 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.34 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.bind.adb -f 
INFO-FLOW: Finish binding Context_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_merge_i21_l_j21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i21_l_j21 
Execute         schedule -model Self_attention_Pipeline_l_mh_merge_i21_l_j21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i21_l_j21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'l_mh_merge_i21_l_j21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.49 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_merge_i21_l_j21.
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i21_l_j21 
Execute         bind -model Self_attention_Pipeline_l_mh_merge_i21_l_j21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_merge_i21_l_j21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention 
Execute         schedule -model Self_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention.
Execute         set_default_model Self_attention 
Execute         bind -model Self_attention 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.78 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.82 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 13.83 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.bind.adb -f 
INFO-FLOW: Finish binding Self_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
Execute         schedule -model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_450_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_450_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.76 seconds. CPU system time: 0.1 seconds. Elapsed time: 13.93 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
Execute         bind -model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
Execute         schedule -model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_454_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_454_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
Execute         bind -model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
Execute         schedule -model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_3_VITIS_LOOP_461_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_460_3_VITIS_LOOP_461_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.
Execute         set_default_model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
Execute         bind -model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_j22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_j22 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_j22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j22'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds0_Pipeline_l_j22' (loop 'l_j22'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln482', kernel.cpp:482) and 'fcmp' operation ('tmp_42', kernel.cpp:481).
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds0_Pipeline_l_j22' (loop 'l_j22'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln468', kernel.cpp:468) and 'fcmp' operation ('tmp_42', kernel.cpp:481).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'l_j22'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_j22.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_j22 
Execute         bind -model Linear_layer_ds0_Pipeline_l_j22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_j22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_j23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_j23 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_j23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j23'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds0_Pipeline_l_j23' (loop 'l_j23'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln507', kernel.cpp:507) and 'fcmp' operation ('tmp_47', kernel.cpp:506).
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds0_Pipeline_l_j23' (loop 'l_j23'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln493', kernel.cpp:493) and 'fcmp' operation ('tmp_47', kernel.cpp:506).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'l_j23'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_j23.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_j23 
Execute         bind -model Linear_layer_ds0_Pipeline_l_j23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_j23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_inp_to_int_i24_l_j24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'l_inp_to_int_i24_l_j24'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
Execute         bind -model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_W_to_int_i25_l_j25'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'l_W_to_int_i25_l_j25'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
Execute         bind -model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_S_k_4_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_S_k_4_k3 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_S_k_4_k3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=v322) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_4_k3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'l_S_k_4_k3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_S_k_4_k3.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_S_k_4_k3 
Execute         bind -model Linear_layer_ds0_Pipeline_l_S_k_4_k3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_S_k_4_k3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_outp_to_float_bias_i27_l_j27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'l_outp_to_float_bias_i27_l_j27'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
Execute         bind -model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0 
Execute         schedule -model Linear_layer_ds0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0.
Execute         set_default_model Linear_layer_ds0 
Execute         bind -model Linear_layer_ds0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i28_l_j28'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'l_S_i_j_0_i28_l_j28'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_588_1 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_588_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_588_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_588_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_588_1.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_588_1 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_588_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_588_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_592_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_592_2 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_592_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_592_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_592_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_592_2.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_592_2 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_592_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_592_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j29 
Execute         schedule -model Layer_norm_Pipeline_l_j29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j29'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j29' (loop 'l_j29'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v357_write_ln600', kernel.cpp:600) of variable 'v358', kernel.cpp:600 on local variable 'v357' and 'load' operation ('v357_load', kernel.cpp:600) on local variable 'v357'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j29' (loop 'l_j29'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v357_write_ln600', kernel.cpp:600) of variable 'v358', kernel.cpp:600 on local variable 'v357' and 'load' operation ('v357_load', kernel.cpp:600) on local variable 'v357'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j29' (loop 'l_j29'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v357_write_ln600', kernel.cpp:600) of variable 'v358', kernel.cpp:600 on local variable 'v357' and 'load' operation ('v357_load', kernel.cpp:600) on local variable 'v357'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j29' (loop 'l_j29'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v357_write_ln600', kernel.cpp:600) of variable 'v358', kernel.cpp:600 on local variable 'v357' and 'load' operation ('v357_load', kernel.cpp:600) on local variable 'v357'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'l_j29'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j29.
Execute         set_default_model Layer_norm_Pipeline_l_j29 
Execute         bind -model Layer_norm_Pipeline_l_j29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_mean_var_i30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_mean_var_i30 
Execute         schedule -model Layer_norm_Pipeline_l_mean_var_i30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'l_mean_var_i30'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_mean_var_i30.
Execute         set_default_model Layer_norm_Pipeline_l_mean_var_i30 
Execute         bind -model Layer_norm_Pipeline_l_mean_var_i30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_mean_var_i30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j30 
Execute         schedule -model Layer_norm_Pipeline_l_j30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'l_j30'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j30.
Execute         set_default_model Layer_norm_Pipeline_l_j30 
Execute         bind -model Layer_norm_Pipeline_l_j30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm 
Execute         schedule -model Layer_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.
Execute         set_default_model Layer_norm 
Execute         bind -model Layer_norm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
Execute         schedule -model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_647_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_647_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
Execute         bind -model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
Execute         schedule -model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_651_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_651_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
Execute         bind -model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
Execute         schedule -model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_657_3_VITIS_LOOP_658_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_657_3_VITIS_LOOP_658_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.
Execute         set_default_model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
Execute         bind -model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_j31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_j31 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_j31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j31'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds1_Pipeline_l_j31' (loop 'l_j31'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln679', kernel.cpp:679) and 'fcmp' operation ('tmp_30', kernel.cpp:678).
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds1_Pipeline_l_j31' (loop 'l_j31'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln665', kernel.cpp:665) and 'fcmp' operation ('tmp_30', kernel.cpp:678).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'l_j31'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_j31.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_j31 
Execute         bind -model Linear_layer_ds1_Pipeline_l_j31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_j31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_j32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_j32 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_j32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j32'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds1_Pipeline_l_j32' (loop 'l_j32'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln704', kernel.cpp:704) and 'fcmp' operation ('tmp_36', kernel.cpp:703).
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds1_Pipeline_l_j32' (loop 'l_j32'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln690', kernel.cpp:690) and 'fcmp' operation ('tmp_36', kernel.cpp:703).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'l_j32'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_j32.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_j32 
Execute         bind -model Linear_layer_ds1_Pipeline_l_j32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_j32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_inp_to_int_i34_l_j33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'l_inp_to_int_i34_l_j33'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
Execute         bind -model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_W_to_int_i35_l_j34'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'l_W_to_int_i35_l_j34'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
Execute         bind -model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_S_k_4_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_S_k_4_k4 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_S_k_4_k4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=v447) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_4_k4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'l_S_k_4_k4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_S_k_4_k4.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_S_k_4_k4 
Execute         bind -model Linear_layer_ds1_Pipeline_l_S_k_4_k4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_S_k_4_k4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_outp_to_float_bias_i37_l_j36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'l_outp_to_float_bias_i37_l_j36'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
Execute         bind -model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1 
Execute         schedule -model Linear_layer_ds1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1.
Execute         set_default_model Linear_layer_ds1 
Execute         bind -model Linear_layer_ds1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 86, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [176]  (0 ns)
	'sub' operation ('ret.V') [183]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp_generic<double> 
Execute         schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute         set_default_model exp_generic<double> 
Execute         bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_tanh<float> 
Execute         schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute         set_default_model generic_tanh<float> 
Execute         bind -model generic_tanh<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i38_l_j37'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 203, loop 'l_S_i_j_0_i38_l_j37'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37' consists of the following:	'call' operation ('tmp', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [54]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.45 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.65 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
Execute         schedule -model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_790_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_790_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
Execute         bind -model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
Execute         schedule -model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_794_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_794_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
Execute         bind -model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
Execute         schedule -model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_800_3_VITIS_LOOP_801_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_800_3_VITIS_LOOP_801_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.
Execute         set_default_model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
Execute         bind -model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_j38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_j38 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_j38 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j38'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds2_Pipeline_l_j38' (loop 'l_j38'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln822', kernel.cpp:822) and 'fcmp' operation ('tmp_18', kernel.cpp:821).
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds2_Pipeline_l_j38' (loop 'l_j38'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln808', kernel.cpp:808) and 'fcmp' operation ('tmp_18', kernel.cpp:821).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'l_j38'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_j38.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_j38 
Execute         bind -model Linear_layer_ds2_Pipeline_l_j38 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_j38.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_j39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_j39 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_j39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j39'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds2_Pipeline_l_j39' (loop 'l_j39'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln847', kernel.cpp:847) and 'fcmp' operation ('tmp_24', kernel.cpp:846).
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds2_Pipeline_l_j39' (loop 'l_j39'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln833', kernel.cpp:833) and 'fcmp' operation ('tmp_24', kernel.cpp:846).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'l_j39'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_j39.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_j39 
Execute         bind -model Linear_layer_ds2_Pipeline_l_j39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_j39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_inp_to_int_i41_l_j40'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'l_inp_to_int_i41_l_j40'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
Execute         bind -model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_W_to_int_i42_l_j41'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'l_W_to_int_i42_l_j41'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
Execute         bind -model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_S_k_4_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_S_k_4_k5 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_S_k_4_k5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=v537) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_4_k5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'l_S_k_4_k5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_S_k_4_k5.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_S_k_4_k5 
Execute         bind -model Linear_layer_ds2_Pipeline_l_S_k_4_k5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_S_k_4_k5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_outp_to_float_bias_i44_l_j43'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'l_outp_to_float_bias_i44_l_j43'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
Execute         bind -model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2 
Execute         schedule -model Linear_layer_ds2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2.
Execute         set_default_model Linear_layer_ds2 
Execute         bind -model Linear_layer_ds2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i28_l_j28'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'l_S_i_j_0_i28_l_j28'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_588_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_588_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_588_1.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_588_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_592_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_592_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_592_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_592_2.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_592_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j29 
Execute         schedule -model Layer_norm.1_Pipeline_l_j29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j29'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j29' (loop 'l_j29'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v357_write_ln600', kernel.cpp:600) of variable 'v358', kernel.cpp:600 on local variable 'v357' and 'load' operation ('v357_load', kernel.cpp:600) on local variable 'v357'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j29' (loop 'l_j29'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v357_write_ln600', kernel.cpp:600) of variable 'v358', kernel.cpp:600 on local variable 'v357' and 'load' operation ('v357_load', kernel.cpp:600) on local variable 'v357'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j29' (loop 'l_j29'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v357_write_ln600', kernel.cpp:600) of variable 'v358', kernel.cpp:600 on local variable 'v357' and 'load' operation ('v357_load', kernel.cpp:600) on local variable 'v357'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j29' (loop 'l_j29'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v357_write_ln600', kernel.cpp:600) of variable 'v358', kernel.cpp:600 on local variable 'v357' and 'load' operation ('v357_load', kernel.cpp:600) on local variable 'v357'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'l_j29'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j29.
Execute         set_default_model Layer_norm.1_Pipeline_l_j29 
Execute         bind -model Layer_norm.1_Pipeline_l_j29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_mean_var_i30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_mean_var_i30 
Execute         schedule -model Layer_norm.1_Pipeline_l_mean_var_i30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'l_mean_var_i30'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_mean_var_i30.
Execute         set_default_model Layer_norm.1_Pipeline_l_mean_var_i30 
Execute         bind -model Layer_norm.1_Pipeline_l_mean_var_i30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_mean_var_i30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j30 
Execute         schedule -model Layer_norm.1_Pipeline_l_j30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'l_j30'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j30.
Execute         set_default_model Layer_norm.1_Pipeline_l_j30 
Execute         bind -model Layer_norm.1_Pipeline_l_j30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1 
Execute         schedule -model Layer_norm.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1.
Execute         set_default_model Layer_norm.1 
Execute         bind -model Layer_norm.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer 
Execute         schedule -model Bert_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer.
Execute         set_default_model Bert_layer 
Execute         bind -model Bert_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.64 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 16.08 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer.
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j1 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_S_k_4_k 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
Execute         rtl_gen_preprocess Linear_layer_qkv 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i20_l_j20 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_max_Q_h_i6 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_max_K_h_i7 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_Q_h_to_int_i8 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_K_h_to_int_i9 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_gemm_i10_l_j10 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_outp_to_float_norm_i11 
Execute         rtl_gen_preprocess Attention_layer 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_264_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_exp_sum_i12 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i13 
Execute         rtl_gen_preprocess Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_max_Attn_i14 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_max_V_h_j15 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_Attn_to_int_i16 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_V_h_to_int_j17 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_gemm_i18_l_j18 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_outp_to_float_i19 
Execute         rtl_gen_preprocess Context_layer 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i21_l_j21 
Execute         rtl_gen_preprocess Self_attention 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_j22 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_j23 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_S_k_4_k3 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
Execute         rtl_gen_preprocess Linear_layer_ds0 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_588_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_592_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j29 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_mean_var_i30 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j30 
Execute         rtl_gen_preprocess Layer_norm 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_j31 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_j32 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_S_k_4_k4 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
Execute         rtl_gen_preprocess Linear_layer_ds1 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
Execute         rtl_gen_preprocess generic_tanh<float> 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_j38 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_j39 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_S_k_4_k5 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
Execute         rtl_gen_preprocess Linear_layer_ds2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_588_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_592_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j29 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_mean_var_i30 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j30 
Execute         rtl_gen_preprocess Layer_norm.1 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for RTL generation: Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 Linear_layer_qkv_Pipeline_l_j Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 Linear_layer_qkv_Pipeline_l_S_k_4_k Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i20_l_j20 Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 Attention_layer_Pipeline_l_max_Q_h_i6 Attention_layer_Pipeline_l_max_K_h_i7 Attention_layer_Pipeline_l_Q_h_to_int_i8 Attention_layer_Pipeline_l_K_h_to_int_i9 Attention_layer_Pipeline_l_gemm_i10_l_j10 Attention_layer_Pipeline_l_outp_to_float_norm_i11 Attention_layer Self_attention_Pipeline_VITIS_LOOP_264_1 Self_attention_Pipeline_l_exp_sum_i12 Self_attention_Pipeline_l_update_i13 Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 Context_layer_Pipeline_l_max_Attn_i14 Context_layer_Pipeline_l_max_V_h_j15 Context_layer_Pipeline_l_Attn_to_int_i16 Context_layer_Pipeline_l_V_h_to_int_j17 Context_layer_Pipeline_l_gemm_i18_l_j18 Context_layer_Pipeline_l_outp_to_float_i19 Context_layer Self_attention_Pipeline_l_mh_merge_i21_l_j21 Self_attention Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 Linear_layer_ds0_Pipeline_l_j22 Linear_layer_ds0_Pipeline_l_j23 Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 Linear_layer_ds0_Pipeline_l_S_k_4_k3 Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 Layer_norm_Pipeline_VITIS_LOOP_588_1 Layer_norm_Pipeline_VITIS_LOOP_592_2 Layer_norm_Pipeline_l_j29 Layer_norm_Pipeline_l_mean_var_i30 Layer_norm_Pipeline_l_j30 Layer_norm Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 Linear_layer_ds1_Pipeline_l_j31 Linear_layer_ds1_Pipeline_l_j32 Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 Linear_layer_ds1_Pipeline_l_S_k_4_k4 Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 Linear_layer_ds2_Pipeline_l_j38 Linear_layer_ds2_Pipeline_l_j39 Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 Linear_layer_ds2_Pipeline_l_S_k_4_k5 Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 Layer_norm.1_Pipeline_VITIS_LOOP_588_1 Layer_norm.1_Pipeline_VITIS_LOOP_592_2 Layer_norm.1_Pipeline_l_j29 Layer_norm.1_Pipeline_l_mean_var_i30 Layer_norm.1_Pipeline_l_j30 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.05 seconds. CPU system time: 0.11 seconds. Elapsed time: 16.29 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4' pipeline 'VITIS_LOOP_33_3_VITIS_LOOP_34_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_j -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_j' pipeline 'l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_j 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_j 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_j -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_j1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_j1' pipeline 'l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_j1 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_j1 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_j1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2' pipeline 'l_inp_to_int_i2_l_j2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3' pipeline 'l_W_to_int_i3_l_j3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_S_k_4_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_S_k_4_k -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_S_k_4_k' pipeline 'l_S_k_4_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_S_k_4_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_S_k_4_k -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_4_k 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_S_k_4_k -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_4_k 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_S_k_4_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_S_k_4_k_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_S_k_4_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_S_k_4_k_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_S_k_4_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_S_k_4_k -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_S_k_4_k -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_S_k_4_k -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5' pipeline 'l_outp_to_float_bias_i5_l_j5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv 
Execute         syn_report -csynth -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         db_write -model Linear_layer_qkv -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.adb 
Execute         db_write -model Linear_layer_qkv -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_separate_i20_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_separate_i20_l_j20 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_separate_i20_l_j20' pipeline 'l_mh_separate_i20_l_j20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_separate_i20_l_j20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i20_l_j20 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_separate_i20_l_j20 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i20_l_j20 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_separate_i20_l_j20 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_separate_i20_l_j20 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i20_l_j20_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_separate_i20_l_j20 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i20_l_j20_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_separate_i20_l_j20 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i20_l_j20 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i20_l_j20 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_separate_i20_l_j20 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4' pipeline 'VITIS_LOOP_155_3_VITIS_LOOP_156_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
Execute         gen_rtl Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
Execute         syn_report -csynth -model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.adb 
Execute         db_write -model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_max_Q_h_i6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_max_Q_h_i6 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_max_Q_h_i6' pipeline 'l_max_Q_h_i6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Attention_layer_Pipeline_l_max_Q_h_i6' is 16245 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_max_Q_h_i6'.
Command         create_rtl_model done; 0.66 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_max_Q_h_i6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_max_Q_h_i6 
Execute         gen_rtl Attention_layer_Pipeline_l_max_Q_h_i6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_max_Q_h_i6 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_max_Q_h_i6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_max_Q_h_i6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.91 sec.
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_max_Q_h_i6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_max_Q_h_i6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.96 sec.
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_max_Q_h_i6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.1 sec.
Execute         db_write -model Attention_layer_Pipeline_l_max_Q_h_i6 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.adb 
Command         db_write done; 1.14 sec.
Execute         db_write -model Attention_layer_Pipeline_l_max_Q_h_i6 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Attention_layer_Pipeline_l_max_Q_h_i6 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_max_K_h_i7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_max_K_h_i7 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_max_K_h_i7' pipeline 'l_max_K_h_i7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Attention_layer_Pipeline_l_max_K_h_i7' is 16245 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_max_K_h_i7'.
Command         create_rtl_model done; 0.67 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.16 seconds. CPU system time: 0.13 seconds. Elapsed time: 9.44 seconds; current allocated memory: 2.586 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_max_K_h_i7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_max_K_h_i7 
Execute         gen_rtl Attention_layer_Pipeline_l_max_K_h_i7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_max_K_h_i7 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_max_K_h_i7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_max_K_h_i7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.93 sec.
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_max_K_h_i7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_max_K_h_i7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.97 sec.
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_max_K_h_i7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.06 sec.
Execute         db_write -model Attention_layer_Pipeline_l_max_K_h_i7 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.adb 
Command         db_write done; 1.14 sec.
Execute         db_write -model Attention_layer_Pipeline_l_max_K_h_i7 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer_Pipeline_l_max_K_h_i7 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_Q_h_to_int_i8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_Q_h_to_int_i8 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_Q_h_to_int_i8' pipeline 'l_Q_h_to_int_i8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_Q_h_to_int_i8'.
Command         create_rtl_model done; 0.75 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.14 seconds. CPU system time: 0.19 seconds. Elapsed time: 9.47 seconds; current allocated memory: 2.649 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_Q_h_to_int_i8 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_Q_h_to_int_i8 
Execute         gen_rtl Attention_layer_Pipeline_l_Q_h_to_int_i8 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_Q_h_to_int_i8 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_Q_h_to_int_i8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_Q_h_to_int_i8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.3 sec.
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_Q_h_to_int_i8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_Q_h_to_int_i8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 1.17 sec.
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_Q_h_to_int_i8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.2 sec.
Execute         db_write -model Attention_layer_Pipeline_l_Q_h_to_int_i8 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.adb 
Command         db_write done; 1.4 sec.
Execute         db_write -model Attention_layer_Pipeline_l_Q_h_to_int_i8 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info Attention_layer_Pipeline_l_Q_h_to_int_i8 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_K_h_to_int_i9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_K_h_to_int_i9 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_K_h_to_int_i9' pipeline 'l_K_h_to_int_i9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_K_h_to_int_i9'.
Command         create_rtl_model done; 0.8 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.47 seconds. CPU system time: 0.19 seconds. Elapsed time: 12.83 seconds; current allocated memory: 2.711 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_K_h_to_int_i9 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_K_h_to_int_i9 
Execute         gen_rtl Attention_layer_Pipeline_l_K_h_to_int_i9 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_K_h_to_int_i9 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_K_h_to_int_i9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_K_h_to_int_i9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.32 sec.
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_K_h_to_int_i9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_K_h_to_int_i9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 1.15 sec.
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_K_h_to_int_i9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.15 sec.
Execute         db_write -model Attention_layer_Pipeline_l_K_h_to_int_i9 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.adb 
Command         db_write done; 1.44 sec.
Execute         db_write -model Attention_layer_Pipeline_l_K_h_to_int_i9 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info Attention_layer_Pipeline_l_K_h_to_int_i9 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_gemm_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_gemm_i10_l_j10 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_gemm_i10_l_j10' pipeline 'l_gemm_i10_l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_24s_25_4_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12s_12s_24_4_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_gemm_i10_l_j10'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.77 seconds. CPU system time: 0.26 seconds. Elapsed time: 12.2 seconds; current allocated memory: 2.774 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_gemm_i10_l_j10 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_gemm_i10_l_j10 
Execute         gen_rtl Attention_layer_Pipeline_l_gemm_i10_l_j10 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_gemm_i10_l_j10 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_gemm_i10_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_gemm_i10_l_j10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_gemm_i10_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_gemm_i10_l_j10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_gemm_i10_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -model Attention_layer_Pipeline_l_gemm_i10_l_j10 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.adb 
Execute         db_write -model Attention_layer_Pipeline_l_gemm_i10_l_j10 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Attention_layer_Pipeline_l_gemm_i10_l_j10 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_outp_to_float_norm_i11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_outp_to_float_norm_i11 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_outp_to_float_norm_i11' pipeline 'l_outp_to_float_norm_i11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_outp_to_float_norm_i11'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.774 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_outp_to_float_norm_i11 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_outp_to_float_norm_i11 
Execute         gen_rtl Attention_layer_Pipeline_l_outp_to_float_norm_i11 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_outp_to_float_norm_i11 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_outp_to_float_norm_i11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_outp_to_float_norm_i11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_outp_to_float_norm_i11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_outp_to_float_norm_i11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_outp_to_float_norm_i11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.45 sec.
Execute         db_write -model Attention_layer_Pipeline_l_outp_to_float_norm_i11 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.adb 
Execute         db_write -model Attention_layer_Pipeline_l_outp_to_float_norm_i11 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info Attention_layer_Pipeline_l_outp_to_float_norm_i11 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.774 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer 
Execute         syn_report -csynth -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Attention_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 11.31 sec.
Execute         db_write -model Attention_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.adb 
Execute         db_write -model Attention_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Attention_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_264_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.76 seconds. CPU system time: 0.08 seconds. Elapsed time: 11.93 seconds; current allocated memory: 2.774 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_264_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_264_1 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_264_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_264_1 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_264_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_264_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_264_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_264_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_264_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_264_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_264_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_264_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_exp_sum_i12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_exp_sum_i12 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_exp_sum_i12' pipeline 'l_exp_sum_i12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Self_attention_Pipeline_l_exp_sum_i12' is 12157 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_exp_sum_i12'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.774 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_exp_sum_i12 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_exp_sum_i12 
Execute         gen_rtl Self_attention_Pipeline_l_exp_sum_i12 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_exp_sum_i12 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_exp_sum_i12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_exp_sum_i12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_exp_sum_i12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_exp_sum_i12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_exp_sum_i12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -model Self_attention_Pipeline_l_exp_sum_i12 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.adb 
Execute         db_write -model Self_attention_Pipeline_l_exp_sum_i12 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Self_attention_Pipeline_l_exp_sum_i12 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_update_i13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_update_i13 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_update_i13' pipeline 'l_update_i13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_update_i13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.774 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_update_i13 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_update_i13 
Execute         gen_rtl Self_attention_Pipeline_l_update_i13 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_update_i13 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_update_i13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_update_i13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_update_i13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model Self_attention_Pipeline_l_update_i13 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.adb 
Execute         db_write -model Self_attention_Pipeline_l_update_i13 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info Self_attention_Pipeline_l_update_i13 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4' pipeline 'VITIS_LOOP_304_3_VITIS_LOOP_305_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.774 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
Execute         gen_rtl Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
Execute         syn_report -csynth -model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.adb 
Execute         db_write -model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_l_max_Attn_i14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_l_max_Attn_i14 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Context_layer_Pipeline_l_max_Attn_i14' pipeline 'l_max_Attn_i14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_l_max_Attn_i14'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_l_max_Attn_i14 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_l_max_Attn_i14 
Execute         gen_rtl Context_layer_Pipeline_l_max_Attn_i14 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_l_max_Attn_i14 
Execute         syn_report -csynth -model Context_layer_Pipeline_l_max_Attn_i14 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_max_Attn_i14_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         syn_report -rtlxml -model Context_layer_Pipeline_l_max_Attn_i14 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_max_Attn_i14_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model Context_layer_Pipeline_l_max_Attn_i14 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.78 sec.
Execute         db_write -model Context_layer_Pipeline_l_max_Attn_i14 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.adb 
Command         db_write done; 0.19 sec.
Execute         db_write -model Context_layer_Pipeline_l_max_Attn_i14 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Context_layer_Pipeline_l_max_Attn_i14 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_l_max_V_h_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_l_max_V_h_j15 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Context_layer_Pipeline_l_max_V_h_j15' pipeline 'l_max_V_h_j15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Context_layer_Pipeline_l_max_V_h_j15' is 6371 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_l_max_V_h_j15'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_l_max_V_h_j15 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_l_max_V_h_j15 
Execute         gen_rtl Context_layer_Pipeline_l_max_V_h_j15 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_l_max_V_h_j15 
Execute         syn_report -csynth -model Context_layer_Pipeline_l_max_V_h_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_max_V_h_j15_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         syn_report -rtlxml -model Context_layer_Pipeline_l_max_V_h_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_max_V_h_j15_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model Context_layer_Pipeline_l_max_V_h_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.77 sec.
Execute         db_write -model Context_layer_Pipeline_l_max_V_h_j15 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.adb 
Command         db_write done; 0.2 sec.
Execute         db_write -model Context_layer_Pipeline_l_max_V_h_j15 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Context_layer_Pipeline_l_max_V_h_j15 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_l_Attn_to_int_i16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_l_Attn_to_int_i16 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Context_layer_Pipeline_l_Attn_to_int_i16' pipeline 'l_Attn_to_int_i16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_l_Attn_to_int_i16'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_l_Attn_to_int_i16 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_l_Attn_to_int_i16 
Execute         gen_rtl Context_layer_Pipeline_l_Attn_to_int_i16 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_l_Attn_to_int_i16 
Execute         syn_report -csynth -model Context_layer_Pipeline_l_Attn_to_int_i16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_Attn_to_int_i16_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         syn_report -rtlxml -model Context_layer_Pipeline_l_Attn_to_int_i16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_Attn_to_int_i16_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model Context_layer_Pipeline_l_Attn_to_int_i16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.21 sec.
Execute         db_write -model Context_layer_Pipeline_l_Attn_to_int_i16 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.adb 
Command         db_write done; 0.27 sec.
Execute         db_write -model Context_layer_Pipeline_l_Attn_to_int_i16 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Context_layer_Pipeline_l_Attn_to_int_i16 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_l_V_h_to_int_j17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_l_V_h_to_int_j17 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Context_layer_Pipeline_l_V_h_to_int_j17' pipeline 'l_V_h_to_int_j17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_l_V_h_to_int_j17'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.67 seconds; current allocated memory: 2.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_l_V_h_to_int_j17 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_l_V_h_to_int_j17 
Execute         gen_rtl Context_layer_Pipeline_l_V_h_to_int_j17 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_l_V_h_to_int_j17 
Execute         syn_report -csynth -model Context_layer_Pipeline_l_V_h_to_int_j17 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_V_h_to_int_j17_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         syn_report -rtlxml -model Context_layer_Pipeline_l_V_h_to_int_j17 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_V_h_to_int_j17_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model Context_layer_Pipeline_l_V_h_to_int_j17 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.19 sec.
Execute         db_write -model Context_layer_Pipeline_l_V_h_to_int_j17 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.adb 
Command         db_write done; 0.25 sec.
Execute         db_write -model Context_layer_Pipeline_l_V_h_to_int_j17 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Context_layer_Pipeline_l_V_h_to_int_j17 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_l_gemm_i18_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_l_gemm_i18_l_j18 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Context_layer_Pipeline_l_gemm_i18_l_j18' pipeline 'l_gemm_i18_l_j18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_24s_25_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12s_12s_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_l_gemm_i18_l_j18'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.59 seconds; current allocated memory: 2.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_l_gemm_i18_l_j18 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_l_gemm_i18_l_j18 
Execute         gen_rtl Context_layer_Pipeline_l_gemm_i18_l_j18 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_l_gemm_i18_l_j18 
Execute         syn_report -csynth -model Context_layer_Pipeline_l_gemm_i18_l_j18 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_gemm_i18_l_j18_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Context_layer_Pipeline_l_gemm_i18_l_j18 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_gemm_i18_l_j18_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer_Pipeline_l_gemm_i18_l_j18 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Context_layer_Pipeline_l_gemm_i18_l_j18 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.adb 
Execute         db_write -model Context_layer_Pipeline_l_gemm_i18_l_j18 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Context_layer_Pipeline_l_gemm_i18_l_j18 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_l_outp_to_float_i19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_l_outp_to_float_i19 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Context_layer_Pipeline_l_outp_to_float_i19' pipeline 'l_outp_to_float_i19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_l_outp_to_float_i19'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_l_outp_to_float_i19 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_l_outp_to_float_i19 
Execute         gen_rtl Context_layer_Pipeline_l_outp_to_float_i19 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_l_outp_to_float_i19 
Execute         syn_report -csynth -model Context_layer_Pipeline_l_outp_to_float_i19 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_outp_to_float_i19_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Context_layer_Pipeline_l_outp_to_float_i19 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_outp_to_float_i19_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer_Pipeline_l_outp_to_float_i19 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.73 sec.
Execute         db_write -model Context_layer_Pipeline_l_outp_to_float_i19 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.adb 
Command         db_write done; 0.11 sec.
Execute         db_write -model Context_layer_Pipeline_l_outp_to_float_i19 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Context_layer_Pipeline_l_outp_to_float_i19 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.48 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.68 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer 
Execute         gen_rtl Context_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer 
Execute         syn_report -csynth -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Context_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.54 sec.
Execute         db_write -model Context_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.adb 
Execute         db_write -model Context_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Context_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_merge_i21_l_j21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_merge_i21_l_j21 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_merge_i21_l_j21' pipeline 'l_mh_merge_i21_l_j21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_merge_i21_l_j21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.08 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i21_l_j21 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_merge_i21_l_j21 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i21_l_j21 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_merge_i21_l_j21 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_merge_i21_l_j21 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i21_l_j21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_merge_i21_l_j21 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i21_l_j21_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_merge_i21_l_j21 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i21_l_j21 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i21_l_j21 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Self_attention_Pipeline_l_mh_merge_i21_l_j21 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Self_attention/grp_fu_309_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Self_attention' is 8734 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention 
Execute         gen_rtl Self_attention -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention 
Execute         syn_report -csynth -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Self_attention_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 14.33 sec.
Execute         db_write -model Self_attention -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.adb 
Execute         db_write -model Self_attention -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Self_attention -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.68 seconds. CPU system time: 0.19 seconds. Elapsed time: 14.98 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
Execute         gen_rtl Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
Execute         gen_rtl Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4' pipeline 'VITIS_LOOP_460_3_VITIS_LOOP_461_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
Execute         gen_rtl Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_j22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_j22 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_j22' pipeline 'l_j22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_j22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_j22 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_j22 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_j22 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_j22 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_j22 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_j22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_j22 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_j22_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_j22 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_j22 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_j22 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_j22 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_j23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_j23 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_j23' pipeline 'l_j23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_j23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_j23 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_j23 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_j23 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_j23 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_j23 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_j23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_j23 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_j23_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_j23 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_j23 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_j23 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_j23 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24' pipeline 'l_inp_to_int_i24_l_j24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25' pipeline 'l_W_to_int_i25_l_j25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_S_k_4_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_S_k_4_k3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_S_k_4_k3' pipeline 'l_S_k_4_k3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_S_k_4_k3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_S_k_4_k3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_S_k_4_k3 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_S_k_4_k3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_S_k_4_k3 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_S_k_4_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_S_k_4_k3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_S_k_4_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_S_k_4_k3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_S_k_4_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_S_k_4_k3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_S_k_4_k3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_S_k_4_k3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27' pipeline 'l_outp_to_float_bias_i27_l_j27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0 
Execute         syn_report -csynth -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         db_write -model Linear_layer_ds0 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.adb 
Execute         db_write -model Linear_layer_ds0 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Linear_layer_ds0 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28' pipeline 'l_S_i_j_0_i28_l_j28' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_588_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_588_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_588_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_588_1 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_588_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_588_1 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_588_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_588_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_588_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_588_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_588_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_588_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_588_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_588_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_592_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_592_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_592_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_592_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_592_2 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_592_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_592_2 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_592_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_592_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_592_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_592_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_592_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_592_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_592_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_592_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j29 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j29' pipeline 'l_j29' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j29 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j29 
Execute         gen_rtl Layer_norm_Pipeline_l_j29 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j29 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j29 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j29 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j29_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j29 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_j29 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j29 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Layer_norm_Pipeline_l_j29 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_mean_var_i30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_mean_var_i30 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_mean_var_i30' pipeline 'l_mean_var_i30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_mean_var_i30'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_mean_var_i30 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_mean_var_i30 
Execute         gen_rtl Layer_norm_Pipeline_l_mean_var_i30 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_mean_var_i30 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_mean_var_i30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_mean_var_i30_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_mean_var_i30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_mean_var_i30_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_mean_var_i30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_mean_var_i30 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.adb 
Execute         db_write -model Layer_norm_Pipeline_l_mean_var_i30 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Layer_norm_Pipeline_l_mean_var_i30 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j30 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j30' pipeline 'l_j30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j30'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j30 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j30 
Execute         gen_rtl Layer_norm_Pipeline_l_j30 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j30 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j30_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j30_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_j30 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j30 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Layer_norm_Pipeline_l_j30 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm/grp_fu_309_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm 
Execute         syn_report -csynth -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Layer_norm -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.adb 
Execute         db_write -model Layer_norm -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Layer_norm -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
Execute         gen_rtl Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
Execute         gen_rtl Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4' pipeline 'VITIS_LOOP_657_3_VITIS_LOOP_658_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
Execute         gen_rtl Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_j31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_j31 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_j31' pipeline 'l_j31' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_j31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_j31 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_j31 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_j31 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_j31 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_j31 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_j31_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_j31 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_j31_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_j31 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_j31 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_j31 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_j31 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_j32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_j32 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_j32' pipeline 'l_j32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_j32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_j32 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_j32 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_j32 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_j32 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_j32 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_j32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_j32 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_j32_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_j32 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_j32 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_j32 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_j32 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33' pipeline 'l_inp_to_int_i34_l_j33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34' pipeline 'l_W_to_int_i35_l_j34' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_S_k_4_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_S_k_4_k4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_S_k_4_k4' pipeline 'l_S_k_4_k4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_S_k_4_k4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_S_k_4_k4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_S_k_4_k4 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_S_k_4_k4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_S_k_4_k4 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_S_k_4_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_S_k_4_k4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_S_k_4_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_S_k_4_k4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_S_k_4_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_S_k_4_k4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_S_k_4_k4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_S_k_4_k4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36' pipeline 'l_outp_to_float_bias_i37_l_j36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1 
Execute         syn_report -csynth -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.4 sec.
Execute         db_write -model Linear_layer_ds1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.adb 
Execute         db_write -model Linear_layer_ds1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12308 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_55ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 0.98 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         db_write -model pow_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.adb 
Command         db_write done; 0.16 sec.
Execute         db_write -model pow_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info pow_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_exp_generic_double_s 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_exp_generic_double_s 
Execute         syn_report -csynth -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -model exp_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.adb 
Execute         db_write -model exp_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info exp_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generic_tanh<float> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_float_s' pipeline 'generic_tanh<float>' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_16_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_16_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fptrunc_64ns_32_2_no_dsp_1' is changed to 'fptrunc_64ns_32_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fpext_32ns_64_2_no_dsp_1' is changed to 'fpext_32ns_64_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fcmp_32ns_32ns_1_2_no_dsp_1' is changed to 'fcmp_32ns_32ns_1_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'dadd_64ns_64ns_64_7_full_dsp_1' is changed to 'dadd_64ns_64ns_64_7_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
Command         create_rtl_model done; 0.59 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_generic_tanh_float_s 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_generic_tanh_float_s 
Execute         syn_report -csynth -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         db_write -model generic_tanh<float> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.adb 
Execute         db_write -model generic_tanh<float> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info generic_tanh<float> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37' pipeline 'l_S_i_j_0_i38_l_j37' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37' is 19783 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.67 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
Execute         gen_rtl Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
Execute         gen_rtl Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4' pipeline 'VITIS_LOOP_800_3_VITIS_LOOP_801_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
Execute         gen_rtl Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_j38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_j38 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_j38' pipeline 'l_j38' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_j38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_j38 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_j38 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_j38 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_j38 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_j38 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_j38_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_j38 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_j38_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_j38 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_j38 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_j38 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_j38 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_j39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_j39 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_j39' pipeline 'l_j39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_j39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_j39 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_j39 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_j39 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_j39 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_j39 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_j39_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_j39 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_j39_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_j39 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_j39 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_j39 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_j39 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40' pipeline 'l_inp_to_int_i41_l_j40' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41' pipeline 'l_W_to_int_i42_l_j41' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_S_k_4_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_S_k_4_k5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_S_k_4_k5' pipeline 'l_S_k_4_k5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_S_k_4_k5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_S_k_4_k5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_S_k_4_k5 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_S_k_4_k5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_S_k_4_k5 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_S_k_4_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_S_k_4_k5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_S_k_4_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_S_k_4_k5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_S_k_4_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_S_k_4_k5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_S_k_4_k5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_S_k_4_k5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43' pipeline 'l_outp_to_float_bias_i44_l_j43' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2 
Execute         syn_report -csynth -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         db_write -model Linear_layer_ds2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.adb 
Execute         db_write -model Linear_layer_ds2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Linear_layer_ds2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812' pipeline 'l_S_i_j_0_i28_l_j28' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_588_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_588_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_588_1 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_588_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_588_1 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_588_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_588_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_588_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_588_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_592_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_592_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_592_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_592_2 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_592_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_592_2 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_592_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_592_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_592_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_592_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j29 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j29' pipeline 'l_j29' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j29'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j29 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j29 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j29 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j29 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j29 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j29 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j29_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j29 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_j29 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j29 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j29 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_mean_var_i30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_mean_var_i30 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_mean_var_i30' pipeline 'l_mean_var_i30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_mean_var_i30'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_mean_var_i30 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_mean_var_i30 
Execute         gen_rtl Layer_norm.1_Pipeline_l_mean_var_i30 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_mean_var_i30 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_mean_var_i30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_mean_var_i30_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_mean_var_i30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_mean_var_i30_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_mean_var_i30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_mean_var_i30 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_mean_var_i30 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Layer_norm.1_Pipeline_l_mean_var_i30 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j30 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j30' pipeline 'l_j30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j30'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j30 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j30 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j30 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j30 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j30_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j30_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j30 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_j30 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j30 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j30 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm_1/grp_fu_309_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1 
Execute         syn_report -csynth -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Layer_norm.1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.adb 
Execute         db_write -model Layer_norm.1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Layer_norm.1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer -top_prefix  -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v552' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v553' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v554' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v555' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v556' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v557' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v558' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v559' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v560' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v561' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v562' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v563' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v564' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v565' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v566' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v567' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v568' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v569' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
Command         create_rtl_model done; 0.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 3.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/vhdl/Bert_layer 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/verilog/Bert_layer 
Execute         syn_report -csynth -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/Bert_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 16.25 sec.
Execute         db_write -model Bert_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.adb 
Execute         db_write -model Bert_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Bert_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer 
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         syn_report -designview -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.design.xml 
Command         syn_report done; 12.39 sec.
Execute         syn_report -csynthDesign -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Bert_layer 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain Bert_layer 
INFO-FLOW: Model list for RTL component generation: Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 Linear_layer_qkv_Pipeline_l_j Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 Linear_layer_qkv_Pipeline_l_S_k_4_k Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i20_l_j20 Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 Attention_layer_Pipeline_l_max_Q_h_i6 Attention_layer_Pipeline_l_max_K_h_i7 Attention_layer_Pipeline_l_Q_h_to_int_i8 Attention_layer_Pipeline_l_K_h_to_int_i9 Attention_layer_Pipeline_l_gemm_i10_l_j10 Attention_layer_Pipeline_l_outp_to_float_norm_i11 Attention_layer Self_attention_Pipeline_VITIS_LOOP_264_1 Self_attention_Pipeline_l_exp_sum_i12 Self_attention_Pipeline_l_update_i13 Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 Context_layer_Pipeline_l_max_Attn_i14 Context_layer_Pipeline_l_max_V_h_j15 Context_layer_Pipeline_l_Attn_to_int_i16 Context_layer_Pipeline_l_V_h_to_int_j17 Context_layer_Pipeline_l_gemm_i18_l_j18 Context_layer_Pipeline_l_outp_to_float_i19 Context_layer Self_attention_Pipeline_l_mh_merge_i21_l_j21 Self_attention Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 Linear_layer_ds0_Pipeline_l_j22 Linear_layer_ds0_Pipeline_l_j23 Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 Linear_layer_ds0_Pipeline_l_S_k_4_k3 Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 Layer_norm_Pipeline_VITIS_LOOP_588_1 Layer_norm_Pipeline_VITIS_LOOP_592_2 Layer_norm_Pipeline_l_j29 Layer_norm_Pipeline_l_mean_var_i30 Layer_norm_Pipeline_l_j30 Layer_norm Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 Linear_layer_ds1_Pipeline_l_j31 Linear_layer_ds1_Pipeline_l_j32 Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 Linear_layer_ds1_Pipeline_l_S_k_4_k4 Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 Linear_layer_ds2_Pipeline_l_j38 Linear_layer_ds2_Pipeline_l_j39 Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 Linear_layer_ds2_Pipeline_l_S_k_4_k5 Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 Layer_norm.1_Pipeline_VITIS_LOOP_588_1 Layer_norm.1_Pipeline_VITIS_LOOP_592_2 Layer_norm.1_Pipeline_l_j29 Layer_norm.1_Pipeline_l_mean_var_i30 Layer_norm.1_Pipeline_l_j30 Layer_norm.1 Bert_layer
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_j] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_j1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_S_k_4_k] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mac_muladd_12s_12s_32s_32_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_12s_12s_32s_32_4_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_sitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model Bert_layer_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Linear_layer_qkv_max_W_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_qkv_max_W_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Linear_layer_qkv_q_outp_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_qkv_q_outp_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_separate_i20_l_j20] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_max_Q_h_i6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_max_K_h_i7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_Q_h_to_int_i8] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_K_h_to_int_i9] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_gemm_i10_l_j10] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_mul_12s_12s_24_4_1.
INFO-FLOW: Append model Bert_layer_mul_mul_12s_12s_24_4_1
INFO-FLOW: Found component Bert_layer_mac_muladd_12s_12s_24s_25_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_12s_12s_24s_25_4_1
INFO-FLOW: Found component Bert_layer_mac_muladd_12s_12s_25s_25_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_12s_12s_25s_25_4_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_outp_to_float_norm_i11] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Attention_layer_max_K_h_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Attention_layer_max_K_h_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Attention_layer_q_Q_h_V_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Attention_layer_q_Q_h_V_0_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Attention_layer_q_outp1_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Attention_layer_q_outp1_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_264_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_exp_sum_i12] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_update_i13] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_l_max_Attn_i14] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_l_max_V_h_j15] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_l_Attn_to_int_i16] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_l_V_h_to_int_j17] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_l_gemm_i18_l_j18] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_l_outp_to_float_i19] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Context_layer_max_V_h_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Context_layer_max_V_h_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Context_layer_q_Attn_V_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Context_layer_q_Attn_V_0_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Context_layer_q_V_h_V_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Context_layer_q_V_h_V_0_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Context_layer_q_outp2_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Context_layer_q_outp2_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_merge_i21_l_j21] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v256_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v256_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_j22] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_j23] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_S_k_4_k3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Linear_layer_ds0_q_inp1_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_ds0_q_inp1_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Linear_layer_ds0_q_W1_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_ds0_q_W1_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_588_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_592_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j29] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_mean_var_i30] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j30] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_j31] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_j32] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_S_k_4_k4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Linear_layer_ds1_max_W2_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_ds1_max_W2_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_54s_6ns_54_5_1.
INFO-FLOW: Append model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: Found component Bert_layer_mul_71ns_4ns_75_5_1.
INFO-FLOW: Append model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: Found component Bert_layer_mul_73ns_6ns_79_5_1.
INFO-FLOW: Append model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: Found component Bert_layer_mul_83ns_6ns_89_5_1.
INFO-FLOW: Append model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: Found component Bert_layer_mul_92ns_6ns_98_5_1.
INFO-FLOW: Append model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: Found component Bert_layer_mul_87ns_6ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_82ns_6ns_88_5_1.
INFO-FLOW: Append model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: Found component Bert_layer_mul_77ns_6ns_83_5_1.
INFO-FLOW: Append model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: Found component Bert_layer_mul_12s_80ns_90_5_1.
INFO-FLOW: Append model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: Found component Bert_layer_mul_40ns_40ns_80_2_1.
INFO-FLOW: Append model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: Found component Bert_layer_mul_77s_54ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_77s_55ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_13s_71s_71_5_1.
INFO-FLOW: Append model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: Found component Bert_layer_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component Bert_layer_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: Found component Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.compgen.tcl 
INFO-FLOW: Found component Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_j38] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_j39] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_S_k_4_k5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_588_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_592_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j29] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_mean_var_i30] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j30] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_j
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_j1
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_S_k_4_k
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5
INFO-FLOW: Append model Linear_layer_qkv
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_separate_i20_l_j20
INFO-FLOW: Append model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4
INFO-FLOW: Append model Attention_layer_Pipeline_l_max_Q_h_i6
INFO-FLOW: Append model Attention_layer_Pipeline_l_max_K_h_i7
INFO-FLOW: Append model Attention_layer_Pipeline_l_Q_h_to_int_i8
INFO-FLOW: Append model Attention_layer_Pipeline_l_K_h_to_int_i9
INFO-FLOW: Append model Attention_layer_Pipeline_l_gemm_i10_l_j10
INFO-FLOW: Append model Attention_layer_Pipeline_l_outp_to_float_norm_i11
INFO-FLOW: Append model Attention_layer
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_264_1
INFO-FLOW: Append model Self_attention_Pipeline_l_exp_sum_i12
INFO-FLOW: Append model Self_attention_Pipeline_l_update_i13
INFO-FLOW: Append model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4
INFO-FLOW: Append model Context_layer_Pipeline_l_max_Attn_i14
INFO-FLOW: Append model Context_layer_Pipeline_l_max_V_h_j15
INFO-FLOW: Append model Context_layer_Pipeline_l_Attn_to_int_i16
INFO-FLOW: Append model Context_layer_Pipeline_l_V_h_to_int_j17
INFO-FLOW: Append model Context_layer_Pipeline_l_gemm_i18_l_j18
INFO-FLOW: Append model Context_layer_Pipeline_l_outp_to_float_i19
INFO-FLOW: Append model Context_layer
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_merge_i21_l_j21
INFO-FLOW: Append model Self_attention
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_j22
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_j23
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_S_k_4_k3
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27
INFO-FLOW: Append model Linear_layer_ds0
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_588_1
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_592_2
INFO-FLOW: Append model Layer_norm_Pipeline_l_j29
INFO-FLOW: Append model Layer_norm_Pipeline_l_mean_var_i30
INFO-FLOW: Append model Layer_norm_Pipeline_l_j30
INFO-FLOW: Append model Layer_norm
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_j31
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_j32
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_S_k_4_k4
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36
INFO-FLOW: Append model Linear_layer_ds1
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_j38
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_j39
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_S_k_4_k5
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43
INFO-FLOW: Append model Linear_layer_ds2
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_588_1
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_592_2
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j29
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_mean_var_i30
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j30
INFO-FLOW: Append model Layer_norm_1
INFO-FLOW: Append model Bert_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mac_muladd_12s_12s_32s_32_4_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 Bert_layer_sitofp_32ns_32_6_no_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W Bert_layer_Linear_layer_qkv_max_W_RAM_AUTO_1R1W Bert_layer_Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W Bert_layer_Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W Bert_layer_Linear_layer_qkv_q_outp_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mul_mul_12s_12s_24_4_1 Bert_layer_mac_muladd_12s_12s_24s_25_4_1 Bert_layer_mac_muladd_12s_12s_25s_25_4_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Attention_layer_max_K_h_RAM_AUTO_1R1W Bert_layer_Attention_layer_q_Q_h_V_0_RAM_AUTO_1R1W Bert_layer_Attention_layer_q_outp1_RAM_1WNR_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Context_layer_max_V_h_RAM_AUTO_1R1W Bert_layer_Context_layer_q_Attn_V_0_RAM_AUTO_1R1W Bert_layer_Context_layer_q_V_h_V_0_RAM_AUTO_1R1W Bert_layer_Context_layer_q_outp2_RAM_1WNR_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W Bert_layer_Self_attention_v256_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Linear_layer_ds0_q_inp1_V_RAM_AUTO_1R1W Bert_layer_Linear_layer_ds0_q_W1_V_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Linear_layer_ds1_max_W2_RAM_AUTO_1R1W Bert_layer_Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W Bert_layer_Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W Bert_layer_Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W Bert_layer_mul_54s_6ns_54_5_1 Bert_layer_mul_71ns_4ns_75_5_1 Bert_layer_mul_73ns_6ns_79_5_1 Bert_layer_mul_83ns_6ns_89_5_1 Bert_layer_mul_92ns_6ns_98_5_1 Bert_layer_mul_87ns_6ns_93_5_1 Bert_layer_mul_82ns_6ns_88_5_1 Bert_layer_mul_77ns_6ns_83_5_1 Bert_layer_mul_12s_80ns_90_5_1 Bert_layer_mul_40ns_40ns_80_2_1 Bert_layer_mul_77s_54ns_130_5_1 Bert_layer_mul_77s_55ns_130_5_1 Bert_layer_mul_13s_71s_71_5_1 Bert_layer_mul_43ns_36ns_79_3_1 Bert_layer_mul_49ns_44ns_93_5_1 Bert_layer_mul_50ns_50ns_100_5_1 Bert_layer_mac_muladd_16s_15ns_19s_31_4_1 Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x Bert_layer_fpext_32ns_64_2_no_dsp_1_x Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_x Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W Bert_layer_Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fptrunc_64ns_32_2_no_dsp_1 Bert_layer_fpext_32ns_64_2_no_dsp_1 Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1 Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 Linear_layer_qkv_Pipeline_l_j Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 Linear_layer_qkv_Pipeline_l_S_k_4_k Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i20_l_j20 Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 Attention_layer_Pipeline_l_max_Q_h_i6 Attention_layer_Pipeline_l_max_K_h_i7 Attention_layer_Pipeline_l_Q_h_to_int_i8 Attention_layer_Pipeline_l_K_h_to_int_i9 Attention_layer_Pipeline_l_gemm_i10_l_j10 Attention_layer_Pipeline_l_outp_to_float_norm_i11 Attention_layer Self_attention_Pipeline_VITIS_LOOP_264_1 Self_attention_Pipeline_l_exp_sum_i12 Self_attention_Pipeline_l_update_i13 Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 Context_layer_Pipeline_l_max_Attn_i14 Context_layer_Pipeline_l_max_V_h_j15 Context_layer_Pipeline_l_Attn_to_int_i16 Context_layer_Pipeline_l_V_h_to_int_j17 Context_layer_Pipeline_l_gemm_i18_l_j18 Context_layer_Pipeline_l_outp_to_float_i19 Context_layer Self_attention_Pipeline_l_mh_merge_i21_l_j21 Self_attention Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 Linear_layer_ds0_Pipeline_l_j22 Linear_layer_ds0_Pipeline_l_j23 Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 Linear_layer_ds0_Pipeline_l_S_k_4_k3 Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 Layer_norm_Pipeline_VITIS_LOOP_588_1 Layer_norm_Pipeline_VITIS_LOOP_592_2 Layer_norm_Pipeline_l_j29 Layer_norm_Pipeline_l_mean_var_i30 Layer_norm_Pipeline_l_j30 Layer_norm Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 Linear_layer_ds1_Pipeline_l_j31 Linear_layer_ds1_Pipeline_l_j32 Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 Linear_layer_ds1_Pipeline_l_S_k_4_k4 Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 Linear_layer_ds1 pow_generic_double_s exp_generic_double_s generic_tanh_float_s Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 Linear_layer_ds2_Pipeline_l_j38 Linear_layer_ds2_Pipeline_l_j39 Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 Linear_layer_ds2_Pipeline_l_S_k_4_k5 Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 Layer_norm_1_Pipeline_VITIS_LOOP_588_1 Layer_norm_1_Pipeline_VITIS_LOOP_592_2 Layer_norm_1_Pipeline_l_j29 Layer_norm_1_Pipeline_l_mean_var_i30 Layer_norm_1_Pipeline_l_j30 Layer_norm_1 Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mac_muladd_12s_12s_32s_32_4_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Linear_layer_qkv_max_W_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Linear_layer_qkv_q_outp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mul_mul_12s_12s_24_4_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_12s_12s_24s_25_4_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_12s_12s_25s_25_4_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Attention_layer_max_K_h_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Attention_layer_q_Q_h_V_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Attention_layer_q_outp1_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Context_layer_max_V_h_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Context_layer_q_Attn_V_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Context_layer_q_V_h_V_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Context_layer_q_outp2_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v256_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Linear_layer_ds0_q_inp1_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Linear_layer_ds0_q_W1_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Linear_layer_ds1_max_W2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: To file: write model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: To file: write model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: To file: write model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: To file: write model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: To file: write model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: To file: write model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: To file: write model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_j
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_j1
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_S_k_4_k
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5
INFO-FLOW: To file: write model Linear_layer_qkv
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_separate_i20_l_j20
INFO-FLOW: To file: write model Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_max_Q_h_i6
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_max_K_h_i7
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_Q_h_to_int_i8
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_K_h_to_int_i9
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_gemm_i10_l_j10
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_outp_to_float_norm_i11
INFO-FLOW: To file: write model Attention_layer
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_264_1
INFO-FLOW: To file: write model Self_attention_Pipeline_l_exp_sum_i12
INFO-FLOW: To file: write model Self_attention_Pipeline_l_update_i13
INFO-FLOW: To file: write model Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4
INFO-FLOW: To file: write model Context_layer_Pipeline_l_max_Attn_i14
INFO-FLOW: To file: write model Context_layer_Pipeline_l_max_V_h_j15
INFO-FLOW: To file: write model Context_layer_Pipeline_l_Attn_to_int_i16
INFO-FLOW: To file: write model Context_layer_Pipeline_l_V_h_to_int_j17
INFO-FLOW: To file: write model Context_layer_Pipeline_l_gemm_i18_l_j18
INFO-FLOW: To file: write model Context_layer_Pipeline_l_outp_to_float_i19
INFO-FLOW: To file: write model Context_layer
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_merge_i21_l_j21
INFO-FLOW: To file: write model Self_attention
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_j22
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_j23
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_S_k_4_k3
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27
INFO-FLOW: To file: write model Linear_layer_ds0
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_588_1
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_592_2
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j29
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_mean_var_i30
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j30
INFO-FLOW: To file: write model Layer_norm
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_j31
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_j32
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_S_k_4_k4
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36
INFO-FLOW: To file: write model Linear_layer_ds1
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_j38
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_j39
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_S_k_4_k5
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43
INFO-FLOW: To file: write model Linear_layer_ds2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_588_1
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_592_2
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j29
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_mean_var_i30
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j30
INFO-FLOW: To file: write model Layer_norm_1
INFO-FLOW: To file: write model Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/vlog' tclDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db' modelList='Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mac_muladd_12s_12s_32s_32_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_sitofp_32ns_32_6_no_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W
Bert_layer_Linear_layer_qkv_max_W_RAM_AUTO_1R1W
Bert_layer_Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_qkv_q_outp_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_mul_12s_12s_24_4_1
Bert_layer_mac_muladd_12s_12s_24s_25_4_1
Bert_layer_mac_muladd_12s_12s_25s_25_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Attention_layer_max_K_h_RAM_AUTO_1R1W
Bert_layer_Attention_layer_q_Q_h_V_0_RAM_AUTO_1R1W
Bert_layer_Attention_layer_q_outp1_RAM_1WNR_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Context_layer_max_V_h_RAM_AUTO_1R1W
Bert_layer_Context_layer_q_Attn_V_0_RAM_AUTO_1R1W
Bert_layer_Context_layer_q_V_h_V_0_RAM_AUTO_1R1W
Bert_layer_Context_layer_q_outp2_RAM_1WNR_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_v256_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Linear_layer_ds0_q_inp1_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds0_q_W1_V_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Linear_layer_ds1_max_W2_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_x
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1
Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2
Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4
Linear_layer_qkv_Pipeline_l_j
Linear_layer_qkv_Pipeline_l_j1
Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2
Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3
Linear_layer_qkv_Pipeline_l_S_k_4_k
Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i20_l_j20
Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4
Attention_layer_Pipeline_l_max_Q_h_i6
Attention_layer_Pipeline_l_max_K_h_i7
Attention_layer_Pipeline_l_Q_h_to_int_i8
Attention_layer_Pipeline_l_K_h_to_int_i9
Attention_layer_Pipeline_l_gemm_i10_l_j10
Attention_layer_Pipeline_l_outp_to_float_norm_i11
Attention_layer
Self_attention_Pipeline_VITIS_LOOP_264_1
Self_attention_Pipeline_l_exp_sum_i12
Self_attention_Pipeline_l_update_i13
Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4
Context_layer_Pipeline_l_max_Attn_i14
Context_layer_Pipeline_l_max_V_h_j15
Context_layer_Pipeline_l_Attn_to_int_i16
Context_layer_Pipeline_l_V_h_to_int_j17
Context_layer_Pipeline_l_gemm_i18_l_j18
Context_layer_Pipeline_l_outp_to_float_i19
Context_layer
Self_attention_Pipeline_l_mh_merge_i21_l_j21
Self_attention
Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1
Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2
Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4
Linear_layer_ds0_Pipeline_l_j22
Linear_layer_ds0_Pipeline_l_j23
Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24
Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25
Linear_layer_ds0_Pipeline_l_S_k_4_k3
Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27
Linear_layer_ds0
Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28
Layer_norm_Pipeline_VITIS_LOOP_588_1
Layer_norm_Pipeline_VITIS_LOOP_592_2
Layer_norm_Pipeline_l_j29
Layer_norm_Pipeline_l_mean_var_i30
Layer_norm_Pipeline_l_j30
Layer_norm
Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1
Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2
Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4
Linear_layer_ds1_Pipeline_l_j31
Linear_layer_ds1_Pipeline_l_j32
Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33
Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34
Linear_layer_ds1_Pipeline_l_S_k_4_k4
Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36
Linear_layer_ds1
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37
Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1
Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2
Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4
Linear_layer_ds2_Pipeline_l_j38
Linear_layer_ds2_Pipeline_l_j39
Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40
Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41
Linear_layer_ds2_Pipeline_l_S_k_4_k5
Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43
Linear_layer_ds2
Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812
Layer_norm_1_Pipeline_VITIS_LOOP_588_1
Layer_norm_1_Pipeline_VITIS_LOOP_592_2
Layer_norm_1_Pipeline_l_j29
Layer_norm_1_Pipeline_l_mean_var_i30
Layer_norm_1_Pipeline_l_j30
Layer_norm_1
Bert_layer
' expOnly='0'
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_qkv_max_W_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_qkv_q_outp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.28 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_source done; 0.15 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Attention_layer_max_K_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Attention_layer_q_Q_h_V_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Attention_layer_q_outp1_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.18 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Context_layer_max_V_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Context_layer_q_Attn_V_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Context_layer_q_V_h_V_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Context_layer_q_outp2_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.23 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.19 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds0_q_inp1_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds0_q_W1_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds1_max_W2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.23 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.31 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 31.63 seconds. CPU system time: 0.66 seconds. Elapsed time: 36.1 seconds; current allocated memory: 3.024 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Bert_layer_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mac_muladd_12s_12s_32s_32_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_sitofp_32ns_32_6_no_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W
Bert_layer_Linear_layer_qkv_max_W_RAM_AUTO_1R1W
Bert_layer_Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_qkv_q_outp_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_mul_12s_12s_24_4_1
Bert_layer_mac_muladd_12s_12s_24s_25_4_1
Bert_layer_mac_muladd_12s_12s_25s_25_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Attention_layer_max_K_h_RAM_AUTO_1R1W
Bert_layer_Attention_layer_q_Q_h_V_0_RAM_AUTO_1R1W
Bert_layer_Attention_layer_q_outp1_RAM_1WNR_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Context_layer_max_V_h_RAM_AUTO_1R1W
Bert_layer_Context_layer_q_Attn_V_0_RAM_AUTO_1R1W
Bert_layer_Context_layer_q_V_h_V_0_RAM_AUTO_1R1W
Bert_layer_Context_layer_q_outp2_RAM_1WNR_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_v256_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Linear_layer_ds0_q_inp1_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds0_q_W1_V_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Linear_layer_ds1_max_W2_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_x
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W
Bert_layer_Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1
Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2
Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4
Linear_layer_qkv_Pipeline_l_j
Linear_layer_qkv_Pipeline_l_j1
Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2
Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3
Linear_layer_qkv_Pipeline_l_S_k_4_k
Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i20_l_j20
Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4
Attention_layer_Pipeline_l_max_Q_h_i6
Attention_layer_Pipeline_l_max_K_h_i7
Attention_layer_Pipeline_l_Q_h_to_int_i8
Attention_layer_Pipeline_l_K_h_to_int_i9
Attention_layer_Pipeline_l_gemm_i10_l_j10
Attention_layer_Pipeline_l_outp_to_float_norm_i11
Attention_layer
Self_attention_Pipeline_VITIS_LOOP_264_1
Self_attention_Pipeline_l_exp_sum_i12
Self_attention_Pipeline_l_update_i13
Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4
Context_layer_Pipeline_l_max_Attn_i14
Context_layer_Pipeline_l_max_V_h_j15
Context_layer_Pipeline_l_Attn_to_int_i16
Context_layer_Pipeline_l_V_h_to_int_j17
Context_layer_Pipeline_l_gemm_i18_l_j18
Context_layer_Pipeline_l_outp_to_float_i19
Context_layer
Self_attention_Pipeline_l_mh_merge_i21_l_j21
Self_attention
Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1
Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2
Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4
Linear_layer_ds0_Pipeline_l_j22
Linear_layer_ds0_Pipeline_l_j23
Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24
Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25
Linear_layer_ds0_Pipeline_l_S_k_4_k3
Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27
Linear_layer_ds0
Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28
Layer_norm_Pipeline_VITIS_LOOP_588_1
Layer_norm_Pipeline_VITIS_LOOP_592_2
Layer_norm_Pipeline_l_j29
Layer_norm_Pipeline_l_mean_var_i30
Layer_norm_Pipeline_l_j30
Layer_norm
Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1
Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2
Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4
Linear_layer_ds1_Pipeline_l_j31
Linear_layer_ds1_Pipeline_l_j32
Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33
Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34
Linear_layer_ds1_Pipeline_l_S_k_4_k4
Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36
Linear_layer_ds1
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37
Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1
Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2
Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4
Linear_layer_ds2_Pipeline_l_j38
Linear_layer_ds2_Pipeline_l_j39
Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40
Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41
Linear_layer_ds2_Pipeline_l_S_k_4_k5
Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43
Linear_layer_ds2
Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812
Layer_norm_1_Pipeline_VITIS_LOOP_588_1
Layer_norm_1_Pipeline_VITIS_LOOP_592_2
Layer_norm_1_Pipeline_l_j29
Layer_norm_1_Pipeline_l_mean_var_i30
Layer_norm_1_Pipeline_l_j30
Layer_norm_1
Bert_layer
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_4_k.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i20_l_j20.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_Q_h_i6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_max_K_h_i7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_Q_h_to_int_i8.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_K_h_to_int_i9.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i10_l_j10.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_outp_to_float_norm_i11.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Attention_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_264_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i12.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i13.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_Attn_i14.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_max_V_h_j15.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_Attn_to_int_i16.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_V_h_to_int_j17.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i18_l_j18.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_outp_to_float_i19.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Context_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i21_l_j21.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Self_attention.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j22.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_j23.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_S_k_4_k3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_588_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_592_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j29.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i30.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j30.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j31.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_j32.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_S_k_4_k4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j38.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_j39.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_S_k_4_k5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_588_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_592_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j29.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i30.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j30.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         sc_get_clocks Bert_layer 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dadd_3_full_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dmul_4_max_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fadd_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fexp_7_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fpext_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fsqrt_10_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int12.prj/out.prj/solution1/impl/misc/Bert_layer_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST Bert_layer MODULE2INSTS {Bert_layer Bert_layer Linear_layer_qkv grp_Linear_layer_qkv_fu_148 Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164 Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170 Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176 Linear_layer_qkv_Pipeline_l_j grp_Linear_layer_qkv_Pipeline_l_j_fu_182 Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192 Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200 Linear_layer_qkv_Pipeline_l_j1 grp_Linear_layer_qkv_Pipeline_l_j1_fu_208 Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218 Linear_layer_qkv_Pipeline_l_S_k_4_k grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229 Self_attention grp_Self_attention_fu_164 Self_attention_Pipeline_l_mh_separate_i20_l_j20 grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164 Self_attention_Pipeline_VITIS_LOOP_264_1 grp_Self_attention_Pipeline_VITIS_LOOP_264_1_fu_178 Attention_layer grp_Attention_layer_fu_183 Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 grp_Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4_fu_744 Attention_layer_Pipeline_l_max_Q_h_i6 grp_Attention_layer_Pipeline_l_max_Q_h_i6_fu_749 Attention_layer_Pipeline_l_max_K_h_i7 grp_Attention_layer_Pipeline_l_max_K_h_i7_fu_756 Attention_layer_Pipeline_l_Q_h_to_int_i8 grp_Attention_layer_Pipeline_l_Q_h_to_int_i8_fu_763 Attention_layer_Pipeline_l_K_h_to_int_i9 grp_Attention_layer_Pipeline_l_K_h_to_int_i9_fu_834 Attention_layer_Pipeline_l_gemm_i10_l_j10 grp_Attention_layer_Pipeline_l_gemm_i10_l_j10_fu_905 Attention_layer_Pipeline_l_outp_to_float_norm_i11 grp_Attention_layer_Pipeline_l_outp_to_float_norm_i11_fu_1038 Self_attention_Pipeline_l_exp_sum_i12 grp_Self_attention_Pipeline_l_exp_sum_i12_fu_201 Self_attention_Pipeline_l_update_i13 grp_Self_attention_Pipeline_l_update_i13_fu_218 Context_layer grp_Context_layer_fu_247 Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 grp_Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4_fu_854 Context_layer_Pipeline_l_max_Attn_i14 grp_Context_layer_Pipeline_l_max_Attn_i14_fu_859 Context_layer_Pipeline_l_max_V_h_j15 grp_Context_layer_Pipeline_l_max_V_h_j15_fu_888 Context_layer_Pipeline_l_Attn_to_int_i16 grp_Context_layer_Pipeline_l_Attn_to_int_i16_fu_895 Context_layer_Pipeline_l_V_h_to_int_j17 grp_Context_layer_Pipeline_l_V_h_to_int_j17_fu_936 Context_layer_Pipeline_l_gemm_i18_l_j18 grp_Context_layer_Pipeline_l_gemm_i18_l_j18_fu_955 Context_layer_Pipeline_l_outp_to_float_i19 grp_Context_layer_Pipeline_l_outp_to_float_i19_fu_984 Self_attention_Pipeline_l_mh_merge_i21_l_j21 grp_Self_attention_Pipeline_l_mh_merge_i21_l_j21_fu_265 Linear_layer_ds0 grp_Linear_layer_ds0_fu_172 Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1_fu_164 Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2_fu_170 Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4_fu_176 Linear_layer_ds0_Pipeline_l_j22 grp_Linear_layer_ds0_Pipeline_l_j22_fu_182 Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 grp_Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24_fu_192 Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 grp_Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25_fu_200 Linear_layer_ds0_Pipeline_l_j23 grp_Linear_layer_ds0_Pipeline_l_j23_fu_208 Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 grp_Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27_fu_218 Linear_layer_ds0_Pipeline_l_S_k_4_k3 grp_Linear_layer_ds0_Pipeline_l_S_k_4_k3_fu_229 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182 Layer_norm grp_Layer_norm_fu_190 Layer_norm_Pipeline_VITIS_LOOP_588_1 grp_Layer_norm_Pipeline_VITIS_LOOP_588_1_fu_125 Layer_norm_Pipeline_VITIS_LOOP_592_2 grp_Layer_norm_Pipeline_VITIS_LOOP_592_2_fu_131 Layer_norm_Pipeline_l_mean_var_i30 grp_Layer_norm_Pipeline_l_mean_var_i30_fu_137 Layer_norm_Pipeline_l_j29 grp_Layer_norm_Pipeline_l_j29_fu_144 Layer_norm_Pipeline_l_j30 grp_Layer_norm_Pipeline_l_j30_fu_156 Linear_layer_ds1 grp_Linear_layer_ds1_fu_200 Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168 Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174 Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180 Linear_layer_ds1_Pipeline_l_j31 grp_Linear_layer_ds1_Pipeline_l_j31_fu_186 Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196 Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204 Linear_layer_ds1_Pipeline_l_j32 grp_Linear_layer_ds1_Pipeline_l_j32_fu_212 Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222 Linear_layer_ds1_Pipeline_l_S_k_4_k4 grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233 Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210 pow_generic_double_s grp_pow_generic_double_s_fu_128 generic_tanh_float_s grp_generic_tanh_float_s_fu_157 exp_generic_double_s grp_exp_generic_double_s_fu_89 Linear_layer_ds2 grp_Linear_layer_ds2_fu_246 Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168 Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174 Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180 Linear_layer_ds2_Pipeline_l_j38 grp_Linear_layer_ds2_Pipeline_l_j38_fu_186 Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196 Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204 Linear_layer_ds2_Pipeline_l_j39 grp_Linear_layer_ds2_Pipeline_l_j39_fu_212 Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222 Linear_layer_ds2_Pipeline_l_S_k_4_k5 grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256 Layer_norm_1 grp_Layer_norm_1_fu_263 Layer_norm_1_Pipeline_VITIS_LOOP_588_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_588_1_fu_125 Layer_norm_1_Pipeline_VITIS_LOOP_592_2 grp_Layer_norm_1_Pipeline_VITIS_LOOP_592_2_fu_131 Layer_norm_1_Pipeline_l_mean_var_i30 grp_Layer_norm_1_Pipeline_l_mean_var_i30_fu_137 Layer_norm_1_Pipeline_l_j29 grp_Layer_norm_1_Pipeline_l_j29_fu_144 Layer_norm_1_Pipeline_l_j30 grp_Layer_norm_1_Pipeline_l_j30_fu_156} INST2MODULE {Bert_layer Bert_layer grp_Linear_layer_qkv_fu_148 Linear_layer_qkv grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164 Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170 Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176 Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 grp_Linear_layer_qkv_Pipeline_l_j_fu_182 Linear_layer_qkv_Pipeline_l_j grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192 Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200 Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 grp_Linear_layer_qkv_Pipeline_l_j1_fu_208 Linear_layer_qkv_Pipeline_l_j1 grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218 Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229 Linear_layer_qkv_Pipeline_l_S_k_4_k grp_Self_attention_fu_164 Self_attention grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164 Self_attention_Pipeline_l_mh_separate_i20_l_j20 grp_Self_attention_Pipeline_VITIS_LOOP_264_1_fu_178 Self_attention_Pipeline_VITIS_LOOP_264_1 grp_Attention_layer_fu_183 Attention_layer grp_Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4_fu_744 Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 grp_Attention_layer_Pipeline_l_max_Q_h_i6_fu_749 Attention_layer_Pipeline_l_max_Q_h_i6 grp_Attention_layer_Pipeline_l_max_K_h_i7_fu_756 Attention_layer_Pipeline_l_max_K_h_i7 grp_Attention_layer_Pipeline_l_Q_h_to_int_i8_fu_763 Attention_layer_Pipeline_l_Q_h_to_int_i8 grp_Attention_layer_Pipeline_l_K_h_to_int_i9_fu_834 Attention_layer_Pipeline_l_K_h_to_int_i9 grp_Attention_layer_Pipeline_l_gemm_i10_l_j10_fu_905 Attention_layer_Pipeline_l_gemm_i10_l_j10 grp_Attention_layer_Pipeline_l_outp_to_float_norm_i11_fu_1038 Attention_layer_Pipeline_l_outp_to_float_norm_i11 grp_Self_attention_Pipeline_l_exp_sum_i12_fu_201 Self_attention_Pipeline_l_exp_sum_i12 grp_Self_attention_Pipeline_l_update_i13_fu_218 Self_attention_Pipeline_l_update_i13 grp_Context_layer_fu_247 Context_layer grp_Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4_fu_854 Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 grp_Context_layer_Pipeline_l_max_Attn_i14_fu_859 Context_layer_Pipeline_l_max_Attn_i14 grp_Context_layer_Pipeline_l_max_V_h_j15_fu_888 Context_layer_Pipeline_l_max_V_h_j15 grp_Context_layer_Pipeline_l_Attn_to_int_i16_fu_895 Context_layer_Pipeline_l_Attn_to_int_i16 grp_Context_layer_Pipeline_l_V_h_to_int_j17_fu_936 Context_layer_Pipeline_l_V_h_to_int_j17 grp_Context_layer_Pipeline_l_gemm_i18_l_j18_fu_955 Context_layer_Pipeline_l_gemm_i18_l_j18 grp_Context_layer_Pipeline_l_outp_to_float_i19_fu_984 Context_layer_Pipeline_l_outp_to_float_i19 grp_Self_attention_Pipeline_l_mh_merge_i21_l_j21_fu_265 Self_attention_Pipeline_l_mh_merge_i21_l_j21 grp_Linear_layer_ds0_fu_172 Linear_layer_ds0 grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1_fu_164 Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2_fu_170 Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4_fu_176 Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 grp_Linear_layer_ds0_Pipeline_l_j22_fu_182 Linear_layer_ds0_Pipeline_l_j22 grp_Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24_fu_192 Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 grp_Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25_fu_200 Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 grp_Linear_layer_ds0_Pipeline_l_j23_fu_208 Linear_layer_ds0_Pipeline_l_j23 grp_Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27_fu_218 Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 grp_Linear_layer_ds0_Pipeline_l_S_k_4_k3_fu_229 Linear_layer_ds0_Pipeline_l_S_k_4_k3 grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 grp_Layer_norm_fu_190 Layer_norm grp_Layer_norm_Pipeline_VITIS_LOOP_588_1_fu_125 Layer_norm_Pipeline_VITIS_LOOP_588_1 grp_Layer_norm_Pipeline_VITIS_LOOP_592_2_fu_131 Layer_norm_Pipeline_VITIS_LOOP_592_2 grp_Layer_norm_Pipeline_l_mean_var_i30_fu_137 Layer_norm_Pipeline_l_mean_var_i30 grp_Layer_norm_Pipeline_l_j29_fu_144 Layer_norm_Pipeline_l_j29 grp_Layer_norm_Pipeline_l_j30_fu_156 Layer_norm_Pipeline_l_j30 grp_Linear_layer_ds1_fu_200 Linear_layer_ds1 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168 Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174 Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180 Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 grp_Linear_layer_ds1_Pipeline_l_j31_fu_186 Linear_layer_ds1_Pipeline_l_j31 grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196 Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204 Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 grp_Linear_layer_ds1_Pipeline_l_j32_fu_212 Linear_layer_ds1_Pipeline_l_j32 grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222 Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233 Linear_layer_ds1_Pipeline_l_S_k_4_k4 grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210 Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 grp_pow_generic_double_s_fu_128 pow_generic_double_s grp_generic_tanh_float_s_fu_157 generic_tanh_float_s grp_exp_generic_double_s_fu_89 exp_generic_double_s grp_Linear_layer_ds2_fu_246 Linear_layer_ds2 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168 Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174 Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180 Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 grp_Linear_layer_ds2_Pipeline_l_j38_fu_186 Linear_layer_ds2_Pipeline_l_j38 grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196 Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204 Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 grp_Linear_layer_ds2_Pipeline_l_j39_fu_212 Linear_layer_ds2_Pipeline_l_j39 grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222 Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233 Linear_layer_ds2_Pipeline_l_S_k_4_k5 grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256 Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 grp_Layer_norm_1_fu_263 Layer_norm_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_588_1_fu_125 Layer_norm_1_Pipeline_VITIS_LOOP_588_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_592_2_fu_131 Layer_norm_1_Pipeline_VITIS_LOOP_592_2 grp_Layer_norm_1_Pipeline_l_mean_var_i30_fu_137 Layer_norm_1_Pipeline_l_mean_var_i30 grp_Layer_norm_1_Pipeline_l_j29_fu_144 Layer_norm_1_Pipeline_l_j29 grp_Layer_norm_1_Pipeline_l_j30_fu_156 Layer_norm_1_Pipeline_l_j30} INSTDATA {Bert_layer {DEPTH 1 CHILDREN {grp_Linear_layer_qkv_fu_148 grp_Self_attention_fu_164 grp_Linear_layer_ds0_fu_172 grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182 grp_Layer_norm_fu_190 grp_Linear_layer_ds1_fu_200 grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210 grp_Linear_layer_ds2_fu_246 grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256 grp_Layer_norm_1_fu_263}} grp_Linear_layer_qkv_fu_148 {DEPTH 2 CHILDREN {grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176 grp_Linear_layer_qkv_Pipeline_l_j_fu_182 grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192 grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200 grp_Linear_layer_qkv_Pipeline_l_j1_fu_208 grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218 grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229}} grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_j_fu_182 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_j1_fu_208 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229 {DEPTH 3 CHILDREN {}} grp_Self_attention_fu_164 {DEPTH 2 CHILDREN {grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164 grp_Self_attention_Pipeline_VITIS_LOOP_264_1_fu_178 grp_Attention_layer_fu_183 grp_Self_attention_Pipeline_l_exp_sum_i12_fu_201 grp_Self_attention_Pipeline_l_update_i13_fu_218 grp_Context_layer_fu_247 grp_Self_attention_Pipeline_l_mh_merge_i21_l_j21_fu_265}} grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_264_1_fu_178 {DEPTH 3 CHILDREN {}} grp_Attention_layer_fu_183 {DEPTH 3 CHILDREN {grp_Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4_fu_744 grp_Attention_layer_Pipeline_l_max_Q_h_i6_fu_749 grp_Attention_layer_Pipeline_l_max_K_h_i7_fu_756 grp_Attention_layer_Pipeline_l_Q_h_to_int_i8_fu_763 grp_Attention_layer_Pipeline_l_K_h_to_int_i9_fu_834 grp_Attention_layer_Pipeline_l_gemm_i10_l_j10_fu_905 grp_Attention_layer_Pipeline_l_outp_to_float_norm_i11_fu_1038}} grp_Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4_fu_744 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_max_Q_h_i6_fu_749 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_max_K_h_i7_fu_756 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_Q_h_to_int_i8_fu_763 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_K_h_to_int_i9_fu_834 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_gemm_i10_l_j10_fu_905 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_outp_to_float_norm_i11_fu_1038 {DEPTH 4 CHILDREN {}} grp_Self_attention_Pipeline_l_exp_sum_i12_fu_201 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_update_i13_fu_218 {DEPTH 3 CHILDREN {}} grp_Context_layer_fu_247 {DEPTH 3 CHILDREN {grp_Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4_fu_854 grp_Context_layer_Pipeline_l_max_Attn_i14_fu_859 grp_Context_layer_Pipeline_l_max_V_h_j15_fu_888 grp_Context_layer_Pipeline_l_Attn_to_int_i16_fu_895 grp_Context_layer_Pipeline_l_V_h_to_int_j17_fu_936 grp_Context_layer_Pipeline_l_gemm_i18_l_j18_fu_955 grp_Context_layer_Pipeline_l_outp_to_float_i19_fu_984}} grp_Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4_fu_854 {DEPTH 4 CHILDREN {}} grp_Context_layer_Pipeline_l_max_Attn_i14_fu_859 {DEPTH 4 CHILDREN {}} grp_Context_layer_Pipeline_l_max_V_h_j15_fu_888 {DEPTH 4 CHILDREN {}} grp_Context_layer_Pipeline_l_Attn_to_int_i16_fu_895 {DEPTH 4 CHILDREN {}} grp_Context_layer_Pipeline_l_V_h_to_int_j17_fu_936 {DEPTH 4 CHILDREN {}} grp_Context_layer_Pipeline_l_gemm_i18_l_j18_fu_955 {DEPTH 4 CHILDREN {}} grp_Context_layer_Pipeline_l_outp_to_float_i19_fu_984 {DEPTH 4 CHILDREN {}} grp_Self_attention_Pipeline_l_mh_merge_i21_l_j21_fu_265 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_fu_172 {DEPTH 2 CHILDREN {grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1_fu_164 grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2_fu_170 grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4_fu_176 grp_Linear_layer_ds0_Pipeline_l_j22_fu_182 grp_Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24_fu_192 grp_Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25_fu_200 grp_Linear_layer_ds0_Pipeline_l_j23_fu_208 grp_Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27_fu_218 grp_Linear_layer_ds0_Pipeline_l_S_k_4_k3_fu_229}} grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1_fu_164 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2_fu_170 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4_fu_176 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_l_j22_fu_182 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24_fu_192 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25_fu_200 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_l_j23_fu_208 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27_fu_218 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_l_S_k_4_k3_fu_229 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182 {DEPTH 2 CHILDREN {}} grp_Layer_norm_fu_190 {DEPTH 2 CHILDREN {grp_Layer_norm_Pipeline_VITIS_LOOP_588_1_fu_125 grp_Layer_norm_Pipeline_VITIS_LOOP_592_2_fu_131 grp_Layer_norm_Pipeline_l_mean_var_i30_fu_137 grp_Layer_norm_Pipeline_l_j29_fu_144 grp_Layer_norm_Pipeline_l_j30_fu_156}} grp_Layer_norm_Pipeline_VITIS_LOOP_588_1_fu_125 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_VITIS_LOOP_592_2_fu_131 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_mean_var_i30_fu_137 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j29_fu_144 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j30_fu_156 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_fu_200 {DEPTH 2 CHILDREN {grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180 grp_Linear_layer_ds1_Pipeline_l_j31_fu_186 grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196 grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204 grp_Linear_layer_ds1_Pipeline_l_j32_fu_212 grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222 grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233}} grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_l_j31_fu_186 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_l_j32_fu_212 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210 {DEPTH 2 CHILDREN {grp_pow_generic_double_s_fu_128 grp_generic_tanh_float_s_fu_157}} grp_pow_generic_double_s_fu_128 {DEPTH 3 CHILDREN {}} grp_generic_tanh_float_s_fu_157 {DEPTH 3 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 4 CHILDREN {}} grp_Linear_layer_ds2_fu_246 {DEPTH 2 CHILDREN {grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180 grp_Linear_layer_ds2_Pipeline_l_j38_fu_186 grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196 grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204 grp_Linear_layer_ds2_Pipeline_l_j39_fu_212 grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222 grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233}} grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_l_j38_fu_186 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_l_j39_fu_212 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256 {DEPTH 2 CHILDREN {}} grp_Layer_norm_1_fu_263 {DEPTH 2 CHILDREN {grp_Layer_norm_1_Pipeline_VITIS_LOOP_588_1_fu_125 grp_Layer_norm_1_Pipeline_VITIS_LOOP_592_2_fu_131 grp_Layer_norm_1_Pipeline_l_mean_var_i30_fu_137 grp_Layer_norm_1_Pipeline_l_j29_fu_144 grp_Layer_norm_1_Pipeline_l_j30_fu_156}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_588_1_fu_125 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_592_2_fu_131 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_mean_var_i30_fu_137 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j29_fu_144 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j30_fu_156 {DEPTH 3 CHILDREN {}}} MODULEDATA {Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_62_p2 SOURCE kernel.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_23_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_62_p2 SOURCE kernel.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_96_p2 SOURCE kernel.cpp:33 VARIABLE add_ln33_1 LOOP VITIS_LOOP_33_3_VITIS_LOOP_34_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_108_p2 SOURCE kernel.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_33_3_VITIS_LOOP_34_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_172_p2 SOURCE kernel.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_33_3_VITIS_LOOP_34_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_j {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_150_p2 SOURCE kernel.cpp:39 VARIABLE add_ln39 LOOP l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_160_p2 SOURCE kernel.cpp:40 VARIABLE add_ln40 LOOP l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_j1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_150_p2 SOURCE kernel.cpp:64 VARIABLE add_ln64 LOOP l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_160_p2 SOURCE kernel.cpp:65 VARIABLE add_ln65 LOOP l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_170_p2 SOURCE kernel.cpp:88 VARIABLE add_ln88_1 LOOP l_inp_to_int_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_182_p2 SOURCE kernel.cpp:88 VARIABLE add_ln88 LOOP l_inp_to_int_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U21 SOURCE kernel.cpp:93 VARIABLE v46 LOOP l_inp_to_int_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_fu_316_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sh_amt LOOP l_inp_to_int_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_1_fu_352_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sh_amt_1 LOOP l_inp_to_int_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v47_V_6_fu_458_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE v47_V_6 LOOP l_inp_to_int_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_210_p2 SOURCE kernel.cpp:89 VARIABLE add_ln89 LOOP l_inp_to_int_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_166_p2 SOURCE kernel.cpp:98 VARIABLE add_ln98_1 LOOP l_W_to_int_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_178_p2 SOURCE kernel.cpp:98 VARIABLE add_ln98 LOOP l_W_to_int_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_fu_312_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sh_amt LOOP l_W_to_int_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_2_fu_348_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sh_amt_2 LOOP l_W_to_int_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v54_V_6_fu_454_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE v54_V_6 LOOP l_W_to_int_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_206_p2 SOURCE kernel.cpp:99 VARIABLE add_ln99 LOOP l_W_to_int_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_S_k_4_k {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_139_p2 SOURCE kernel.cpp:110 VARIABLE add_ln110 LOOP l_S_k_4_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_153_p2 SOURCE kernel.cpp:111 VARIABLE add_ln111 LOOP l_S_k_4_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_164_p2 SOURCE kernel.cpp:112 VARIABLE add_ln112 LOOP l_S_k_4_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U31 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v62 LOOP l_S_k_4_k BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U31 SOURCE kernel.cpp:118 VARIABLE v65 LOOP l_S_k_4_k BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_183_p2 SOURCE kernel.cpp:123 VARIABLE add_ln123_1 LOOP l_outp_to_float_bias_i5_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_195_p2 SOURCE kernel.cpp:123 VARIABLE add_ln123 LOOP l_outp_to_float_bias_i5_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U40 SOURCE kernel.cpp:133 VARIABLE v76 LOOP l_outp_to_float_bias_i5_l_j5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_223_p2 SOURCE kernel.cpp:124 VARIABLE add_ln124 LOOP l_outp_to_float_bias_i5_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} Linear_layer_qkv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_inp_U SOURCE kernel.cpp:22 VARIABLE max_inp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_W_U SOURCE kernel.cpp:26 VARIABLE max_W LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_inp_V_U SOURCE kernel.cpp:30 VARIABLE q_inp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_W_V_U SOURCE kernel.cpp:31 VARIABLE q_W_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 768 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_outp_U SOURCE kernel.cpp:32 VARIABLE q_outp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_254_p2 SOURCE kernel.cpp:38 VARIABLE add_ln38 LOOP l_max_inp_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_fu_293_p2 SOURCE kernel.cpp:40 VARIABLE sub_ln40 LOOP l_max_inp_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_309_p2 SOURCE kernel.cpp:63 VARIABLE add_ln63 LOOP l_max_W_i1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_358_p2 SOURCE kernel.cpp:65 VARIABLE sub_ln65 LOOP l_max_W_i1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_1_fu_373_p2 SOURCE kernel.cpp:108 VARIABLE add_ln108_1 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_385_p2 SOURCE kernel.cpp:108 VARIABLE add_ln108 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln111_fu_452_p2 SOURCE kernel.cpp:111 VARIABLE sub_ln111 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln112_fu_490_p2 SOURCE kernel.cpp:112 VARIABLE sub_ln112 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_415_fu_461_p2 SOURCE kernel.cpp:111 VARIABLE empty_415 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_413_p2 SOURCE kernel.cpp:109 VARIABLE add_ln109 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 814 URAM 0}} Self_attention_Pipeline_l_mh_separate_i20_l_j20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln418_1_fu_187_p2 SOURCE kernel.cpp:418 VARIABLE add_ln418_1 LOOP l_mh_separate_i20_l_j20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln418_fu_199_p2 SOURCE kernel.cpp:418 VARIABLE add_ln418 LOOP l_mh_separate_i20_l_j20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln421_fu_289_p2 SOURCE kernel.cpp:421 VARIABLE add_ln421 LOOP l_mh_separate_i20_l_j20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_fu_231_p2 SOURCE kernel.cpp:420 VARIABLE add_ln420 LOOP l_mh_separate_i20_l_j20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln419_fu_237_p2 SOURCE kernel.cpp:419 VARIABLE add_ln419 LOOP l_mh_separate_i20_l_j20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_92_p2 SOURCE kernel.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_155_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_104_p2 SOURCE kernel.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_155_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_132_p2 SOURCE kernel.cpp:156 VARIABLE add_ln156 LOOP VITIS_LOOP_155_3_VITIS_LOOP_156_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_max_Q_h_i6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_992_p2 SOURCE kernel.cpp:160 VARIABLE add_ln160 LOOP l_max_Q_h_i6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_max_K_h_i7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_992_p2 SOURCE kernel.cpp:185 VARIABLE add_ln185 LOOP l_max_K_h_i7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_Q_h_to_int_i8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_1966_p2 SOURCE kernel.cpp:210 VARIABLE add_ln210 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_fu_2680_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_fu_3496_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_fu_8623_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_18_fu_2732_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_18 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_18_fu_3569_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_18 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_18_fu_5646_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_18 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_19_fu_2784_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_19 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_19_fu_3648_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_19 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_19_fu_5710_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_19 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_20_fu_2836_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_20 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_20_fu_3727_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_20 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_20_fu_8635_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_20 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_21_fu_2888_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_21 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_21_fu_3800_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_21 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_21_fu_5831_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_21 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_22_fu_2940_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_22 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_22_fu_3879_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_22 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_22_fu_5895_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_22 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_23_fu_2992_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_23 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_23_fu_3958_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_23 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_23_fu_5959_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_23 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_24_fu_3044_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_24 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_24_fu_4037_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_24 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_24_fu_8647_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_24 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U187 SOURCE kernel.cpp:213 VARIABLE v120_8 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U203 SOURCE kernel.cpp:215 VARIABLE v122_8 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_25_fu_3096_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_25 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_25_fu_4110_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_25 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_25_fu_6080_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_25 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U188 SOURCE kernel.cpp:213 VARIABLE v120_9 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U204 SOURCE kernel.cpp:215 VARIABLE v122_9 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_26_fu_3148_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_26 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_26_fu_4189_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_26 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_26_fu_6144_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_26 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U189 SOURCE kernel.cpp:213 VARIABLE v120_s LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U205 SOURCE kernel.cpp:215 VARIABLE v122_s LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_27_fu_3200_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_27 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_27_fu_4268_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_27 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_27_fu_6208_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_27 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE kernel.cpp:213 VARIABLE v120_10 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U206 SOURCE kernel.cpp:215 VARIABLE v122_10 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_28_fu_3252_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_28 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_28_fu_4347_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_28 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_28_fu_8659_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_28 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE kernel.cpp:213 VARIABLE v120_11 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U207 SOURCE kernel.cpp:215 VARIABLE v122_11 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_29_fu_3304_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_29 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_29_fu_4420_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_29 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_29_fu_8671_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_29 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE kernel.cpp:213 VARIABLE v120_12 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U208 SOURCE kernel.cpp:215 VARIABLE v122_12 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_30_fu_3356_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_30 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_30_fu_4493_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_30 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_30_fu_6386_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_30 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE kernel.cpp:213 VARIABLE v120_13 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U209 SOURCE kernel.cpp:215 VARIABLE v122_13 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_31_fu_3408_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_31 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_31_fu_4572_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_31 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_31_fu_6450_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_31 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE kernel.cpp:213 VARIABLE v120_14 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U210 SOURCE kernel.cpp:215 VARIABLE v122_14 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_32_fu_3460_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_32 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_32_fu_4651_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_32 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_32_fu_6514_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_32 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_33_fu_4746_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_33 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_33_fu_6551_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_33 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_33_fu_8734_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_33 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_34_fu_4798_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_34 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_34_fu_6630_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_34 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_34_fu_8798_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_34 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_35_fu_4850_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_35 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_35_fu_6709_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_35 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_35_fu_8862_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_35 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_36_fu_4902_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_36 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_36_fu_6788_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_36 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_36_fu_8926_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_36 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_37_fu_4954_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_37 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_37_fu_6867_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_37 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_37_fu_8990_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_37 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_38_fu_5006_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_38 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_38_fu_6946_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_38 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_38_fu_9054_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_38 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_39_fu_5058_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_39 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_39_fu_7025_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_39 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_39_fu_9118_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_39 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_40_fu_5110_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_40 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_40_fu_7104_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_40 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_40_fu_9182_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_40 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U187 SOURCE kernel.cpp:213 VARIABLE v120_23 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U203 SOURCE kernel.cpp:215 VARIABLE v122_23 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_41_fu_5162_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_41 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_41_fu_7183_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_41 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_41_fu_9246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_41 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U188 SOURCE kernel.cpp:213 VARIABLE v120_24 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U204 SOURCE kernel.cpp:215 VARIABLE v122_24 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_42_fu_5214_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_42 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_42_fu_7262_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_42 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_42_fu_9310_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_42 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U189 SOURCE kernel.cpp:213 VARIABLE v120_25 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U205 SOURCE kernel.cpp:215 VARIABLE v122_25 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_43_fu_5266_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_43 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_43_fu_7341_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_43 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_43_fu_9374_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_43 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE kernel.cpp:213 VARIABLE v120_26 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U206 SOURCE kernel.cpp:215 VARIABLE v122_26 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_44_fu_5318_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_44 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_44_fu_7420_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_44 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_44_fu_9438_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_44 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE kernel.cpp:213 VARIABLE v120_27 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U207 SOURCE kernel.cpp:215 VARIABLE v122_27 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_45_fu_5370_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_45 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_45_fu_7499_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_45 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_45_fu_9502_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_45 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE kernel.cpp:213 VARIABLE v120_28 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U208 SOURCE kernel.cpp:215 VARIABLE v122_28 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_46_fu_5422_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_46 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_46_fu_7578_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_46 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_46_fu_9566_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_46 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE kernel.cpp:213 VARIABLE v120_29 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U209 SOURCE kernel.cpp:215 VARIABLE v122_29 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_47_fu_5474_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_47 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_47_fu_7657_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_47 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_47_fu_9630_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_47 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE kernel.cpp:213 VARIABLE v120_30 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U210 SOURCE kernel.cpp:215 VARIABLE v122_30 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_48_fu_5526_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_48 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_48_fu_7736_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_48 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_48_fu_9694_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_48 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_49_fu_7831_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_49 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_49_fu_9731_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_49 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_49_fu_11854_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_49 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_50_fu_7883_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_50 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_50_fu_9810_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_50 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_50_fu_11918_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_50 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_51_fu_7935_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_51 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_51_fu_9889_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_51 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_51_fu_11982_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_51 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_52_fu_7987_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_52 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_52_fu_9968_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_52 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_52_fu_12046_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_52 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_53_fu_8039_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_53 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_53_fu_10047_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_53 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_53_fu_12110_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_53 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_54_fu_8091_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_54 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_54_fu_10126_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_54 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_54_fu_12174_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_54 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_55_fu_8143_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_55 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_55_fu_10205_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_55 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_55_fu_12238_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_55 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_56_fu_8195_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_56 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_56_fu_10284_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_56 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_56_fu_12302_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_56 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U187 SOURCE kernel.cpp:213 VARIABLE v120_39 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U203 SOURCE kernel.cpp:215 VARIABLE v122_39 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_57_fu_8247_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_57 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_57_fu_10363_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_57 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_57_fu_12366_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_57 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U188 SOURCE kernel.cpp:213 VARIABLE v120_40 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U204 SOURCE kernel.cpp:215 VARIABLE v122_40 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_58_fu_8299_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_58 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_58_fu_10442_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_58 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_58_fu_12430_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_58 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U189 SOURCE kernel.cpp:213 VARIABLE v120_41 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U205 SOURCE kernel.cpp:215 VARIABLE v122_41 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_59_fu_8351_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_59 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_59_fu_10521_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_59 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_59_fu_12494_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_59 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE kernel.cpp:213 VARIABLE v120_42 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U206 SOURCE kernel.cpp:215 VARIABLE v122_42 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_60_fu_8403_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_60 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_60_fu_10600_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_60 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_60_fu_12558_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_60 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE kernel.cpp:213 VARIABLE v120_43 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U207 SOURCE kernel.cpp:215 VARIABLE v122_43 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_61_fu_8455_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_61 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_61_fu_10679_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_61 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_61_fu_12622_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_61 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE kernel.cpp:213 VARIABLE v120_44 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U208 SOURCE kernel.cpp:215 VARIABLE v122_44 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_62_fu_8507_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_62 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_62_fu_10758_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_62 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_62_fu_12686_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_62 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE kernel.cpp:213 VARIABLE v120_45 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U209 SOURCE kernel.cpp:215 VARIABLE v122_45 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_63_fu_8559_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_63 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_63_fu_10837_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_63 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_63_fu_12750_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_63 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE kernel.cpp:213 VARIABLE v120_46 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U210 SOURCE kernel.cpp:215 VARIABLE v122_46 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_64_fu_8611_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_64 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_64_fu_10916_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_64 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_64_fu_12814_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_64 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_65_fu_11011_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_65 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_65_fu_12851_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_65 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_65_fu_14142_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_65 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_66_fu_11063_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_66 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_66_fu_12930_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_66 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_66_fu_14206_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_66 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_67_fu_11115_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_67 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_67_fu_13009_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_67 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_67_fu_14270_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_67 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_68_fu_11167_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_68 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_68_fu_13088_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_68 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_68_fu_14334_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_68 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_69_fu_11219_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_69 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_69_fu_13167_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_69 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_69_fu_14398_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_69 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_70_fu_11271_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_70 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_70_fu_13246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_70 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_70_fu_14462_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_70 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_71_fu_11323_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_71 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_71_fu_13325_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_71 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_71_fu_14526_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_71 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_72_fu_11375_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_72 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_72_fu_13404_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_72 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_72_fu_14590_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_72 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U187 SOURCE kernel.cpp:213 VARIABLE v120_55 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U203 SOURCE kernel.cpp:215 VARIABLE v122_55 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_73_fu_11427_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_73 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_73_fu_13483_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_73 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_73_fu_14654_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_73 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U188 SOURCE kernel.cpp:213 VARIABLE v120_56 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U204 SOURCE kernel.cpp:215 VARIABLE v122_56 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_74_fu_11479_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_74 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_74_fu_13562_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_74 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_74_fu_14718_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_74 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U189 SOURCE kernel.cpp:213 VARIABLE v120_57 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U205 SOURCE kernel.cpp:215 VARIABLE v122_57 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_75_fu_11531_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_75 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_75_fu_13641_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_75 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_75_fu_14782_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_75 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE kernel.cpp:213 VARIABLE v120_58 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U206 SOURCE kernel.cpp:215 VARIABLE v122_58 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_76_fu_11583_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_76 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_76_fu_13720_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_76 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_76_fu_14846_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_76 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE kernel.cpp:213 VARIABLE v120_59 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U207 SOURCE kernel.cpp:215 VARIABLE v122_59 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_77_fu_11635_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_77 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_77_fu_13799_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_77 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_77_fu_14910_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_77 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE kernel.cpp:213 VARIABLE v120_60 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U208 SOURCE kernel.cpp:215 VARIABLE v122_60 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_78_fu_11687_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_78 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_78_fu_13878_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_78 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_78_fu_14974_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_78 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE kernel.cpp:213 VARIABLE v120_61 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U209 SOURCE kernel.cpp:215 VARIABLE v122_61 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_79_fu_11739_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_79 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_79_fu_13957_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_79 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_79_fu_15038_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_79 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE kernel.cpp:213 VARIABLE v120_62 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U210 SOURCE kernel.cpp:215 VARIABLE v122_62 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_80_fu_11791_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_80 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_80_fu_14036_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_80 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_80_fu_15102_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_80 LOOP l_Q_h_to_int_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 24 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_K_h_to_int_i9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_1966_p2 SOURCE kernel.cpp:220 VARIABLE add_ln220 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_24_fu_2680_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_24 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_24_fu_3496_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_24 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_24_fu_8623_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_24 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_26_fu_2732_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_26 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_26_fu_3569_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_26 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_26_fu_5646_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_26 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_28_fu_2784_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_28 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_28_fu_3648_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_28 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_28_fu_5710_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_28 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_30_fu_2836_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_30 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_30_fu_3727_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_30 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_30_fu_8635_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_30 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_32_fu_2888_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_32 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_32_fu_3800_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_32 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_32_fu_5831_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_32 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_34_fu_2940_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_34 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_34_fu_3879_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_34 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_34_fu_5895_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_34 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_36_fu_2992_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_36 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_36_fu_3958_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_36 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_36_fu_5959_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_36 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_38_fu_3044_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_38 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_38_fu_4037_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_38 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_38_fu_8647_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_38 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_40_fu_3096_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_40 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_40_fu_4110_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_40 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_40_fu_6080_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_40 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_42_fu_3148_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_42 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_42_fu_4189_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_42 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_42_fu_6144_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_42 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_44_fu_3200_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_44 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_44_fu_4268_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_44 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_44_fu_6208_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_44 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_46_fu_3252_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_46 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_46_fu_4347_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_46 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_46_fu_8659_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_46 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_48_fu_3304_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_48 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_48_fu_4420_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_48 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_48_fu_8671_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_48 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_50_fu_3356_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_50 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_50_fu_4493_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_50 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_50_fu_6386_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_50 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_52_fu_3408_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_52 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_52_fu_4572_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_52 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_52_fu_6450_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_52 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_54_fu_3460_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_54 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_54_fu_4651_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_54 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_54_fu_6514_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_54 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_56_fu_4746_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_56 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_56_fu_6551_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_56 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_56_fu_8734_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_56 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_58_fu_4798_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_58 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_58_fu_6630_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_58 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_58_fu_8798_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_58 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_60_fu_4850_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_60 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_60_fu_6709_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_60 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_60_fu_8862_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_60 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_62_fu_4902_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_62 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_62_fu_6788_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_62 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_62_fu_8926_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_62 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_64_fu_4954_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_64 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_64_fu_6867_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_64 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_64_fu_8990_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_64 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_66_fu_5006_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_66 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_66_fu_6946_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_66 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_66_fu_9054_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_66 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_68_fu_5058_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_68 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_68_fu_7025_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_68 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_68_fu_9118_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_68 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_70_fu_5110_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_70 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_70_fu_7104_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_70 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_70_fu_9182_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_70 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_72_fu_5162_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_72 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_72_fu_7183_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_72 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_72_fu_9246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_72 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_74_fu_5214_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_74 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_74_fu_7262_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_74 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_74_fu_9310_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_74 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_76_fu_5266_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_76 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_76_fu_7341_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_76 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_76_fu_9374_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_76 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_78_fu_5318_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_78 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_78_fu_7420_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_78 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_78_fu_9438_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_78 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_80_fu_5370_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_80 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_80_fu_7499_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_80 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_80_fu_9502_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_80 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_fu_5422_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_fu_7578_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_fu_9566_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_81_fu_5474_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_81 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_81_fu_7657_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_81 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_81_fu_9630_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_81 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_82_fu_5526_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_82 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_82_fu_7736_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_82 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_82_fu_9694_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_82 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_83_fu_7831_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_83 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_83_fu_9731_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_83 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_83_fu_11854_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_83 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_84_fu_7883_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_84 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_84_fu_9810_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_84 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_84_fu_11918_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_84 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_85_fu_7935_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_85 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_85_fu_9889_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_85 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_85_fu_11982_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_85 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_86_fu_7987_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_86 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_86_fu_9968_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_86 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_86_fu_12046_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_86 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_87_fu_8039_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_87 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_87_fu_10047_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_87 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_87_fu_12110_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_87 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_88_fu_8091_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_88 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_88_fu_10126_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_88 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_88_fu_12174_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_88 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_89_fu_8143_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_89 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_89_fu_10205_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_89 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_89_fu_12238_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_89 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_90_fu_8195_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_90 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_90_fu_10284_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_90 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_90_fu_12302_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_90 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_91_fu_8247_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_91 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_91_fu_10363_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_91 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_91_fu_12366_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_91 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_92_fu_8299_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_92 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_92_fu_10442_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_92 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_92_fu_12430_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_92 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_93_fu_8351_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_93 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_93_fu_10521_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_93 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_93_fu_12494_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_93 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_94_fu_8403_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_94 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_94_fu_10600_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_94 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_94_fu_12558_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_94 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_95_fu_8455_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_95 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_95_fu_10679_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_95 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_95_fu_12622_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_95 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_96_fu_8507_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_96 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_96_fu_10758_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_96 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_96_fu_12686_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_96 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_97_fu_8559_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_97 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_97_fu_10837_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_97 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_97_fu_12750_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_97 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_98_fu_8611_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_98 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_98_fu_10916_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_98 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_98_fu_12814_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_98 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_99_fu_11011_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_99 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_99_fu_12851_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_99 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_99_fu_14142_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_99 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_100_fu_11063_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_100 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_100_fu_12930_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_100 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_100_fu_14206_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_100 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_101_fu_11115_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_101 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_101_fu_13009_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_101 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_101_fu_14270_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_101 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_102_fu_11167_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_102 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_102_fu_13088_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_102 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_102_fu_14334_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_102 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_103_fu_11219_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_103 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_103_fu_13167_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_103 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_103_fu_14398_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_103 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_104_fu_11271_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_104 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_104_fu_13246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_104 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_104_fu_14462_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_104 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_105_fu_11323_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_105 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_105_fu_13325_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_105 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_105_fu_14526_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_105 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_106_fu_11375_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_106 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_106_fu_13404_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_106 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_106_fu_14590_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_106 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_107_fu_11427_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_107 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_107_fu_13483_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_107 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_107_fu_14654_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_107 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_108_fu_11479_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_108 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_108_fu_13562_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_108 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_108_fu_14718_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_108 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_109_fu_11531_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_109 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_109_fu_13641_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_109 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_109_fu_14782_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_109 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_110_fu_11583_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_110 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_110_fu_13720_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_110 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_110_fu_14846_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_110 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_111_fu_11635_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_111 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_111_fu_13799_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_111 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_111_fu_14910_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_111 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_112_fu_11687_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_112 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_112_fu_13878_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_112 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_112_fu_14974_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_112 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_113_fu_11739_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_113 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_113_fu_13957_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_113 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_113_fu_15038_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_113 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_114_fu_11791_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_114 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_114_fu_14036_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_114 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_114_fu_15102_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_114 LOOP l_K_h_to_int_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_gemm_i10_l_j10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_1_fu_2015_p2 SOURCE kernel.cpp:230 VARIABLE add_ln230_1 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_2027_p2 SOURCE kernel.cpp:230 VARIABLE add_ln230 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U399 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U376 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_12 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U400 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_13 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U377 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_14 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U401 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_15 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U378 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_16 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U402 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_17 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U379 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_18 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U403 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_19 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U380 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_20 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U404 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_21 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U381 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_22 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U405 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_23 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U382 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_24 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U406 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_25 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U407 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_26 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U431 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_27 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U408 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_28 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U432 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_29 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U409 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_30 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U433 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_31 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U410 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_32 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U434 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_33 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U411 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_34 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U435 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_35 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U412 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_36 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U436 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_37 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U413 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_38 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U437 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_39 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U414 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_40 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U438 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_41 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U383 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_42 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U415 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_43 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U384 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_44 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U416 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_45 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U385 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_46 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U417 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_47 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U386 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_48 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U418 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_49 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U387 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_50 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U419 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_51 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U388 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_52 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U420 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_53 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U389 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_54 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U421 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_55 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U390 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_56 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U422 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_57 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U391 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_58 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U423 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_59 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U392 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_60 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U424 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_61 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U393 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_62 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U425 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_63 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U394 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_64 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U426 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_65 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U395 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_66 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U427 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_67 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U396 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_68 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U428 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_69 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U397 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_70 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U429 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_71 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_25s_25_4_1_U430 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_72 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U375 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_73 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U398 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_74 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U399 SOURCE kernel.cpp:240 VARIABLE add_ln240 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U400 SOURCE kernel.cpp:240 VARIABLE add_ln240_1 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_2_fu_2732_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_2 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U401 SOURCE kernel.cpp:240 VARIABLE add_ln240_3 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U402 SOURCE kernel.cpp:240 VARIABLE add_ln240_4 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_5_fu_2743_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_5 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U403 SOURCE kernel.cpp:240 VARIABLE add_ln240_7 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U404 SOURCE kernel.cpp:240 VARIABLE add_ln240_8 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_9_fu_2755_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_9 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U405 SOURCE kernel.cpp:240 VARIABLE add_ln240_10 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U406 SOURCE kernel.cpp:240 VARIABLE add_ln240_11 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_12_fu_2771_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_12 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_13_fu_2781_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_13 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U431 SOURCE kernel.cpp:240 VARIABLE add_ln240_15 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U432 SOURCE kernel.cpp:240 VARIABLE add_ln240_16 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_17_fu_2962_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_17 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U433 SOURCE kernel.cpp:240 VARIABLE add_ln240_18 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U434 SOURCE kernel.cpp:240 VARIABLE add_ln240_19 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_20_fu_2978_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_20 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_21_fu_2988_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_21 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U435 SOURCE kernel.cpp:240 VARIABLE add_ln240_22 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U436 SOURCE kernel.cpp:240 VARIABLE add_ln240_23 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_24_fu_3000_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_24 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U437 SOURCE kernel.cpp:240 VARIABLE add_ln240_25 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U438 SOURCE kernel.cpp:240 VARIABLE add_ln240_26 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_27_fu_3016_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_27 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_28_fu_3026_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_28 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_29_fu_3076_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_29 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U415 SOURCE kernel.cpp:240 VARIABLE add_ln240_31 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U416 SOURCE kernel.cpp:240 VARIABLE add_ln240_32 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_33_fu_2793_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_33 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U417 SOURCE kernel.cpp:240 VARIABLE add_ln240_34 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U418 SOURCE kernel.cpp:240 VARIABLE add_ln240_35 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_36_fu_2809_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_36 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_37_fu_2819_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_37 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U419 SOURCE kernel.cpp:240 VARIABLE add_ln240_38 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U420 SOURCE kernel.cpp:240 VARIABLE add_ln240_39 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_40_fu_2831_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_40 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U421 SOURCE kernel.cpp:240 VARIABLE add_ln240_41 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U422 SOURCE kernel.cpp:240 VARIABLE add_ln240_42 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_43_fu_2847_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_43 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_44_fu_2857_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_44 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_45_fu_3038_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_45 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U423 SOURCE kernel.cpp:240 VARIABLE add_ln240_46 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U424 SOURCE kernel.cpp:240 VARIABLE add_ln240_47 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_48_fu_2869_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_48 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U425 SOURCE kernel.cpp:240 VARIABLE add_ln240_49 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U426 SOURCE kernel.cpp:240 VARIABLE add_ln240_50 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_51_fu_2885_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_51 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_52_fu_2895_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_52 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U427 SOURCE kernel.cpp:240 VARIABLE add_ln240_53 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U428 SOURCE kernel.cpp:240 VARIABLE add_ln240_54 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_55_fu_2907_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_55 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U429 SOURCE kernel.cpp:240 VARIABLE add_ln240_56 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U398 SOURCE kernel.cpp:240 VARIABLE add_ln240_57 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_25s_25_4_1_U430 SOURCE kernel.cpp:240 VARIABLE add_ln240_58 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_59_fu_2923_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_59 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_60_fu_2933_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_60 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_61_fu_3054_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_61 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_62_fu_3064_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240_62 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_2065_p2 SOURCE kernel.cpp:231 VARIABLE add_ln231 LOOP l_gemm_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_outp_to_float_norm_i11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_706_p2 SOURCE kernel.cpp:245 VARIABLE add_ln245 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln247_fu_732_p2 SOURCE kernel.cpp:247 VARIABLE sub_ln247 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_776_p2 SOURCE kernel.cpp:247 VARIABLE add_ln247 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_1_fu_787_p2 SOURCE kernel.cpp:247 VARIABLE add_ln247_1 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_2_fu_798_p2 SOURCE kernel.cpp:247 VARIABLE add_ln247_2 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_3_fu_809_p2 SOURCE kernel.cpp:247 VARIABLE add_ln247_3 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_4_fu_820_p2 SOURCE kernel.cpp:247 VARIABLE add_ln247_4 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_5_fu_831_p2 SOURCE kernel.cpp:247 VARIABLE add_ln247_5 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_6_fu_842_p2 SOURCE kernel.cpp:247 VARIABLE add_ln247_6 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_7_fu_853_p2 SOURCE kernel.cpp:247 VARIABLE add_ln247_7 LOOP l_outp_to_float_norm_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_Q_h_U SOURCE kernel.cpp:144 VARIABLE max_Q_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME max_K_h_U SOURCE kernel.cpp:148 VARIABLE max_K_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_0_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_1_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_2_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_3_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_4_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_5_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_6_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_7_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_8_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_9_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_10_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_11_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_12_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_13_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_14_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_15_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_16_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_17_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_18_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_19_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_20_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_21_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_22_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_23_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_24_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_25_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_26_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_27_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_28_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_29_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_30_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_31_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_32_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_33_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_34_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_35_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_36_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_37_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_38_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_39_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_40_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_41_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_42_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_43_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_44_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_45_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_46_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_47_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_48_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_49_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_50_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_51_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_52_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_53_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_54_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_55_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_56_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_57_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_58_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_59_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_60_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_61_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_62_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Q_h_V_63_U SOURCE kernel.cpp:152 VARIABLE q_Q_h_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_0_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_1_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_2_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_3_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_4_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_5_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_6_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_7_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_8_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_9_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_10_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_11_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_12_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_13_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_14_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_15_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_16_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_17_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_18_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_19_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_20_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_21_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_22_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_23_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_24_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_25_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_26_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_27_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_28_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_29_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_30_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_31_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_32_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_33_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_34_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_35_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_36_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_37_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_38_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_39_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_40_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_41_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_42_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_43_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_44_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_45_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_46_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_47_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_48_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_49_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_50_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_51_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_52_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_53_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_54_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_55_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_56_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_57_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_58_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_59_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_60_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_61_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_62_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_K_h_V_63_U SOURCE kernel.cpp:153 VARIABLE q_K_h_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME q_outp1_U SOURCE kernel.cpp:154 VARIABLE q_outp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_1101_p2 SOURCE kernel.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_1131_p2 SOURCE kernel.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 88 BRAM 22 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_264_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_fu_62_p2 SOURCE kernel.cpp:264 VARIABLE add_ln264 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_exp_sum_i12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_400_p2 SOURCE kernel.cpp:267 VARIABLE add_ln267 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U797 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U798 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_1 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U799 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_2 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U787 SOURCE kernel.cpp:274 VARIABLE v161_2 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U800 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_3 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U788 SOURCE kernel.cpp:274 VARIABLE v161_3 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U801 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_4 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U789 SOURCE kernel.cpp:274 VARIABLE v161_4 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U802 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_5 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U790 SOURCE kernel.cpp:274 VARIABLE v161_5 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U803 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_6 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U791 SOURCE kernel.cpp:274 VARIABLE v161_6 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U804 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_7 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U792 SOURCE kernel.cpp:274 VARIABLE v161_7 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U805 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_8 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U793 SOURCE kernel.cpp:274 VARIABLE v161_8 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U806 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_9 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U794 SOURCE kernel.cpp:274 VARIABLE v161_9 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U807 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_s LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U795 SOURCE kernel.cpp:274 VARIABLE v161_s LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U808 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v158_10 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U796 SOURCE kernel.cpp:274 VARIABLE v161_10 LOOP l_exp_sum_i12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 104 BRAM 0 URAM 0}} Self_attention_Pipeline_l_update_i13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_467_p2 SOURCE kernel.cpp:278 VARIABLE add_ln278 LOOP l_update_i13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_1_fu_94_p2 SOURCE kernel.cpp:304 VARIABLE add_ln304_1 LOOP VITIS_LOOP_304_3_VITIS_LOOP_305_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_106_p2 SOURCE kernel.cpp:304 VARIABLE add_ln304 LOOP VITIS_LOOP_304_3_VITIS_LOOP_305_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln306_fu_165_p2 SOURCE kernel.cpp:306 VARIABLE add_ln306 LOOP VITIS_LOOP_304_3_VITIS_LOOP_305_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln305_fu_134_p2 SOURCE kernel.cpp:305 VARIABLE add_ln305 LOOP VITIS_LOOP_304_3_VITIS_LOOP_305_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_l_max_Attn_i14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_413_p2 SOURCE kernel.cpp:309 VARIABLE add_ln309 LOOP l_max_Attn_i14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_l_max_V_h_j15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_400_p2 SOURCE kernel.cpp:334 VARIABLE add_ln334 LOOP l_max_V_h_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_466_p2 SOURCE kernel.cpp:336 VARIABLE add_ln336 LOOP l_max_V_h_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_1_fu_508_p2 SOURCE kernel.cpp:336 VARIABLE add_ln336_1 LOOP l_max_V_h_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_2_fu_532_p2 SOURCE kernel.cpp:336 VARIABLE add_ln336_2 LOOP l_max_V_h_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_l_Attn_to_int_i16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_fu_557_p2 SOURCE kernel.cpp:359 VARIABLE add_ln359 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_fu_623_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_fu_1220_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_fu_2195_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_2_fu_674_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_2 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_2_fu_1299_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_2 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_2_fu_2259_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_2 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_4_fu_725_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_4 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_4_fu_1378_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_4 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_4_fu_2323_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_4 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_6_fu_776_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_6 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_6_fu_1457_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_6 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_6_fu_2387_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_6 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_8_fu_827_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_8 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_8_fu_1536_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_8 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_8_fu_2451_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_8 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_10_fu_878_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_10 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_10_fu_1615_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_10 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_10_fu_2515_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_10 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_12_fu_929_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_12 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_12_fu_1694_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_12 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_12_fu_2579_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_12 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_13_fu_980_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_13 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_13_fu_1773_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_13 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_13_fu_2643_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_13 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_14_fu_1031_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_14 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_14_fu_1852_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_14 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_14_fu_2707_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_14 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_15_fu_1082_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_15 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_15_fu_1931_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_15 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_15_fu_2771_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_15 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_16_fu_1133_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_16 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_16_fu_2010_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_16 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_16_fu_2835_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_16 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_17_fu_1184_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_17 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_17_fu_2089_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_17 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_17_fu_2899_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_17 LOOP l_Attn_to_int_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_l_V_h_to_int_j17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_542_p2 SOURCE kernel.cpp:369 VARIABLE add_ln369 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_607_p2 SOURCE kernel.cpp:371 VARIABLE add_ln371 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_1_fu_649_p2 SOURCE kernel.cpp:371 VARIABLE add_ln371_1 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_2_fu_673_p2 SOURCE kernel.cpp:371 VARIABLE add_ln371_2 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_fu_728_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_fu_1325_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_fu_2300_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_1_fu_779_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_1 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_1_fu_1404_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_1 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_1_fu_2364_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_1 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_2_fu_830_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_2 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_2_fu_1483_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_2 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_2_fu_2428_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_2 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_3_fu_881_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_3 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_3_fu_1562_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_3 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_3_fu_2492_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_3 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_4_fu_932_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_4 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_4_fu_1641_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_4 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_4_fu_2556_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_4 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_5_fu_983_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_5 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_5_fu_1720_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_5 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_5_fu_2620_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_5 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_6_fu_1034_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_6 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_6_fu_1799_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_6 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_6_fu_2684_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_6 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_7_fu_1085_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_7 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_7_fu_1878_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_7 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_7_fu_2748_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_7 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_8_fu_1136_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_8 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_8_fu_1957_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_8 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_8_fu_2812_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_8 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_9_fu_1187_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_9 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_9_fu_2036_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_9 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_9_fu_2876_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_9 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_10_fu_1238_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_10 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_10_fu_2115_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_10 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_10_fu_2940_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_10 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_11_fu_1289_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sub_ln298_11 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_11_fu_2194_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sub_ln319_11 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_11_fu_3004_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE sub_ln501_11 LOOP l_V_h_to_int_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_l_gemm_i18_l_j18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_1_fu_457_p2 SOURCE kernel.cpp:379 VARIABLE add_ln379_1 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_fu_469_p2 SOURCE kernel.cpp:379 VARIABLE add_ln379 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_432_fu_542_p2 SOURCE kernel.cpp:379 VARIABLE empty_432 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U1036 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1041 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_1 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_25s_25_4_1_U1046 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_2 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U1037 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_3 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1042 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_4 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_25s_25_4_1_U1043 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_5 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U1035 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_6 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1038 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_7 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U1039 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_8 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1044 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_9 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12s_12s_24_4_1_U1040 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_10 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1045 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE mul_ln75_11 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1041 SOURCE kernel.cpp:389 VARIABLE add_ln389 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln389_1_fu_663_p2 SOURCE kernel.cpp:389 VARIABLE add_ln389_1 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1042 SOURCE kernel.cpp:389 VARIABLE add_ln389_2 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_25s_25_4_1_U1046 SOURCE kernel.cpp:389 VARIABLE add_ln389_3 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1038 SOURCE kernel.cpp:389 VARIABLE add_ln389_5 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_25s_25_4_1_U1043 SOURCE kernel.cpp:389 VARIABLE add_ln389_6 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1044 SOURCE kernel.cpp:389 VARIABLE add_ln389_7 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_24s_25_4_1_U1045 SOURCE kernel.cpp:389 VARIABLE add_ln389_8 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln380_fu_507_p2 SOURCE kernel.cpp:380 VARIABLE add_ln380 LOOP l_gemm_i18_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Context_layer_Pipeline_l_outp_to_float_i19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln394_fu_2077_p2 SOURCE kernel.cpp:394 VARIABLE add_ln394 LOOP l_outp_to_float_i19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME max_Attn_U SOURCE kernel.cpp:293 VARIABLE max_Attn LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME max_V_h_U SOURCE kernel.cpp:297 VARIABLE max_V_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_0_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_1_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_2_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_3_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_4_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_5_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_6_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_7_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_8_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_9_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_10_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_Attn_V_11_U SOURCE kernel.cpp:301 VARIABLE q_Attn_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_0_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_1_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_2_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_3_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_4_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_5_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_6_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_7_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_8_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_9_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_10_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_V_h_V_11_U SOURCE kernel.cpp:302 VARIABLE q_V_h_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME q_outp2_U SOURCE kernel.cpp:303 VARIABLE q_outp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_1077_p2 SOURCE kernel.cpp:294 VARIABLE add_ln294 LOOP VITIS_LOOP_294_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_1107_p2 SOURCE kernel.cpp:298 VARIABLE add_ln298 LOOP VITIS_LOOP_298_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 4 URAM 0}} Self_attention_Pipeline_l_mh_merge_i21_l_j21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln434_1_fu_125_p2 SOURCE kernel.cpp:434 VARIABLE add_ln434_1 LOOP l_mh_merge_i21_l_j21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln434_fu_137_p2 SOURCE kernel.cpp:434 VARIABLE add_ln434 LOOP l_mh_merge_i21_l_j21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_220_p2 SOURCE kernel.cpp:436 VARIABLE add_ln436 LOOP l_mh_merge_i21_l_j21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_fu_231_p2 SOURCE kernel.cpp:437 VARIABLE add_ln437 LOOP l_mh_merge_i21_l_j21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln435_fu_165_p2 SOURCE kernel.cpp:435 VARIABLE add_ln435 LOOP l_mh_merge_i21_l_j21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inp_sumRow_U SOURCE kernel.cpp:263 VARIABLE inp_sumRow LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Q_h_U SOURCE kernel.cpp:415 VARIABLE Q_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME K_h_U SOURCE kernel.cpp:416 VARIABLE K_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME V_h_U SOURCE kernel.cpp:417 VARIABLE V_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_0_U SOURCE kernel.cpp:428 VARIABLE v254_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_1_U SOURCE kernel.cpp:428 VARIABLE v254_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_2_U SOURCE kernel.cpp:428 VARIABLE v254_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_3_U SOURCE kernel.cpp:428 VARIABLE v254_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_4_U SOURCE kernel.cpp:428 VARIABLE v254_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_5_U SOURCE kernel.cpp:428 VARIABLE v254_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_6_U SOURCE kernel.cpp:428 VARIABLE v254_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_7_U SOURCE kernel.cpp:428 VARIABLE v254_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_8_U SOURCE kernel.cpp:428 VARIABLE v254_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_9_U SOURCE kernel.cpp:428 VARIABLE v254_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_10_U SOURCE kernel.cpp:428 VARIABLE v254_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v254_11_U SOURCE kernel.cpp:428 VARIABLE v254_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_0_U SOURCE kernel.cpp:430 VARIABLE v255_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_1_U SOURCE kernel.cpp:430 VARIABLE v255_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_2_U SOURCE kernel.cpp:430 VARIABLE v255_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_3_U SOURCE kernel.cpp:430 VARIABLE v255_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_4_U SOURCE kernel.cpp:430 VARIABLE v255_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_5_U SOURCE kernel.cpp:430 VARIABLE v255_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_6_U SOURCE kernel.cpp:430 VARIABLE v255_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_7_U SOURCE kernel.cpp:430 VARIABLE v255_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_8_U SOURCE kernel.cpp:430 VARIABLE v255_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_9_U SOURCE kernel.cpp:430 VARIABLE v255_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_10_U SOURCE kernel.cpp:430 VARIABLE v255_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v255_11_U SOURCE kernel.cpp:430 VARIABLE v255_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME v256_U SOURCE {} VARIABLE v256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln414_fu_287_p2 SOURCE kernel.cpp:414 VARIABLE add_ln414 LOOP l_S_h_0_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 270 BRAM 110 URAM 0}} Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln450_fu_62_p2 SOURCE kernel.cpp:450 VARIABLE add_ln450 LOOP VITIS_LOOP_450_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln454_fu_62_p2 SOURCE kernel.cpp:454 VARIABLE add_ln454 LOOP VITIS_LOOP_454_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln460_1_fu_96_p2 SOURCE kernel.cpp:460 VARIABLE add_ln460_1 LOOP VITIS_LOOP_460_3_VITIS_LOOP_461_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln460_fu_108_p2 SOURCE kernel.cpp:460 VARIABLE add_ln460 LOOP VITIS_LOOP_460_3_VITIS_LOOP_461_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln461_fu_172_p2 SOURCE kernel.cpp:461 VARIABLE add_ln461 LOOP VITIS_LOOP_460_3_VITIS_LOOP_461_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_l_j22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln466_fu_144_p2 SOURCE kernel.cpp:466 VARIABLE add_ln466 LOOP l_j22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln467_fu_154_p2 SOURCE kernel.cpp:467 VARIABLE add_ln467 LOOP l_j22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_l_j23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln491_fu_150_p2 SOURCE kernel.cpp:491 VARIABLE add_ln491 LOOP l_j23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_fu_160_p2 SOURCE kernel.cpp:492 VARIABLE add_ln492 LOOP l_j23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_1_fu_164_p2 SOURCE kernel.cpp:515 VARIABLE add_ln515_1 LOOP l_inp_to_int_i24_l_j24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_176_p2 SOURCE kernel.cpp:515 VARIABLE add_ln515 LOOP l_inp_to_int_i24_l_j24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_fu_306_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sh_amt LOOP l_inp_to_int_i24_l_j24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_7_fu_342_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sh_amt_7 LOOP l_inp_to_int_i24_l_j24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v307_V_6_fu_448_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE v307_V_6 LOOP l_inp_to_int_i24_l_j24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln516_fu_204_p2 SOURCE kernel.cpp:516 VARIABLE add_ln516 LOOP l_inp_to_int_i24_l_j24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_1_fu_166_p2 SOURCE kernel.cpp:525 VARIABLE add_ln525_1 LOOP l_W_to_int_i25_l_j25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_178_p2 SOURCE kernel.cpp:525 VARIABLE add_ln525 LOOP l_W_to_int_i25_l_j25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_fu_312_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sh_amt LOOP l_W_to_int_i25_l_j25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_8_fu_348_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sh_amt_8 LOOP l_W_to_int_i25_l_j25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v314_V_6_fu_454_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE v314_V_6 LOOP l_W_to_int_i25_l_j25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_206_p2 SOURCE kernel.cpp:526 VARIABLE add_ln526 LOOP l_W_to_int_i25_l_j25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_l_S_k_4_k3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_fu_139_p2 SOURCE kernel.cpp:537 VARIABLE add_ln537 LOOP l_S_k_4_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln538_fu_153_p2 SOURCE kernel.cpp:538 VARIABLE add_ln538 LOOP l_S_k_4_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln539_fu_164_p2 SOURCE kernel.cpp:539 VARIABLE add_ln539 LOOP l_S_k_4_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U1450 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v322 LOOP l_S_k_4_k3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U1450 SOURCE kernel.cpp:545 VARIABLE v325 LOOP l_S_k_4_k3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln550_1_fu_183_p2 SOURCE kernel.cpp:550 VARIABLE add_ln550_1 LOOP l_outp_to_float_bias_i27_l_j27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln550_fu_195_p2 SOURCE kernel.cpp:550 VARIABLE add_ln550 LOOP l_outp_to_float_bias_i27_l_j27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_fu_223_p2 SOURCE kernel.cpp:551 VARIABLE add_ln551 LOOP l_outp_to_float_bias_i27_l_j27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_inp1_U SOURCE kernel.cpp:449 VARIABLE max_inp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_W1_U SOURCE kernel.cpp:453 VARIABLE max_W1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_inp1_V_U SOURCE kernel.cpp:457 VARIABLE q_inp1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_W1_V_U SOURCE kernel.cpp:458 VARIABLE q_W1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 768 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_outp3_U SOURCE kernel.cpp:459 VARIABLE q_outp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_fu_254_p2 SOURCE kernel.cpp:465 VARIABLE add_ln465 LOOP l_max_inp_i22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln467_fu_293_p2 SOURCE kernel.cpp:467 VARIABLE sub_ln467 LOOP l_max_inp_i22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln490_fu_309_p2 SOURCE kernel.cpp:490 VARIABLE add_ln490 LOOP l_max_W_i23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln492_fu_358_p2 SOURCE kernel.cpp:492 VARIABLE sub_ln492 LOOP l_max_W_i23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln535_1_fu_373_p2 SOURCE kernel.cpp:535 VARIABLE add_ln535_1 LOOP l_gemm_i26_l_j26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln535_fu_385_p2 SOURCE kernel.cpp:535 VARIABLE add_ln535 LOOP l_gemm_i26_l_j26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln538_fu_452_p2 SOURCE kernel.cpp:538 VARIABLE sub_ln538 LOOP l_gemm_i26_l_j26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln539_fu_490_p2 SOURCE kernel.cpp:539 VARIABLE sub_ln539 LOOP l_gemm_i26_l_j26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_429_fu_461_p2 SOURCE kernel.cpp:538 VARIABLE empty_429 LOOP l_gemm_i26_l_j26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln536_fu_413_p2 SOURCE kernel.cpp:536 VARIABLE add_ln536 LOOP l_gemm_i26_l_j26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 814 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln571_2_fu_135_p2 SOURCE kernel.cpp:571 VARIABLE add_ln571_2 LOOP l_S_i_j_0_i28_l_j28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln571_fu_147_p2 SOURCE kernel.cpp:571 VARIABLE add_ln571 LOOP l_S_i_j_0_i28_l_j28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln572_fu_211_p2 SOURCE kernel.cpp:572 VARIABLE add_ln572 LOOP l_S_i_j_0_i28_l_j28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_588_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln588_fu_62_p2 SOURCE kernel.cpp:588 VARIABLE add_ln588 LOOP VITIS_LOOP_588_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_592_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln592_fu_62_p2 SOURCE kernel.cpp:592 VARIABLE add_ln592 LOOP VITIS_LOOP_592_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln597_fu_163_p2 SOURCE kernel.cpp:597 VARIABLE add_ln597 LOOP l_j29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln598_fu_173_p2 SOURCE kernel.cpp:598 VARIABLE add_ln598 LOOP l_j29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_mean_var_i30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln609_fu_117_p2 SOURCE kernel.cpp:609 VARIABLE add_ln609 LOOP l_mean_var_i30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln623_fu_154_p2 SOURCE kernel.cpp:623 VARIABLE add_ln623 LOOP l_j30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln625_fu_164_p2 SOURCE kernel.cpp:625 VARIABLE add_ln625 LOOP l_j30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:587 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:591 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:595 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln596_fu_208_p2 SOURCE kernel.cpp:596 VARIABLE add_ln596 LOOP l_sum_i29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln598_fu_248_p2 SOURCE kernel.cpp:598 VARIABLE sub_ln598 LOOP l_sum_i29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln622_fu_264_p2 SOURCE kernel.cpp:622 VARIABLE add_ln622 LOOP l_norm_i31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln625_fu_299_p2 SOURCE kernel.cpp:625 VARIABLE sub_ln625 LOOP l_norm_i31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln647_fu_62_p2 SOURCE kernel.cpp:647 VARIABLE add_ln647 LOOP VITIS_LOOP_647_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln651_fu_62_p2 SOURCE kernel.cpp:651 VARIABLE add_ln651 LOOP VITIS_LOOP_651_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln657_1_fu_96_p2 SOURCE kernel.cpp:657 VARIABLE add_ln657_1 LOOP VITIS_LOOP_657_3_VITIS_LOOP_658_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln657_fu_108_p2 SOURCE kernel.cpp:657 VARIABLE add_ln657 LOOP VITIS_LOOP_657_3_VITIS_LOOP_658_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln658_fu_172_p2 SOURCE kernel.cpp:658 VARIABLE add_ln658 LOOP VITIS_LOOP_657_3_VITIS_LOOP_658_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_j31 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln663_fu_144_p2 SOURCE kernel.cpp:663 VARIABLE add_ln663 LOOP l_j31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln664_fu_154_p2 SOURCE kernel.cpp:664 VARIABLE add_ln664 LOOP l_j31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_j32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln688_fu_150_p2 SOURCE kernel.cpp:688 VARIABLE add_ln688 LOOP l_j32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln689_fu_160_p2 SOURCE kernel.cpp:689 VARIABLE add_ln689 LOOP l_j32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_1_fu_164_p2 SOURCE kernel.cpp:712 VARIABLE add_ln712_1 LOOP l_inp_to_int_i34_l_j33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_176_p2 SOURCE kernel.cpp:712 VARIABLE add_ln712 LOOP l_inp_to_int_i34_l_j33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_fu_306_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sh_amt LOOP l_inp_to_int_i34_l_j33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_5_fu_342_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sh_amt_5 LOOP l_inp_to_int_i34_l_j33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v432_V_6_fu_448_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE v432_V_6 LOOP l_inp_to_int_i34_l_j33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_fu_204_p2 SOURCE kernel.cpp:713 VARIABLE add_ln713 LOOP l_inp_to_int_i34_l_j33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln722_1_fu_168_p2 SOURCE kernel.cpp:722 VARIABLE add_ln722_1 LOOP l_W_to_int_i35_l_j34 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln722_fu_180_p2 SOURCE kernel.cpp:722 VARIABLE add_ln722 LOOP l_W_to_int_i35_l_j34 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_fu_316_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sh_amt LOOP l_W_to_int_i35_l_j34 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_6_fu_352_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sh_amt_6 LOOP l_W_to_int_i35_l_j34 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v439_V_6_fu_458_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE v439_V_6 LOOP l_W_to_int_i35_l_j34 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_fu_244_p2 SOURCE kernel.cpp:723 VARIABLE add_ln723 LOOP l_W_to_int_i35_l_j34 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_S_k_4_k4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln734_fu_141_p2 SOURCE kernel.cpp:734 VARIABLE add_ln734 LOOP l_S_k_4_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln735_fu_155_p2 SOURCE kernel.cpp:735 VARIABLE add_ln735 LOOP l_S_k_4_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln736_fu_166_p2 SOURCE kernel.cpp:736 VARIABLE add_ln736 LOOP l_S_k_4_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U1558 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v447 LOOP l_S_k_4_k4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U1558 SOURCE kernel.cpp:742 VARIABLE v450 LOOP l_S_k_4_k4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln747_1_fu_183_p2 SOURCE kernel.cpp:747 VARIABLE add_ln747_1 LOOP l_outp_to_float_bias_i37_l_j36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln747_fu_195_p2 SOURCE kernel.cpp:747 VARIABLE add_ln747 LOOP l_outp_to_float_bias_i37_l_j36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln748_fu_223_p2 SOURCE kernel.cpp:748 VARIABLE add_ln748 LOOP l_outp_to_float_bias_i37_l_j36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_inp2_U SOURCE kernel.cpp:646 VARIABLE max_inp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_W2_U SOURCE kernel.cpp:650 VARIABLE max_W2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_inp2_V_U SOURCE kernel.cpp:654 VARIABLE q_inp2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_W2_V_U SOURCE kernel.cpp:655 VARIABLE q_W2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3072 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_outp4_U SOURCE kernel.cpp:656 VARIABLE q_outp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln662_fu_258_p2 SOURCE kernel.cpp:662 VARIABLE add_ln662 LOOP l_max_inp_i32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln664_fu_297_p2 SOURCE kernel.cpp:664 VARIABLE sub_ln664 LOOP l_max_inp_i32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_fu_313_p2 SOURCE kernel.cpp:687 VARIABLE add_ln687 LOOP l_max_W_i33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln689_fu_362_p2 SOURCE kernel.cpp:689 VARIABLE sub_ln689 LOOP l_max_W_i33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln732_1_fu_377_p2 SOURCE kernel.cpp:732 VARIABLE add_ln732_1 LOOP l_gemm_i36_l_j35 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln732_fu_389_p2 SOURCE kernel.cpp:732 VARIABLE add_ln732 LOOP l_gemm_i36_l_j35 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln735_fu_460_p2 SOURCE kernel.cpp:735 VARIABLE sub_ln735 LOOP l_gemm_i36_l_j35 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln736_fu_511_p2 SOURCE kernel.cpp:736 VARIABLE sub_ln736 LOOP l_gemm_i36_l_j35 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln733_fu_417_p2 SOURCE kernel.cpp:733 VARIABLE add_ln733 LOOP l_gemm_i36_l_j35 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 3220 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_636_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_713_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515 VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_1_U1601 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE Elog2_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_5_1_U1593 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838 VARIABLE mul_ln838 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_1_U1594 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_79_5_1_U1595 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_1_U1596 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_92ns_6ns_98_5_1_U1597 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_87ns_6ns_93_5_1_U1598 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_82ns_6ns_88_5_1_U1599 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77ns_6ns_83_5_1_U1600 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_1520_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_1525_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_1490_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_80_2_1_U1602 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_1587_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_54ns_130_5_1_U1603 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_frac_l_V LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_55ns_130_5_1_U1604 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE r_V_31 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U1609 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U1609 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_1746_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U1605 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_1787_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_1862_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U1606 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_1909_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_1918_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U1607 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_1986_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_1995_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_2033_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U1608 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_2076_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_1_fu_2082_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_2_fu_2088_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_2102_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_2201_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 63 BRAM 30 URAM 0}} exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_301_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_V_1_fu_323_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE e_frac_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_345_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U1644 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U1644 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_511_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U1640 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_559_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_635_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U1641 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_682_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_691_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U1642 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_759_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_768_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_806_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U1643 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_849_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_3_fu_855_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_4_fu_861_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_875_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_978_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 16 BRAM 5 URAM 0}} generic_tanh_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U1647 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U1648 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_x_U1656 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U1649 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U1652 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U1650 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U1652 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95 VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U1646 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_x_U1651 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE resultf LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 32 BRAM 5 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_1_fu_238_p2 SOURCE kernel.cpp:767 VARIABLE add_ln767_1 LOOP l_S_i_j_0_i38_l_j37 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln767_fu_250_p2 SOURCE kernel.cpp:767 VARIABLE add_ln767 LOOP l_S_i_j_0_i38_l_j37 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U1676 SOURCE kernel.cpp:772 VARIABLE mul10_i LOOP l_S_i_j_0_i38_l_j37 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U1677 SOURCE kernel.cpp:774 VARIABLE mul13_i LOOP l_S_i_j_0_i38_l_j37 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln768_fu_314_p2 SOURCE kernel.cpp:768 VARIABLE add_ln768 LOOP l_S_i_j_0_i38_l_j37 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 117 BRAM 35 URAM 0}} Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln790_fu_62_p2 SOURCE kernel.cpp:790 VARIABLE add_ln790 LOOP VITIS_LOOP_790_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln794_fu_62_p2 SOURCE kernel.cpp:794 VARIABLE add_ln794 LOOP VITIS_LOOP_794_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln800_1_fu_96_p2 SOURCE kernel.cpp:800 VARIABLE add_ln800_1 LOOP VITIS_LOOP_800_3_VITIS_LOOP_801_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln800_fu_108_p2 SOURCE kernel.cpp:800 VARIABLE add_ln800 LOOP VITIS_LOOP_800_3_VITIS_LOOP_801_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln801_fu_172_p2 SOURCE kernel.cpp:801 VARIABLE add_ln801 LOOP VITIS_LOOP_800_3_VITIS_LOOP_801_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_l_j38 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln806_fu_144_p2 SOURCE kernel.cpp:806 VARIABLE add_ln806 LOOP l_j38 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln807_fu_154_p2 SOURCE kernel.cpp:807 VARIABLE add_ln807 LOOP l_j38 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_l_j39 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln831_fu_150_p2 SOURCE kernel.cpp:831 VARIABLE add_ln831 LOOP l_j39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln832_fu_160_p2 SOURCE kernel.cpp:832 VARIABLE add_ln832 LOOP l_j39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln855_1_fu_162_p2 SOURCE kernel.cpp:855 VARIABLE add_ln855_1 LOOP l_inp_to_int_i41_l_j40 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln855_fu_174_p2 SOURCE kernel.cpp:855 VARIABLE add_ln855 LOOP l_inp_to_int_i41_l_j40 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_fu_304_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sh_amt LOOP l_inp_to_int_i41_l_j40 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_3_fu_340_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sh_amt_3 LOOP l_inp_to_int_i41_l_j40 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v522_V_6_fu_446_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE v522_V_6 LOOP l_inp_to_int_i41_l_j40 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_fu_202_p2 SOURCE kernel.cpp:856 VARIABLE add_ln856 LOOP l_inp_to_int_i41_l_j40 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln865_1_fu_166_p2 SOURCE kernel.cpp:865 VARIABLE add_ln865_1 LOOP l_W_to_int_i42_l_j41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln865_fu_178_p2 SOURCE kernel.cpp:865 VARIABLE add_ln865 LOOP l_W_to_int_i42_l_j41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_fu_314_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298 VARIABLE sh_amt LOOP l_W_to_int_i42_l_j41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sh_amt_4_fu_350_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319 VARIABLE sh_amt_4 LOOP l_W_to_int_i42_l_j41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v529_V_6_fu_456_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE v529_V_6 LOOP l_W_to_int_i42_l_j41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln866_fu_242_p2 SOURCE kernel.cpp:866 VARIABLE add_ln866 LOOP l_W_to_int_i42_l_j41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_l_S_k_4_k5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln877_fu_141_p2 SOURCE kernel.cpp:877 VARIABLE add_ln877 LOOP l_S_k_4_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln878_fu_155_p2 SOURCE kernel.cpp:878 VARIABLE add_ln878 LOOP l_S_k_4_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln879_fu_166_p2 SOURCE kernel.cpp:879 VARIABLE add_ln879 LOOP l_S_k_4_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U1710 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v537 LOOP l_S_k_4_k5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_32s_32_4_1_U1710 SOURCE kernel.cpp:885 VARIABLE v540 LOOP l_S_k_4_k5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln890_1_fu_183_p2 SOURCE kernel.cpp:890 VARIABLE add_ln890_1 LOOP l_outp_to_float_bias_i44_l_j43 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln890_fu_195_p2 SOURCE kernel.cpp:890 VARIABLE add_ln890 LOOP l_outp_to_float_bias_i44_l_j43 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln891_fu_223_p2 SOURCE kernel.cpp:891 VARIABLE add_ln891 LOOP l_outp_to_float_bias_i44_l_j43 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_inp3_U SOURCE kernel.cpp:789 VARIABLE max_inp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_W3_U SOURCE kernel.cpp:793 VARIABLE max_W3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_inp3_V_U SOURCE kernel.cpp:797 VARIABLE q_inp3_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 48 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_W3_V_U SOURCE kernel.cpp:798 VARIABLE q_W3_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3072 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME q_outp5_U SOURCE kernel.cpp:799 VARIABLE q_outp5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln805_fu_258_p2 SOURCE kernel.cpp:805 VARIABLE add_ln805 LOOP l_max_inp_i39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln807_fu_297_p2 SOURCE kernel.cpp:807 VARIABLE sub_ln807 LOOP l_max_inp_i39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln830_fu_312_p2 SOURCE kernel.cpp:830 VARIABLE add_ln830 LOOP l_max_W_i40 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln832_fu_361_p2 SOURCE kernel.cpp:832 VARIABLE sub_ln832 LOOP l_max_W_i40 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln875_1_fu_376_p2 SOURCE kernel.cpp:875 VARIABLE add_ln875_1 LOOP l_gemm_i43_l_j42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln875_fu_388_p2 SOURCE kernel.cpp:875 VARIABLE add_ln875 LOOP l_gemm_i43_l_j42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln878_fu_455_p2 SOURCE kernel.cpp:878 VARIABLE sub_ln878 LOOP l_gemm_i43_l_j42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln879_fu_510_p2 SOURCE kernel.cpp:879 VARIABLE sub_ln879 LOOP l_gemm_i43_l_j42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln876_fu_416_p2 SOURCE kernel.cpp:876 VARIABLE add_ln876 LOOP l_gemm_i43_l_j42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 3154 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln571_fu_129_p2 SOURCE kernel.cpp:571 VARIABLE add_ln571 LOOP l_S_i_j_0_i28_l_j28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln571_1_fu_141_p2 SOURCE kernel.cpp:571 VARIABLE add_ln571_1 LOOP l_S_i_j_0_i28_l_j28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln572_fu_205_p2 SOURCE kernel.cpp:572 VARIABLE add_ln572 LOOP l_S_i_j_0_i28_l_j28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_588_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln588_fu_62_p2 SOURCE kernel.cpp:588 VARIABLE add_ln588 LOOP VITIS_LOOP_588_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_592_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln592_fu_62_p2 SOURCE kernel.cpp:592 VARIABLE add_ln592 LOOP VITIS_LOOP_592_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln597_fu_163_p2 SOURCE kernel.cpp:597 VARIABLE add_ln597 LOOP l_j29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln598_fu_173_p2 SOURCE kernel.cpp:598 VARIABLE add_ln598 LOOP l_j29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_mean_var_i30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln609_fu_117_p2 SOURCE kernel.cpp:609 VARIABLE add_ln609 LOOP l_mean_var_i30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln623_fu_154_p2 SOURCE kernel.cpp:623 VARIABLE add_ln623 LOOP l_j30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln625_fu_164_p2 SOURCE kernel.cpp:625 VARIABLE add_ln625 LOOP l_j30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:587 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:591 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:595 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln596_fu_208_p2 SOURCE kernel.cpp:596 VARIABLE add_ln596 LOOP l_sum_i29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln598_fu_248_p2 SOURCE kernel.cpp:598 VARIABLE sub_ln598 LOOP l_sum_i29 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln622_fu_264_p2 SOURCE kernel.cpp:622 VARIABLE add_ln622 LOOP l_norm_i31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln625_fu_299_p2 SOURCE kernel.cpp:625 VARIABLE sub_ln625 LOOP l_norm_i31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v570_U SOURCE kernel.cpp:926 VARIABLE v570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v571_U SOURCE kernel.cpp:928 VARIABLE v571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v572_U SOURCE kernel.cpp:930 VARIABLE v572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v573_U SOURCE kernel.cpp:932 VARIABLE v573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v574_U SOURCE {} VARIABLE v574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v575_U SOURCE kernel.cpp:936 VARIABLE v575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v576_U SOURCE kernel.cpp:938 VARIABLE v576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v577_U SOURCE kernel.cpp:940 VARIABLE v577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v578_U SOURCE kernel.cpp:942 VARIABLE v578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v579_U SOURCE {} VARIABLE v579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v580_U SOURCE kernel.cpp:946 VARIABLE v580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 412 BRAM 8691 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.91 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.98 seconds; current allocated memory: 3.086 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
Execute         syn_report -model Bert_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.76 MHz
Command       autosyn done; 324.55 sec.
Command     csynth_design done; 397.17 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 363.69 seconds. CPU system time: 10.37 seconds. Elapsed time: 397.17 seconds; current allocated memory: 2.638 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.72 sec.
