Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Receiver.v" in library work
Compiling verilog file "Top.v" in library work
Module <Receiver> compiled
Module <Top> compiled
No errors in compilation
Analysis of file <"Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top> in library <work>.

Analyzing hierarchy for module <Receiver> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top>.
WARNING:Xst:863 - "Top.v" line 24: Name conflict (<note> and <NOTE>, renaming note as note_rnm0).
Module <Top> is correct for synthesis.
 
Analyzing module <Receiver> in library <work>.
WARNING:Xst:864 - "Receiver.v" line 92: Comparisons to 'X' or 'Z' are treated as always false.
Module <Receiver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Receiver>.
    Related source file is "Receiver.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estado> of Case statement line 43 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estado> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <estado>.
    Found 1-bit register for signal <clkRedu>.
    Found 26-bit up counter for signal <count>.
    Found 8-bit register for signal <data>.
    Found 10-bit register for signal <estado>.
    Found 26-bit register for signal <Frec>.
    Summary:
	inferred   1 Counter(s).
	inferred  45 D-type flip-flop(s).
Unit <Receiver> synthesized.


Synthesizing Unit <Top>.
    Related source file is "Top.v".
    Found 1-bit register for signal <NOTE>.
    Found 26-bit up counter for signal <count>.
    Found 26-bit comparator equal for signal <count$cmp_eq0000> created at line 33.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 26-bit up counter                                     : 2
# Registers                                            : 12
 1-bit register                                        : 10
 10-bit register                                       : 1
 26-bit register                                       : 1
# Comparators                                          : 1
 26-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Frec_20> in Unit <receiver> is equivalent to the following 5 FFs/Latches, which will be removed : <Frec_21> <Frec_22> <Frec_23> <Frec_24> <Frec_25> 
WARNING:Xst:1710 - FF/Latch <Frec_20> (without init value) has a constant value of 0 in block <receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Frec<25:20>> (without init value) have a constant value of 0 in block <Receiver>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 26-bit up counter                                     : 2
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 1
 26-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Optimizing unit <Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 328
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 50
#      LUT2                        : 13
#      LUT2_D                      : 1
#      LUT2_L                      : 5
#      LUT3                        : 15
#      LUT3_D                      : 3
#      LUT3_L                      : 4
#      LUT4                        : 82
#      LUT4_D                      : 4
#      LUT4_L                      : 13
#      MUXCY                       : 70
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 92
#      FD                          : 10
#      FDE                         : 10
#      FDR                         : 53
#      FDS                         : 19
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      100  out of    960    10%  
 Number of Slice Flip Flops:             92  out of   1920     4%  
 Number of 4 input LUTs:                194  out of   1920    10%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of     83     3%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 54    |
receiver/clkRedu1                  | BUFG                   | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.629ns (Maximum Frequency: 177.637MHz)
   Minimum input arrival time before clock: 2.805ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.783ns (frequency: 209.052MHz)
  Total number of paths / destination ports: 2108 / 108
-------------------------------------------------------------------------
Delay:               4.783ns (Levels of Logic = 14)
  Source:            count_0 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_0 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  count_0 (count_0)
     LUT4:I0->O            1   0.612   0.000  Mcompar_count_cmp_eq0000_lut<0> (Mcompar_count_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_count_cmp_eq0000_cy<0> (Mcompar_count_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<1> (Mcompar_count_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<2> (Mcompar_count_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<3> (Mcompar_count_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<4> (Mcompar_count_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<5> (Mcompar_count_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<6> (Mcompar_count_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<7> (Mcompar_count_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<8> (Mcompar_count_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<9> (Mcompar_count_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<10> (Mcompar_count_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_eq0000_cy<11> (Mcompar_count_cmp_eq0000_cy<11>)
     MUXCY:CI->O          27   0.289   1.072  Mcompar_count_cmp_eq0000_cy<12> (Mcompar_count_cmp_eq0000_cy<12>)
     FDR:R                     0.795          count_0
    ----------------------------------------
    Total                      4.783ns (3.180ns logic, 1.603ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'receiver/clkRedu1'
  Clock period: 5.629ns (frequency: 177.637MHz)
  Total number of paths / destination ports: 593 / 57
-------------------------------------------------------------------------
Delay:               5.629ns (Levels of Logic = 3)
  Source:            receiver/data_7 (FF)
  Destination:       receiver/Frec_11 (FF)
  Source Clock:      receiver/clkRedu1 rising
  Destination Clock: receiver/clkRedu1 rising

  Data Path: receiver/data_7 to receiver/Frec_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.514   0.969  receiver/data_7 (receiver/data_7)
     LUT2:I0->O           10   0.612   0.753  receiver/Frec_and00001 (receiver/Frec_and0000)
     LUT4_D:I3->O          2   0.612   0.383  receiver/Frec_mux0000<6>21 (receiver/N87)
     LUT4:I3->O            2   0.612   0.380  receiver/Frec_mux0000<14>31 (receiver/N28)
     FDS:S                     0.795          receiver/Frec_11
    ----------------------------------------
    Total                      5.629ns (3.145ns logic, 2.484ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'receiver/clkRedu1'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.805ns (Levels of Logic = 2)
  Source:            PS2D (PAD)
  Destination:       receiver/estado_0 (FF)
  Destination Clock: receiver/clkRedu1 rising

  Data Path: PS2D to receiver/estado_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.819  PS2D_IBUF (PS2D_IBUF)
     LUT2:I1->O            1   0.612   0.000  receiver/estado_mux0000<9>11 (receiver/estado_mux0000<9>1)
     FDS:D                     0.268          receiver/estado_0
    ----------------------------------------
    Total                      2.805ns (1.986ns logic, 0.819ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            NOTE (FF)
  Destination:       NOTE (PAD)
  Source Clock:      clk rising

  Data Path: NOTE to NOTE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.380  NOTE (NOTE_OBUF)
     OBUF:I->O                 3.169          NOTE_OBUF (NOTE)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.74 secs
 
--> 

Total memory usage is 4513836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

