<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file shiftrl00_shiftrl0.ncd.
Design name: topshiftRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Feb 20 22:16:44 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   66.107MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.642ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:              14.977ns  (42.6% logic, 57.4% route), 19 logic levels.

 Constraint Details:

     14.977ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.642ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14D.CLK to     R16C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.810     R16C14D.Q1 to     R15C14C.C1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.454     R15C14C.C1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C14C.FCI to    R16C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R16C14C.FCO to    R16C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C14D.FCI to    R16C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R16C14D.FCO to    R16C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C15A.FCI to    R16C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R16C15A.FCO to    R16C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C15B.FCI to    R16C15B.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000    R16C15B.FCO to    R16C15C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.572    R16C15C.FCI to     R16C15C.F1 SRL00/D01/SLICE_1
ROUTE         1     0.000     R16C15C.F1 to    R16C15C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   14.977   (42.6% logic, 57.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C15C.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[19]  (to SRL00/sclk +)

   Delay:              14.925ns  (42.4% logic, 57.6% route), 19 logic levels.

 Constraint Details:

     14.925ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.694ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14D.CLK to     R16C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.810     R16C14D.Q1 to     R15C14C.C1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.454     R15C14C.C1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C14C.FCI to    R16C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R16C14C.FCO to    R16C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C14D.FCI to    R16C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R16C14D.FCO to    R16C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C15A.FCI to    R16C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R16C15A.FCO to    R16C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C15B.FCI to    R16C15B.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000    R16C15B.FCO to    R16C15C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.520    R16C15C.FCI to     R16C15C.F0 SRL00/D01/SLICE_1
ROUTE         1     0.000     R16C15C.F0 to    R16C15C.DI0 SRL00/D01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   14.925   (42.4% logic, 57.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C15C.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.788ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)

   Delay:              14.831ns  (42.1% logic, 57.9% route), 18 logic levels.

 Constraint Details:

     14.831ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.788ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14D.CLK to     R16C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.810     R16C14D.Q1 to     R15C14C.C1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.454     R15C14C.C1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C14C.FCI to    R16C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R16C14C.FCO to    R16C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C14D.FCI to    R16C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R16C14D.FCO to    R16C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C15A.FCI to    R16C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R16C15A.FCO to    R16C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.572    R16C15B.FCI to     R16C15B.F1 SRL00/D01/SLICE_2
ROUTE         1     0.000     R16C15B.F1 to    R16C15B.DI1 SRL00/D01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                   14.831   (42.1% logic, 57.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C15B.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[17]  (to SRL00/sclk +)

   Delay:              14.779ns  (41.9% logic, 58.1% route), 18 logic levels.

 Constraint Details:

     14.779ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.840ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14D.CLK to     R16C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.810     R16C14D.Q1 to     R15C14C.C1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.454     R15C14C.C1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C14C.FCI to    R16C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R16C14C.FCO to    R16C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C14D.FCI to    R16C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R16C14D.FCO to    R16C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C15A.FCI to    R16C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R16C15A.FCO to    R16C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.520    R16C15B.FCI to     R16C15B.F0 SRL00/D01/SLICE_2
ROUTE         1     0.000     R16C15B.F0 to    R16C15B.DI0 SRL00/D01/un1_sdiv[18] (to SRL00/sclk)
                  --------
                   14.779   (41.9% logic, 58.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C15B.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.934ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[16]  (to SRL00/sclk +)

   Delay:              14.685ns  (41.5% logic, 58.5% route), 17 logic levels.

 Constraint Details:

     14.685ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.934ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14D.CLK to     R16C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.810     R16C14D.Q1 to     R15C14C.C1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.454     R15C14C.C1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C14C.FCI to    R16C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R16C14C.FCO to    R16C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C14D.FCI to    R16C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R16C14D.FCO to    R16C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.572    R16C15A.FCI to     R16C15A.F1 SRL00/D01/SLICE_3
ROUTE         1     0.000     R16C15A.F1 to    R16C15A.DI1 SRL00/D01/un1_sdiv[17] (to SRL00/sclk)
                  --------
                   14.685   (41.5% logic, 58.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C15A.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[15]  (to SRL00/sclk +)

   Delay:              14.633ns  (41.3% logic, 58.7% route), 17 logic levels.

 Constraint Details:

     14.633ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.986ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14D.CLK to     R16C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.810     R16C14D.Q1 to     R15C14C.C1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.454     R15C14C.C1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C14C.FCI to    R16C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R16C14C.FCO to    R16C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C14D.FCI to    R16C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R16C14D.FCO to    R16C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOF0_DE  ---     0.520    R16C15A.FCI to     R16C15A.F0 SRL00/D01/SLICE_3
ROUTE         1     0.000     R16C15A.F0 to    R16C15A.DI0 SRL00/D01/un1_sdiv[16] (to SRL00/sclk)
                  --------
                   14.633   (41.3% logic, 58.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C15A.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.080ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[14]  (to SRL00/sclk +)

   Delay:              14.539ns  (40.9% logic, 59.1% route), 16 logic levels.

 Constraint Details:

     14.539ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.080ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14D.CLK to     R16C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.810     R16C14D.Q1 to     R15C14C.C1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.454     R15C14C.C1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C14C.FCI to    R16C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R16C14C.FCO to    R16C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOF1_DE  ---     0.572    R16C14D.FCI to     R16C14D.F1 SRL00/D01/SLICE_4
ROUTE         1     0.000     R16C14D.F1 to    R16C14D.DI1 SRL00/D01/un1_sdiv[15] (to SRL00/sclk)
                  --------
                   14.539   (40.9% logic, 59.1% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.132ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[13]  (to SRL00/sclk +)

   Delay:              14.487ns  (40.7% logic, 59.3% route), 16 logic levels.

 Constraint Details:

     14.487ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.132ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14D.CLK to     R16C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.810     R16C14D.Q1 to     R15C14C.C1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.454     R15C14C.C1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C14C.FCI to    R16C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R16C14C.FCO to    R16C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOF0_DE  ---     0.520    R16C14D.FCI to     R16C14D.F0 SRL00/D01/SLICE_4
ROUTE         1     0.000     R16C14D.F0 to    R16C14D.DI0 SRL00/D01/un1_sdiv[14] (to SRL00/sclk)
                  --------
                   14.487   (40.7% logic, 59.3% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.180ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[12]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:              14.439ns  (44.2% logic, 55.8% route), 19 logic levels.

 Constraint Details:

     14.439ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.180ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14C.CLK to     R16C14C.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.272     R16C14C.Q1 to     R15C14C.A1 SRL00/D01/sdiv[12]
CTOF_DEL    ---     0.454     R15C14C.A1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C14C.FCI to    R16C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R16C14C.FCO to    R16C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C14D.FCI to    R16C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R16C14D.FCO to    R16C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C15A.FCI to    R16C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R16C15A.FCO to    R16C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C15B.FCI to    R16C15B.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000    R16C15B.FCO to    R16C15C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.572    R16C15C.FCI to     R16C15C.F1 SRL00/D01/SLICE_1
ROUTE         1     0.000     R16C15C.F1 to    R16C15C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   14.439   (44.2% logic, 55.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14C.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C15C.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.226ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[12]  (to SRL00/sclk +)

   Delay:              14.393ns  (40.3% logic, 59.7% route), 15 logic levels.

 Constraint Details:

     14.393ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.226ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.411    R16C14D.CLK to     R16C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.810     R16C14D.Q1 to     R15C14C.C1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.454     R15C14C.C1 to     R15C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     1.034     R15C14C.F1 to     R15C15B.C1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.454     R15C15B.C1 to     R15C15B.F1 SRL00/D01/SLICE_18
ROUTE         5     0.293     R15C15B.F1 to     R15C15A.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.454     R15C15A.D0 to     R15C15A.F0 SRL00/D01/SLICE_28
ROUTE         1     0.887     R15C15A.F0 to     R14C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.454     R14C15B.B0 to     R14C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     1.194     R14C15B.F0 to     R15C16B.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.454     R15C16B.B0 to     R15C16B.F0 SRL00/D01/SLICE_21
ROUTE         1     1.156     R15C16B.F0 to     R14C18C.A1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.454     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_16
ROUTE         2     0.886     R14C18C.F1 to     R14C16D.A0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.454     R14C16D.A0 to     R14C16D.F0 SRL00/D01/SLICE_37
ROUTE         1     1.332     R14C16D.F0 to     R16C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.910     R16C13A.A0 to    R16C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R16C13A.FCO to    R16C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C13B.FCI to    R16C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R16C13B.FCO to    R16C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C13C.FCI to    R16C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R16C13C.FCO to    R16C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C13D.FCI to    R16C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R16C13D.FCO to    R16C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C14A.FCI to    R16C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R16C14A.FCO to    R16C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C14B.FCI to    R16C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R16C14B.FCO to    R16C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOF1_DE  ---     0.572    R16C14C.FCI to     R16C14C.F1 SRL00/D01/SLICE_5
ROUTE         1     0.000     R16C14C.F1 to    R16C14C.DI1 SRL00/D01/un1_sdiv[13] (to SRL00/sclk)
                  --------
                   14.393   (40.3% logic, 59.7% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14D.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.229        OSC.OSC to    R16C14C.CLK SRL00/sclk
                  --------
                    2.229   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.107MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   66.107 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/D01/SLICE_15.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 234 connections (74.76% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Feb 20 22:16:45 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_2 to SRL00/D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_2 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C15B.CLK to     R16C15B.Q1 SRL00/D01/SLICE_2 (from SRL00/sclk)
ROUTE         9     0.129     R16C15B.Q1 to     R16C15B.A1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.099     R16C15B.A1 to     R16C15B.F1 SRL00/D01/SLICE_2
ROUTE         1     0.000     R16C15B.F1 to    R16C15B.DI1 SRL00/D01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C15B.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C15B.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[2]  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C13B.CLK to     R16C13B.Q1 SRL00/D01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.129     R16C13B.Q1 to     R16C13B.A1 SRL00/D01/sdiv[2]
CTOF_DEL    ---     0.099     R16C13B.A1 to     R16C13B.F1 SRL00/D01/SLICE_10
ROUTE         1     0.000     R16C13B.F1 to    R16C13B.DI1 SRL00/D01/un1_sdiv[3] (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C13B.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C13B.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[6]  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C13D.CLK to     R16C13D.Q1 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         2     0.129     R16C13D.Q1 to     R16C13D.A1 SRL00/D01/sdiv[6]
CTOF_DEL    ---     0.099     R16C13D.A1 to     R16C13D.F1 SRL00/D01/SLICE_8
ROUTE         1     0.000     R16C13D.F1 to    R16C13D.DI1 SRL00/D01/un1_sdiv[7] (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C13D.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C13D.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[16]  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C15A.CLK to     R16C15A.Q1 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         5     0.129     R16C15A.Q1 to     R16C15A.A1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.099     R16C15A.A1 to     R16C15A.F1 SRL00/D01/SLICE_3
ROUTE         1     0.000     R16C15A.F1 to    R16C15A.DI1 SRL00/D01/un1_sdiv[17] (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C15A.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C15A.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[4]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[4]  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C13C.CLK to     R16C13C.Q1 SRL00/D01/SLICE_9 (from SRL00/sclk)
ROUTE         2     0.129     R16C13C.Q1 to     R16C13C.A1 SRL00/D01/sdiv[4]
CTOF_DEL    ---     0.099     R16C13C.A1 to     R16C13C.F1 SRL00/D01/SLICE_9
ROUTE         1     0.000     R16C13C.F1 to    R16C13C.DI1 SRL00/D01/un1_sdiv[5] (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C13C.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C13C.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[15]  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C15A.CLK to     R16C15A.Q0 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         5     0.129     R16C15A.Q0 to     R16C15A.A0 SRL00/D01/sdiv[15]
CTOF_DEL    ---     0.099     R16C15A.A0 to     R16C15A.F0 SRL00/D01/SLICE_3
ROUTE         1     0.000     R16C15A.F0 to    R16C15A.DI0 SRL00/D01/un1_sdiv[16] (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C15A.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C15A.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/outdiv  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/outdiv  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_15 to SRL00/D01/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_15 to SRL00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C19D.CLK to      R2C19D.Q0 SRL00/D01/SLICE_15 (from SRL00/sclk)
ROUTE        14     0.129      R2C19D.Q0 to      R2C19D.A0 clk00_c
CTOF_DEL    ---     0.099      R2C19D.A0 to      R2C19D.F0 SRL00/D01/SLICE_15
ROUTE         1     0.000      R2C19D.F0 to     R2C19D.DI0 SRL00/D01/outdiv_0 (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to     R2C19D.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to     R2C19D.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[10]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[10]  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_6 to SRL00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_6 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C14B.CLK to     R16C14B.Q1 SRL00/D01/SLICE_6 (from SRL00/sclk)
ROUTE         2     0.129     R16C14B.Q1 to     R16C14B.A1 SRL00/D01/sdiv[10]
CTOF_DEL    ---     0.099     R16C14B.A1 to     R16C14B.F1 SRL00/D01/SLICE_6
ROUTE         1     0.000     R16C14B.F1 to    R16C14B.DI1 SRL00/D01/un1_sdiv[11] (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C14B.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C14B.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[11]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[11]  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C14C.CLK to     R16C14C.Q0 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         2     0.129     R16C14C.Q0 to     R16C14C.A0 SRL00/D01/sdiv[11]
CTOF_DEL    ---     0.099     R16C14C.A0 to     R16C14C.F0 SRL00/D01/SLICE_5
ROUTE         1     0.000     R16C14C.F0 to    R16C14C.DI0 SRL00/D01/un1_sdiv[12] (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C14C.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C14C.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[3]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[3]  (to SRL00/sclk +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C13C.CLK to     R16C13C.Q0 SRL00/D01/SLICE_9 (from SRL00/sclk)
ROUTE         2     0.129     R16C13C.Q0 to     R16C13C.A0 SRL00/D01/sdiv[3]
CTOF_DEL    ---     0.099     R16C13C.A0 to     R16C13C.F0 SRL00/D01/SLICE_9
ROUTE         1     0.000     R16C13C.F0 to    R16C13C.DI0 SRL00/D01/un1_sdiv[4] (to SRL00/sclk)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C13C.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.875        OSC.OSC to    R16C13C.CLK SRL00/sclk
                  --------
                    0.875   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.372 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/D01/SLICE_15.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 234 connections (74.76% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
