# Top_Module
Structural Verilog exercise implementing a top-level module (Top_Module) that instantiates a Register File, Encoder, and Serializer. The block diagram used is by Eng. Ali Eltemsah (Â© 2024).
