// Seed: 290089227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1.id_16 = 0;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd39,
    parameter id_18 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[(id_13) : 1],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14
);
  inout wire id_14;
  input wire _id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_4,
      id_7,
      id_12,
      id_14,
      id_7,
      id_14,
      id_12,
      id_9,
      id_10,
      id_1,
      id_6
  );
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  output tri1 id_3;
  inout wire id_2;
  output wire id_1;
  localparam id_15 = 1, id_16 = {1};
  assign id_3 = -1;
  logic id_17;
  wire _id_18, id_19, \id_20 [id_18 : -1], id_21;
  assign id_5 = \id_20 ;
  assign id_4 = id_18;
  wire  id_22;
  logic id_23 = 1;
endmodule
