<h1 align="center">Hi ğŸ‘‹, I'm Tushar Chaurasia</h1>
<h3 align="center">ğŸ”¬ VLSI Enthusiast | RTL Design â€¢ FPGA Prototyping â€¢ ASIC â€¢ Physical Design</h3>

<p align="center">
  ğŸš€ Exploring the semiconductor world through hands-on digital design, FPGA implementation, and ASIC flows.
</p>

---

### ğŸ§  About Me

- ğŸ’¡ Passionate about **VLSI Design**, especially in **RTL Design**, **FPGA**, and **ASIC flow**.
- ğŸ“š Completed coursework in Digital Logic, Digital VLSI Design, Reconfigurable Systems, and ASIC.
- ğŸ› ï¸ Currently working with **Vivado**, **Cadence/Synopsys EDA tools**, and real-time FPGA boards like **Basys3/Boolean**.
- ğŸ“ˆ Learning and growing every day to become part of semiconductor revolution.

---

### ğŸ› ï¸ Technical Skills

| Category         | Tools/Technologies |
|------------------|--------------------|
| **Operating Systems** | GNU/Linux, Windows |
| **Languages**         | Verilog, C |
| **EDA Tools**         | Xilinx Vivado, Cadence, Synopsys |
| **Platforms**         | FPGA (Basys3, Boolean Board) |
| **Other Tools**       | Visual Studio Code, Static Timing Analysis (STA) |

---

### ğŸ“˜ Relevant Coursework

- âœ… Digital Logic Design  
- âœ… Digital VLSI Design  
- âœ… Embedded Computing Systems  
- âœ… Reconfigurable System Design Lab  
- âœ… Application Specific Integrated Circuit (ASIC) Lab  
- âœ… Machine Intelligence  

---

### ğŸ“« How to Reach Me

<p align="left">
  <a href="https://www.linkedin.com/in/tushar-chaurasia-ab398a202" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-blue?style=for-the-badge&logo=linkedin" alt="LinkedIn"/>
  </a>
</p>

---

### ğŸ’¬ Quote

> *"Chips aren't just made, they're designed with logic, precision, and passion."*  
> *"Keep your eyes and ears open, put your best effort in learning things well â€” placement will be a byproduct of that."*

---
