GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Tasks\PocketLab\src\adc.v'
Analyzing Verilog file 'D:\Tasks\PocketLab\src\bram_dac\bram_dac.v'
Analyzing Verilog file 'D:\Tasks\PocketLab\src\dac.v'
Analyzing Verilog file 'D:\Tasks\PocketLab\src\fifo_adc\fifo_adc.v'
Analyzing Verilog file 'D:\Tasks\PocketLab\src\main.v'
Analyzing Verilog file 'D:\Tasks\PocketLab\src\pll_adda\pll_adda.v'
Analyzing Verilog file 'D:\Tasks\PocketLab\src\pll_main\pll_main.v'
Analyzing Verilog file 'D:\Tasks\PocketLab\src\spi_slaver.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":326)
Back to file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":326)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\Tasks\PocketLab\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\Tasks\PocketLab\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\Tasks\PocketLab\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'D:\Tasks\PocketLab\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'D:\Tasks\PocketLab\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\Tasks\PocketLab\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'adc'("D:\Tasks\PocketLab\src\adc.v":1)
Compiling module 'fifo_adc'("D:\Tasks\PocketLab\src\fifo_adc\fifo_adc.v":1156)
Compiling module '**'("D:\Tasks\PocketLab\src\fifo_adc\fifo_adc.v":0)
Compiling module 'bram_dac'("D:\Tasks\PocketLab\src\bram_dac\bram_dac.v":9)
Compiling module 'dac'("D:\Tasks\PocketLab\src\dac.v":1)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 15 for port 'ada'("D:\Tasks\PocketLab\src\dac.v":25)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 15 for port 'adb'("D:\Tasks\PocketLab\src\dac.v":32)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\Tasks\PocketLab\src\dac.v":46)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\Tasks\PocketLab\src\dac.v":198)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\Tasks\PocketLab\src\dac.v":199)
Compiling module 'main'("D:\Tasks\PocketLab\src\main.v":1)
Compiling module 'pll_main'("D:\Tasks\PocketLab\src\pll_main\pll_main.v":9)
Compiling module 'pll_adda'("D:\Tasks\PocketLab\src\pll_adda\pll_adda.v":9)
Compiling module 'spi_slaver'("D:\Tasks\PocketLab\src\spi_slaver.v":5)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("D:\Tasks\PocketLab\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "main"
WARN  (EX0211) : The output port "test_points[7]" of module "main" has no driver("D:\Tasks\PocketLab\src\main.v":23)
WARN  (EX0211) : The output port "test_points[6]" of module "main" has no driver("D:\Tasks\PocketLab\src\main.v":23)
WARN  (EX0211) : The output port "test_points[5]" of module "main" has no driver("D:\Tasks\PocketLab\src\main.v":23)
WARN  (EX0211) : The output port "test_points[4]" of module "main" has no driver("D:\Tasks\PocketLab\src\main.v":23)
WARN  (EX0211) : The output port "test_points[3]" of module "main" has no driver("D:\Tasks\PocketLab\src\main.v":23)
WARN  (EX0211) : The output port "test_points[2]" of module "main" has no driver("D:\Tasks\PocketLab\src\main.v":23)
WARN  (EX0211) : The output port "test_points[1]" of module "main" has no driver("D:\Tasks\PocketLab\src\main.v":23)
WARN  (EX0211) : The output port "test_points[0]" of module "main" has no driver("D:\Tasks\PocketLab\src\main.v":23)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input triggers is unused("D:\Tasks\PocketLab\src\main.v":20)
WARN  (CV0003) : Output "test_points[0]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Tasks\PocketLab\src\main.v":23)
WARN  (CV0003) : Output "test_points[1]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Tasks\PocketLab\src\main.v":23)
WARN  (CV0003) : Output "test_points[2]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Tasks\PocketLab\src\main.v":23)
WARN  (CV0003) : Output "test_points[3]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Tasks\PocketLab\src\main.v":23)
WARN  (CV0003) : Output "test_points[4]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Tasks\PocketLab\src\main.v":23)
WARN  (CV0003) : Output "test_points[5]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Tasks\PocketLab\src\main.v":23)
WARN  (CV0003) : Output "test_points[6]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Tasks\PocketLab\src\main.v":23)
WARN  (CV0003) : Output "test_points[7]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Tasks\PocketLab\src\main.v":23)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Tasks\PocketLab\impl\gwsynthesis\PocketLAB.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "wfull_val" and "pll_adda_inst/rpll_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_adda_inst/rpll_inst/CLKOUT.default_gen_clk" and "wfull_val"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "wfull_val"
WARN  (CK3000) : Can't calculate clocks' relationship between: "wfull_val" and "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk"
[100%] Generate report file "D:\Tasks\PocketLab\impl\gwsynthesis\PocketLAB_syn.rpt.html" completed
GowinSynthesis finish
