$date
  Sat Feb 12 19:00:33 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module main_tb $end
$var reg 1 ! x $end
$var reg 1 " f $end
$scope module utt $end
$var reg 1 # x $end
$var reg 1 $ f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
#1000000
1!
1"
1#
1$
#2000000
0!
0"
0#
0$
#3000000
1!
1"
1#
1$
#4000000
0!
0"
0#
0$
#5000000
1!
1"
1#
1$
#6000000
0!
0"
0#
0$
#7000000
1!
1"
1#
1$
#8000000
0!
0"
0#
0$
#9000000
1!
1"
1#
1$
#10000000
0!
0"
0#
0$
#11000000
1!
1"
1#
1$
#12000000
0!
0"
0#
0$
#13000000
1!
1"
1#
1$
