
testeProva.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001e8  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003ac  080003b4  000103b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080003ac  080003ac  000103ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080003b0  080003b0  000103b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000103b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  080003b4  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000001c  080003b4  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000103b4  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000901  00000000  00000000  000103e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000204  00000000  00000000  00010ce5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000070  00000000  00000000  00010ef0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000048  00000000  00000000  00010f60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000003fc  00000000  00000000  00010fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000003d8  00000000  00000000  000113a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0001177c  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000000b0  00000000  00000000  000117f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000118a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000394 	.word	0x08000394

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000394 	.word	0x08000394

08000204 <main>:

//Pino Led = PA5
//Pino entrada = PC13

int main(void)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
	RCC->AHB1ENR = 0x87;
 800020a:	4b1d      	ldr	r3, [pc, #116]	; (8000280 <main+0x7c>)
 800020c:	2287      	movs	r2, #135	; 0x87
 800020e:	631a      	str	r2, [r3, #48]	; 0x30
	GPIOA->MODER |= 0x28000000;
 8000210:	4a1c      	ldr	r2, [pc, #112]	; (8000284 <main+0x80>)
 8000212:	4b1c      	ldr	r3, [pc, #112]	; (8000284 <main+0x80>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	f043 5320 	orr.w	r3, r3, #671088640	; 0x28000000
 800021a:	6013      	str	r3, [r2, #0]

	GPIOC->PUPDR |= 0x4000000;
 800021c:	4a1a      	ldr	r2, [pc, #104]	; (8000288 <main+0x84>)
 800021e:	4b1a      	ldr	r3, [pc, #104]	; (8000288 <main+0x84>)
 8000220:	68db      	ldr	r3, [r3, #12]
 8000222:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000226:	60d3      	str	r3, [r2, #12]
	GPIOA->MODER |= 0x400;
 8000228:	4a16      	ldr	r2, [pc, #88]	; (8000284 <main+0x80>)
 800022a:	4b16      	ldr	r3, [pc, #88]	; (8000284 <main+0x80>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000232:	6013      	str	r3, [r2, #0]

	int verifica;

  while (1)
  {
	  if(verifica == 0){
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	2b00      	cmp	r3, #0
 8000238:	d106      	bne.n	8000248 <main+0x44>
		  GPIOA->ODR |= 0x20;
 800023a:	4a12      	ldr	r2, [pc, #72]	; (8000284 <main+0x80>)
 800023c:	4b11      	ldr	r3, [pc, #68]	; (8000284 <main+0x80>)
 800023e:	695b      	ldr	r3, [r3, #20]
 8000240:	f043 0320 	orr.w	r3, r3, #32
 8000244:	6153      	str	r3, [r2, #20]
 8000246:	e005      	b.n	8000254 <main+0x50>
	  }
	  else{
		  GPIOA->ODR &= ~0x20;
 8000248:	4a0e      	ldr	r2, [pc, #56]	; (8000284 <main+0x80>)
 800024a:	4b0e      	ldr	r3, [pc, #56]	; (8000284 <main+0x80>)
 800024c:	695b      	ldr	r3, [r3, #20]
 800024e:	f023 0320 	bic.w	r3, r3, #32
 8000252:	6153      	str	r3, [r2, #20]
	  }

	  if((GPIOC->IDR & 0x2000) == 0){
 8000254:	4b0c      	ldr	r3, [pc, #48]	; (8000288 <main+0x84>)
 8000256:	691b      	ldr	r3, [r3, #16]
 8000258:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800025c:	2b00      	cmp	r3, #0
 800025e:	d108      	bne.n	8000272 <main+0x6e>
		  GPIOA->ODR |= 0x20;
 8000260:	4a08      	ldr	r2, [pc, #32]	; (8000284 <main+0x80>)
 8000262:	4b08      	ldr	r3, [pc, #32]	; (8000284 <main+0x80>)
 8000264:	695b      	ldr	r3, [r3, #20]
 8000266:	f043 0320 	orr.w	r3, r3, #32
 800026a:	6153      	str	r3, [r2, #20]
		  verifica = 1;
 800026c:	2301      	movs	r3, #1
 800026e:	607b      	str	r3, [r7, #4]
 8000270:	e7e0      	b.n	8000234 <main+0x30>
	  }else{
		  GPIOA->ODR &= ~0x20;
 8000272:	4a04      	ldr	r2, [pc, #16]	; (8000284 <main+0x80>)
 8000274:	4b03      	ldr	r3, [pc, #12]	; (8000284 <main+0x80>)
 8000276:	695b      	ldr	r3, [r3, #20]
 8000278:	f023 0320 	bic.w	r3, r3, #32
 800027c:	6153      	str	r3, [r2, #20]
	  if(verifica == 0){
 800027e:	e7d9      	b.n	8000234 <main+0x30>
 8000280:	40023800 	.word	0x40023800
 8000284:	40020000 	.word	0x40020000
 8000288:	40020800 	.word	0x40020800

0800028c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800028c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000290:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000292:	e003      	b.n	800029c <LoopCopyDataInit>

08000294 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000294:	4b0c      	ldr	r3, [pc, #48]	; (80002c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000296:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000298:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800029a:	3104      	adds	r1, #4

0800029c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800029c:	480b      	ldr	r0, [pc, #44]	; (80002cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800029e:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80002a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002a4:	d3f6      	bcc.n	8000294 <CopyDataInit>
  ldr  r2, =_sbss
 80002a6:	4a0b      	ldr	r2, [pc, #44]	; (80002d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80002a8:	e002      	b.n	80002b0 <LoopFillZerobss>

080002aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002ac:	f842 3b04 	str.w	r3, [r2], #4

080002b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002b0:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80002b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80002b4:	d3f9      	bcc.n	80002aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80002b6:	f000 f813 	bl	80002e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002ba:	f000 f847 	bl	800034c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80002be:	f7ff ffa1 	bl	8000204 <main>
  bx  lr    
 80002c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80002c4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80002c8:	080003b4 	.word	0x080003b4
  ldr  r0, =_sdata
 80002cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80002d0:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80002d4:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80002d8:	2000001c 	.word	0x2000001c

080002dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002dc:	e7fe      	b.n	80002dc <ADC_IRQHandler>
	...

080002e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002e4:	4a16      	ldr	r2, [pc, #88]	; (8000340 <SystemInit+0x60>)
 80002e6:	4b16      	ldr	r3, [pc, #88]	; (8000340 <SystemInit+0x60>)
 80002e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002f4:	4a13      	ldr	r2, [pc, #76]	; (8000344 <SystemInit+0x64>)
 80002f6:	4b13      	ldr	r3, [pc, #76]	; (8000344 <SystemInit+0x64>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f043 0301 	orr.w	r3, r3, #1
 80002fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000300:	4b10      	ldr	r3, [pc, #64]	; (8000344 <SystemInit+0x64>)
 8000302:	2200      	movs	r2, #0
 8000304:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000306:	4a0f      	ldr	r2, [pc, #60]	; (8000344 <SystemInit+0x64>)
 8000308:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <SystemInit+0x64>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000310:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000314:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000316:	4b0b      	ldr	r3, [pc, #44]	; (8000344 <SystemInit+0x64>)
 8000318:	4a0b      	ldr	r2, [pc, #44]	; (8000348 <SystemInit+0x68>)
 800031a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800031c:	4a09      	ldr	r2, [pc, #36]	; (8000344 <SystemInit+0x64>)
 800031e:	4b09      	ldr	r3, [pc, #36]	; (8000344 <SystemInit+0x64>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000326:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000328:	4b06      	ldr	r3, [pc, #24]	; (8000344 <SystemInit+0x64>)
 800032a:	2200      	movs	r2, #0
 800032c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800032e:	4b04      	ldr	r3, [pc, #16]	; (8000340 <SystemInit+0x60>)
 8000330:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000334:	609a      	str	r2, [r3, #8]
#endif
}
 8000336:	bf00      	nop
 8000338:	46bd      	mov	sp, r7
 800033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033e:	4770      	bx	lr
 8000340:	e000ed00 	.word	0xe000ed00
 8000344:	40023800 	.word	0x40023800
 8000348:	24003010 	.word	0x24003010

0800034c <__libc_init_array>:
 800034c:	b570      	push	{r4, r5, r6, lr}
 800034e:	4e0d      	ldr	r6, [pc, #52]	; (8000384 <__libc_init_array+0x38>)
 8000350:	4c0d      	ldr	r4, [pc, #52]	; (8000388 <__libc_init_array+0x3c>)
 8000352:	1ba4      	subs	r4, r4, r6
 8000354:	10a4      	asrs	r4, r4, #2
 8000356:	2500      	movs	r5, #0
 8000358:	42a5      	cmp	r5, r4
 800035a:	d109      	bne.n	8000370 <__libc_init_array+0x24>
 800035c:	4e0b      	ldr	r6, [pc, #44]	; (800038c <__libc_init_array+0x40>)
 800035e:	4c0c      	ldr	r4, [pc, #48]	; (8000390 <__libc_init_array+0x44>)
 8000360:	f000 f818 	bl	8000394 <_init>
 8000364:	1ba4      	subs	r4, r4, r6
 8000366:	10a4      	asrs	r4, r4, #2
 8000368:	2500      	movs	r5, #0
 800036a:	42a5      	cmp	r5, r4
 800036c:	d105      	bne.n	800037a <__libc_init_array+0x2e>
 800036e:	bd70      	pop	{r4, r5, r6, pc}
 8000370:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000374:	4798      	blx	r3
 8000376:	3501      	adds	r5, #1
 8000378:	e7ee      	b.n	8000358 <__libc_init_array+0xc>
 800037a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800037e:	4798      	blx	r3
 8000380:	3501      	adds	r5, #1
 8000382:	e7f2      	b.n	800036a <__libc_init_array+0x1e>
 8000384:	080003ac 	.word	0x080003ac
 8000388:	080003ac 	.word	0x080003ac
 800038c:	080003ac 	.word	0x080003ac
 8000390:	080003b0 	.word	0x080003b0

08000394 <_init>:
 8000394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000396:	bf00      	nop
 8000398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800039a:	bc08      	pop	{r3}
 800039c:	469e      	mov	lr, r3
 800039e:	4770      	bx	lr

080003a0 <_fini>:
 80003a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003a2:	bf00      	nop
 80003a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003a6:	bc08      	pop	{r3}
 80003a8:	469e      	mov	lr, r3
 80003aa:	4770      	bx	lr
