{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"gene",
				"generic\tvhdl-generic"
			],
			[
				"std",
				"std_logic"
			],
			[
				"Opc",
				"OpcodeE"
			],
			[
				"fetc",
				"fetch_stage"
			],
			[
				"wb",
				"wb_enable"
			],
			[
				"OpC",
				"OpcodeM"
			],
			[
				"O",
				"OpcodeM"
			],
			[
				"pro",
				"pro\tprocess"
			],
			[
				"Rdst",
				"RdstM"
			],
			[
				"Al",
				"AluOutputE"
			],
			[
				"MW",
				"MWBuff"
			],
			[
				"Op",
				"OpcodeE"
			],
			[
				"Rds",
				"RdstE"
			],
			[
				"port",
				"port2_dataD"
			],
			[
				"EX",
				"ExMemBuffData"
			],
			[
				"Reg",
				"RegPort2_data"
			],
			[
				"std_lo",
				"std_logic_vector"
			],
			[
				"Fe",
				"Fetcher"
			],
			[
				"Por",
				"port2_data"
			],
			[
				"d",
				"downto"
			],
			[
				"por",
				"port2_data"
			],
			[
				"Regis",
				"RegisterFile"
			],
			[
				"Port1",
				"port1_data"
			],
			[
				"Dec",
				"Decoder"
			],
			[
				"adder",
				"adder1"
			],
			[
				"k0",
				"k0output"
			],
			[
				"d1",
				"d1output"
			],
			[
				"temp",
				"tempd1"
			],
			[
				"Fl",
				"Flags"
			],
			[
				"Fla",
				"FlagsOutput"
			],
			[
				"Ex",
				"ExMemBuffData"
			],
			[
				"not",
				"nota"
			],
			[
				"shi",
				"shiftleft"
			],
			[
				"shif",
				"shiftleft"
			],
			[
				"over",
				"overflow1op"
			],
			[
				"inc",
				"INC"
			],
			[
				"sub",
				"SUB"
			],
			[
				"if",
				"if\tvhdl-if-then"
			],
			[
				"R",
				"RLC"
			],
			[
				"s1",
				"s1adderfinal"
			],
			[
				"te",
				"tempcarry"
			],
			[
				"sh",
				"shifted2d1"
			],
			[
				"add",
				"Adder8Bit"
			],
			[
				"comp",
				"component\tvhdl-component-declaration"
			],
			[
				"ent",
				"entarch\tentity architecture"
			],
			[
				"pr",
				"pro\tprocess"
			],
			[
				"arc",
				"architecture\tvhdl-architecture"
			],
			[
				"se",
				"Sel"
			],
			[
				"en",
				"entarch\tentity architecture"
			]
		]
	},
	"buffers":
	[
		{
			"contents": "library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\nuse IEEE.STD_LOGIC_UNSIGNED.ALL;\nentity MicroProcessor is\n\tport (\n\t\tClk : in std_logic;\n\t\t--PC:in std_logic_vector(15 downto 0);\n\t\tRst:in std_logic;\n\t\tInPort:in std_logic_vector(15 downto 0);\n\t\tOutPort:out std_logic_vector(15 downto 0)\n\t\t\t);\nend MicroProcessor;\n\narchitecture MicroProcessor_arc of MicroProcessor is\ncomponent syncram is\nport \n( \n\tclk : in std_logic;\n\twe : in std_logic;\n\taddress : in std_logic_vector(9 downto 0);\n\tdatain : in std_logic_vector(15 downto 0);\n\tdataout : out std_logic_vector(15 downto 0) \n);\nend component syncram;\ncomponent ALU is\n\tport (\n\t\tA : in std_logic_vector(15 downto  0);\n\t\tB : in std_logic_vector(15 downto  0);\n       \tOp : in std_logic_vector(4 downto 0);\n       \tClk: in std_logic;\n       \tCin: in std_logic;\t\n        Flags:out std_logic_vector(3 downto 0);\n\t\tF : out std_logic_vector(15 downto 0)\n\t);\nend component ALU;\n\ncomponent my_nDFF is\nGeneric ( n : integer := 16);\nport( Clk,Rst : in std_logic;\nd : in std_logic_vector(n-1 downto 0);\nq : out std_logic_vector(n-1 downto 0));\nend component;\n\ncomponent Decoder is\n\tport (\n\t\tClk : in std_logic;\n\t\tInstCode:in std_logic_vector(15 downto 0);\n\t\tport1_data:out std_logic_vector(15 downto 0);\n\t\tport2_data:out std_logic_vector(15 downto 0);\n\t\tRst:in std_logic\n\t);\nend component Decoder;\ncomponent RegisterFile is\n\t\tport (\n\t\t\tw_en : in std_logic ;\n\tport1_sel:in std_logic_vector(2 downto 0);\n\tport2_sel:in std_logic_vector(2 downto 0);\n\tw_sel: in std_logic_vector(2 downto 0);\n\tclk: in std_logic;\n\trst: in std_logic;\n\tport1_data:out std_logic_vector(15 downto 0);\n\tport2_data:out std_logic_vector(15 downto 0);\n\twrite_value:in std_logic_vector(15 downto 0)\n\t\t);\nend component RegisterFile;\ncomponent Fetcher is\n\tport (\n\t\tClk :in std_logic;\n\t\tPC:in std_logic_vector(15 downto 0);\n\t\tInstCode:out std_logic_vector(15 downto 0)\n\t);\nend component Fetcher;\nCONSTANT  SHL  :  std_logic_vector(4 downto 0)  := \"00000\";\nCONSTANT  SHR  :  std_logic_vector(4 downto 0)  := \"00001\";\nCONSTANT  ADD  :  std_logic_vector(4 downto 0)  := \"00010\";--first bit must be 0 and sub is the opposite (also in inc and dec)\nCONSTANT  SUB  :  std_logic_vector(4 downto 0)  := \"00011\";\nCONSTANT  RLC  :  std_logic_vector(4 downto 0)  := \"00100\";\nCONSTANT  RRC  :  std_logic_vector(4 downto 0)  := \"00101\";\nCONSTANT  myAND  :  std_logic_vector(4 downto 0)  := \"00110\";\nCONSTANT  myOR  :  std_logic_vector(4 downto 0)  := \"00111\";\nCONSTANT  INC  :  std_logic_vector(4 downto 0)  := \"01000\";\nCONSTANT  DEC  :  std_logic_vector(4 downto 0)  :=  \"01001\";\nCONSTANT  SETC  :  std_logic_vector(4 downto 0)  := \"01010\";\nCONSTANT  CLC  :  std_logic_vector(4 downto 0)  := \"01011\";\nCONSTANT  myNOT  :  std_logic_vector(4 downto 0)  := \"01100\";\nCONSTANT  NEG  :  std_logic_vector(4 downto 0)  := \"01101\";\nCONSTANT  STD  :  std_logic_vector(4 downto 0)  := \"01110\";\nCONSTANT  MOV  :  std_logic_vector(4 downto 0)  := \"01111\";\nCONSTANT  LDM  :  std_logic_vector(4 downto 0)  := \"10000\";\nCONSTANT  LDD  :  std_logic_vector(4 downto 0)  := \"10001\";\nsignal FlagRegisterWe :std_logic; -- temporary shoudl come from controller\nsignal ExMemBuffWe :std_logic; -- temporary shoudl come from controller\nsignal Memout :std_logic_vector(15 downto 0); -- temporary shoudl wite to MemWbBuff\n\nsignal DXdata: std_logic_vector(39 downto 0); \nsignal DXoutput:std_logic_vector(39 downto 0);\n\nsignal ExMemBuffData: std_logic_vector(33 downto 0);\nsignal XMdata: std_logic_vector(33 downto 0); \nsignal Opcode: std_logic_vector(4 downto 0);-- decoder\n--signal A :std_logic_vector(15 downto 0);--temp should come from register file\n--signal B :std_logic_vector(15 downto 0);--temp should come from register file\nsignal Flags:std_logic_vector(3 downto 0);\nsignal FlagsOutput:std_logic_vector(3 downto 0);\nsignal F:std_logic_vector(15 downto 0);\n--signal address: std_logic_vector(9 downto 0);--temp ,shoudl come from DEBuffer then writeen in  ExMemBuff(10)\nsignal InstCode:std_logic_vector(15 downto 0);\nsignal InstCode2:std_logic_vector(15 downto 0);\nsignal port1_data:std_logic_vector(15 downto 0);\nsignal port2_data:std_logic_vector(15 downto 0);\n\nCONSTANT  C  :  integer  := 2;\nsignal newPC: std_logic_vector(15 downto 0);\nsignal RegPort2_data:std_logic_vector(15 downto 0);\nsignal wb_enable : std_logic;\nsignal wb_sel : std_logic_vector(2 downto 0);\nsignal wb_data : std_logic_vector(15 downto 0);\nsignal Rdst : std_logic_vector(2 downto 0);\nsignal MWout : std_logic_vector(39 downto 0);\nsignal MWdata : std_logic_vector(39 downto 0);\nsignal RdstD : std_logic_vector(2 downto 0);\nsignal OpcodeD : std_logic_vector(4 downto 0);\nsignal port1_dataD : std_logic_vector(15 downto 0);\nsignal port2_dataD : std_logic_vector(15 downto 0);\nsignal OpcodeE\t: std_logic_vector(4 downto 0);\nsignal OpcodeM\t: std_logic_vector(4 downto 0);\nsignal AluOutputE : std_logic_vector(15 downto 0);\nsignal AluOutputM : std_logic_vector(15 downto 0);\nsignal RdstE : std_logic_vector(2 downto 0);\nsignal RdstM : std_logic_vector(2 downto 0);\nsignal Mem_we: std_logic;\nsignal PC: std_logic_vector(15 downto 0);\n--\nbegin\n\t-- opcode Rsrc Rdst Imm\n\t----------------------------------------------------------------------------\n\t-- Fetch\n\t----------------------------------------------------------------------------\n\tPCReg : my_nDFF generic map (n => 16) port map(Clk,Rst,PC,newPC);\n\tPC <= newPC+1;\n\tInstMemory: syncram port map(Clk,we=>'0',address=>newPC(9 downto 0),datain=>x\"0000\",dataout=>InstCode);\n\t--Fetch: Fetcher port map(Clk,PC,InstCode);\n\tFDBuff : my_nDFF generic map (n => 32) port map(Clk,Rst,InstCode,InstCode2);\n\n\t----------------------------------------------------------------------------\n\t-- Decode\n\t----------------------------------------------------------------------------\n\tRegisters: RegisterFile port map (wb_enable,InstCode2(10 downto 8),InstCode2(7 downto 5),wb_sel,Clk,Rst,port1_data,Port2_data,wb_data);\n\tOpCode <= InstCode2(15 downto 11);\n\t--with OpCode select\n\t--\tport2_data <= x\"00\"&InstCode2( 7 downto 0) when SHL | SHR ,-- immediate value\n\t--\t\t\t\t\tRegPort2_data when others;\n\t\t\t\t\t\t--x\"0000\" when others;\n\twith Opcode select  --for wb\n\t\tRdst <= InstCode2(7 downto 5) when  MOV | ADD | SUB | myAND | myOR ,\n\t\t\t\tInstCode2(10 downto 8) when others;--should specify ops later\n\n\t--DXdata<= Rdst--&InstCode2(15 downto 11) & port2_data & port1_data;--opcode & ..\n\t-- DX Buffer\n\tDXRdstBuff : my_nDFF generic map (n => 3) port map(Clk,Rst,Rdst,RdstD);\n\tDXOpCodeBuff : my_nDFF generic map (n => 5) port map(Clk,Rst,Opcode,OpcodeD);\n\tDXPort1Buff : my_nDFF generic map (n => 16) port map(Clk,Rst,port1_data,port1_dataD);\n\tDXPort2Buff : my_nDFF generic map (n => 16) port map(Clk,Rst,port2_data,port2_dataD);\n\tDXImmBuff\t: my_nDFF generic map(n => 16); port map(Clk,Rst,)\n\n\t----------------------------------------------------------------------------\n\t-- Execute\n\t----------------------------------------------------------------------------\n\t\n\tEX : ALU port map (port1_dataD,port2_dataD,OpcodeD,Clk,Flags(C),Flags,F);\n\t--XMdata <= DXoutput( 39 downto 32)&F&DXoutput(9 downto 0);--opcode & aluoutput & address\n\tEMOpCodeBuff : my_nDFF generic map (n => 5) port map(Clk,Rst,OpcodeD,OpcodeE);\n\tEMAluOutBuff : my_nDFF generic map (n => 16) port map(Clk,Rst,F,AluOutputE);\n\tEMRdstBuff : my_nDFF generic map (n => 3) port map(Clk,Rst,RdstD,RdstE);\n\n\t--EMPort2Buff : my_nDFF generic map (n => 16) port map(Clk,Rst,port2_data,port2_dataD);\n\n\tFlagRegister : my_nDFF generic map (n => 4) port map(Clk,Rst,Flags,FlagsOutput); \n\n\t----------------------------------------------------------------------------\n\t-- Memory\n\t----------------------------------------------------------------------------\n\t\n\twith OpcodeE select\n\t\tMem_we <='1' when STD,\n\t\t\t '0' when others;\n\tDataMemory : syncram port map(Clk,we=>Mem_we,address=>ExMemBuffData(10 downto 1),datain=>ExMemBuffData(26 downto 11),dataout=>Memout);--original\n\tMWdata <= ExMemBuffData(33 downto 31)&ExMemBuffData(30 downto 15)& Opcode & Memout;--rdst & aluresult\n\tMWBuff : my_nDFF generic map (n => 40) port map(Clk,Rst,MWdata,MWout);\n\tMWOpcodeBuff : my_nDFF generic map (n => 5) port map(Clk,Rst,OpcodeE,OpcodeM);\n\tMWAluOutBuff : my_nDFF generic map (n => 16) port map(Clk,Rst,AluOutputE,AluOutputM);\n\tMWRdstBuff : my_nDFF generic map (n => 3) port map(Clk,Rst,RdstE,RdstM);\n\n\t----------------------------------------------------------------------------\n\t-- Write back\n\t----------------------------------------------------------------------------\n\t\n\t--with MWout(20  downto 16) select --opcode\n\t--\twb_enable <= '1' when MOV | ADD | SUB | myAND | myOR | LDD | LDM | myNOT | NEG | INC | DEC   | SHR,--specify ragne for wb operations\n\t--\t\t\t\t'0' when others;\n\t--wb_sel<= MWout(39 downto 37);\n\t--with MWout(20  downto 16) select --opcode \n\t--\twb_data <= MWout(15 downto 0) when LDD,-- wb from memory\n\t--\t\t\t\tMWout(36 downto 21) when others;\n\twith OpcodeM select --opcode\n\t\twb_enable <= '1' when MOV | ADD | SUB | myAND | myOR | myNOT | NEG | INC | DEC,--specify ragne for wb operations\n\t\t\t\t\t'0' when others;\n\twb_sel<= RdstM;\n\twb_data <= AluOutputM;\n\nend MicroProcessor_arc;\n\t--DataMemory : syncram port map(Clk,ExMemBuffData(0),address,ExMemBuffData(26 downto 11),Memout);\n",
			"file": "MicroProcessor.vhd",
			"file_size": 9354,
			"file_write_time": 131690300335818754,
			"settings":
			{
				"buffer_size": 9194,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": ".gitignore",
			"settings":
			{
				"buffer_size": 347,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "nreg_enable.vhd",
			"settings":
			{
				"buffer_size": 443,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/hadye/Downloads/controlunit.vhd",
			"settings":
			{
				"buffer_size": 1922,
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/hadye/Downloads/fetchstage.vhd",
			"settings":
			{
				"buffer_size": 2021,
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/hadye/Downloads/Memory.vhd",
			"settings":
			{
				"buffer_size": 839,
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/hadye/Downloads/my_dff.vhd",
			"settings":
			{
				"buffer_size": 364,
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/hadye/Downloads/my_ndff.vhd",
			"settings":
			{
				"buffer_size": 438,
				"line_ending": "Windows"
			}
		},
		{
			"contents": "vsim -gui work.microprocessor\n# vsim \n# Start time: 17:04:27 on Apr 20,2018\n# Loading std.standard\n# Loading std.textio(body)\n# Loading ieee.std_logic_1164(body)\n# Loading ieee.numeric_std(body)\n# Loading work.microprocessor(microprocessor_arc)\n# Loading work.syncram(syncrama)\n# Loading work.my_ndff(a_my_ndff)\n# Loading work.registerfile(register_arch)\n# Loading work.my_ndff_enable(a_my_ndff)\n# Loading work.alu(alu_arch)\n# Loading work.addersub16bit(addersub16bit_arc)\n# Loading work.adder16bit(adder16bit_arch)\n# Loading work.halfadder(halfadder_arch)\n# Loading work.fulladder(fulladder_arch)\n# vsim \n# Start time: 17:01:56 on Apr 20,2018\n# Loading std.standard\n# Loading std.textio(body)\n# Loading ieee.std_logic_1164(body)\n# Loading ieee.numeric_std(body)\n# Loading work.microprocessor(microprocessor_arc)\n# Loading work.syncram(syncrama)\n# Loading work.my_ndff(a_my_ndff)\n# Loading work.registerfile(register_arch)\n# Loading work.my_ndff_enable(a_my_ndff)\n# Loading work.alu(alu_arch)\n# Loading work.addersub16bit(addersub16bit_arc)\n# Loading work.adder16bit(adder16bit_arch)\n# Loading work.halfadder(halfadder_arch)\n# Loading work.fulladder(fulladder_arch)\nadd wave -position end  sim:/microprocessor/Clk\nadd wave -position end  sim:/microprocessor/PC\nadd wave -position end  sim:/microprocessor/Rst\nadd wave -position end  sim:/microprocessor/InPort\nadd wave -position end  sim:/microprocessor/OutPort\nadd wave -position end  sim:/microprocessor/FlagRegisterWe\nadd wave -position end  sim:/microprocessor/ExMemBuffWe\nadd wave -position end  sim:/microprocessor/Memout\nadd wave -position end  sim:/microprocessor/DXdata\n# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf\n# \n#           File in use by: hadye  Hostname: DESKTOP-40T6NOR  ProcessID: 5500\n# \n#           Attempting to use alternate WLF file \"./wlftendkyz\".\n# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf\n# \n#           Using alternate file: ./wlftendkyz\n# \nadd wave -position end  sim:/microprocessor/DXoutput\nadd wave -position end  sim:/microprocessor/ExMemBuffData\nadd wave -position end  sim:/microprocessor/XMdata\nadd wave -position end  sim:/microprocessor/Opcode\nadd wave -position end  sim:/microprocessor/Flags\nadd wave -position end  sim:/microprocessor/FlagsOutput\nadd wave -position end  sim:/microprocessor/F\nadd wave -position end  sim:/microprocessor/InstCode\nadd wave -position end  sim:/microprocessor/InstCode2\nadd wave -position end  sim:/microprocessor/port1_data\nadd wave -position end  sim:/microprocessor/port2_data\nadd wave -position end  sim:/microprocessor/myPC\nadd wave -position end  sim:/microprocessor/RegPort2_data\nadd wave -position end  sim:/microprocessor/wb_enable\nadd wave -position end  sim:/microprocessor/wb_sel\nadd wave -position end  sim:/microprocessor/wb_data\nadd wave -position end  sim:/microprocessor/Rdst\nadd wave -position end  sim:/microprocessor/MWout\nadd wave -position end  sim:/microprocessor/MWdata\nadd wave -position end  sim:/microprocessor/RdstD\nadd wave -position end  sim:/microprocessor/OpcodeD\nadd wave -position end  sim:/microprocessor/port1_dataD\nadd wave -position end  sim:/microprocessor/port2_dataD\nadd wave -position end  sim:/microprocessor/OpcodeE\nadd wave -position end  sim:/microprocessor/AluOutputE\nadd wave -position end  sim:/microprocessor/RdstE\n# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf\n# \n#           File in use by: hadye  Hostname: DESKTOP-40T6NOR  ProcessID: 5500\n# \n#           Attempting to use alternate WLF file \"./wlft8hr5r6\".\n# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf\n# \n#           Using alternate file: ./wlft8hr5r6\n# \nmem load -filltype value -filldata 0100100000100000 -fillradix binary /microprocessor/InstMemory/ram(0)\nforce -freeze sim:/microprocessor/Clk 1 0, 0 {50 ns} -r 100\nforce -freeze sim:/microprocessor/Rst 1 0\nrun\n# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0\n#    Time: 0 ns  Iteration: 0  Instance: /microprocessor/EX\n# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0\n#    Time: 0 ns  Iteration: 0  Instance: /microprocessor/EX\n# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0\n#    Time: 0 ns  Iteration: 0  Instance: /microprocessor/InstMemory\n# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0\n#    Time: 0 ns  Iteration: 0  Instance: /microprocessor/EX\n# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0\n#    Time: 0 ns  Iteration: 0  Instance: /microprocessor/EX\n# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0\n#    Time: 0 ns  Iteration: 0  Instance: /microprocessor/InstMemory\nforce -freeze sim:/microprocessor/Rst 0 0\nforce -freeze sim:/microprocessor/PC 16'h0 0\nrun\nadd wave -position insertpoint  \\\nsim:/microprocessor/Registers/R0/q\nadd wave -position insertpoint  \\\nsim:/microprocessor/Registers/R1/q\nforce -freeze sim:/microprocessor/Registers/R0/q 16'h1 0\nforce -freeze sim:/microprocessor/Registers/R1/q 16'h2 0\nadd wave -position insertpoint  \\\nsim:/microprocessor/Registers/R0/en\nadd wave -position insertpoint  \\\nsim:/microprocessor/Registers/R1/en\nrun\n\n\nnoforce sim:/microprocessor/Registers/R0/q\nnoforce sim:/microprocessor/Registers/R1/q\n\n",
			"settings":
			{
				"buffer_size": 5242,
				"line_ending": "Windows",
				"name": "vsim -gui work.microprocessor"
			}
		},
		{
			"contents": "vsim -gui work.microprocessor\n# vsim \n# Start time: 13:25:21 on Apr 20,2018\n# Loading std.standard\n# Loading std.textio(body)\n# Loading ieee.std_logic_1164(body)\n# Loading ieee.numeric_std(body)\n# Loading work.microprocessor(microprocessor_arc)\n# ** Warning: (vsim-3473) Component instance \"Fetch : Fetcher\" is not bound.\n#    Time: 0 ns  Iteration: 0  Instance: /microprocessor File: C:/Users/hadye/Google Drive/CUFE/term6/Arch/Project/MicroProcessor.vhd\n# Loading work.my_ndff(a_my_ndff)\n# Loading work.registerfile(register_arch)\n# Loading work.my_ndff_enable(a_my_ndff)\n# Loading work.alu(alu_arch)\n# Loading work.addersub16bit(addersub16bit_arc)\n# Loading work.adder16bit(adder16bit_arch)\n# Loading work.halfadder(halfadder_arch)\n# Loading work.fulladder(fulladder_arch)\n# Loading work.syncram(syncrama)\nadd wave -position end  sim:/microprocessor/Clk\nadd wave -position end  sim:/microprocessor/PC\nadd wave -position 2  sim:/microprocessor/newPC\nadd wave -position end  sim:/microprocessor/Rst\nadd wave -position end  sim:/microprocessor/FlagRegisterWe\nadd wave -position end  sim:/microprocessor/ExMemBuffWe\nadd wave -position end  sim:/microprocessor/Memout\nadd wave -position end  sim:/microprocessor/DXdata\nadd wave -position end  sim:/microprocessor/DXoutput\nadd wave -position end  sim:/microprocessor/ExMemBuffData\nadd wave -position end  sim:/microprocessor/XMdata\nadd wave -position end  sim:/microprocessor/Opcode\nadd wave -position end  sim:/microprocessor/Flags\nadd wave -position end  sim:/microprocessor/FlagsOutput\nadd wave -position end  sim:/microprocessor/F\nadd wave -position end  sim:/microprocessor/address\nadd wave -position end  sim:/microprocessor/InstCode\nadd wave -position end  sim:/microprocessor/InstCode2\nadd wave -position end  sim:/microprocessor/port1_data\nadd wave -position end  sim:/microprocessor/port2_data\nadd wave -position end  sim:/microprocessor/RegPort2_data\nadd wave -position end  sim:/microprocessor/wb_enable\nadd wave -position end  sim:/microprocessor/wb_sel\nadd wave -position end  sim:/microprocessor/wb_data\nadd wave -position end  sim:/microprocessor/Rdst\nadd wave -position end  sim:/microprocessor/MWout\nadd wave -position end  sim:/microprocessor/MWdata\nmem load -filltype value -filldata 0001000000100000 -fillradix binary /microprocessor/InstMemory/ram(0)\nmem load -filltype value -filldata 0001101001100000 -fillradix binary /microprocessor/InstMemory/ram(1)\nmem load -filltype value -filldata 0011010010100000 -fillradix binary /microprocessor/InstMemory/ram(2)\nforce -freeze sim:/microprocessor/Clk 1 0, 0 {50 ns} -r 100\nforce -freeze sim:/microprocessor/Rst 1 0\nrun\nforce -freeze sim:/microprocessor/Rst 0 0\n#force -freeze sim:/microprocessor/PC 16'h0 0",
			"settings":
			{
				"buffer_size": 2721,
				"line_ending": "Windows",
				"name": "vsim -gui work.microprocessor"
			}
		}
	],
	"build_system": "Packages/User/mhvhdl.sublime-build",
	"build_system_choices":
	[
		[
			[
				[
					"Packages/Default/Syntax Tests.sublime-build",
					""
				],
				[
					"Packages/Default/Syntax Tests.sublime-build",
					"All Syntaxes"
				],
				[
					"Packages/Default/Syntax Tests.sublime-build",
					"Performance"
				],
				[
					"Packages/Default/Syntax Tests.sublime-build",
					"Regex Compatibility"
				]
			],
			[
				"Packages/Default/Syntax Tests.sublime-build",
				""
			]
		],
		[
			[
				[
					"Packages/VHDL/VHDL.sublime-build",
					""
				],
				[
					"Packages/User/mhvhdl.sublime-build",
					""
				]
			],
			[
				"Packages/User/mhvhdl.sublime-build",
				""
			]
		]
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 443.0,
		"last_filter": "instal",
		"selected_items":
		[
			[
				"instal",
				"Package Control: Install Package"
			],
			[
				"git upda",
				"Git: Update Project Ignored Files"
			],
			[
				"syn",
				"Set Syntax: C"
			],
			[
				"them",
				"Material Theme: Activate theme"
			],
			[
				"sync",
				"Set Syntax: C"
			],
			[
				"comm",
				"Git: Commit"
			],
			[
				"add ",
				"Git: Add All"
			],
			[
				"git pus",
				"Git: Push"
			],
			[
				"git comm",
				"Git: Commit"
			],
			[
				"git add",
				"Git: Add All"
			],
			[
				"stash pop",
				"Git: Stash Pop"
			],
			[
				"stash",
				"Git: Stash Changes"
			],
			[
				"stas",
				"Git: Stash Apply"
			],
			[
				"stash list",
				"Git: Stash List"
			],
			[
				"add",
				"Git: Add All"
			],
			[
				"packages",
				"Package Control: List Packages"
			],
			[
				"ins",
				"Package Control: Install Package"
			],
			[
				"booka",
				"Bookmarks: Select All"
			],
			[
				"be",
				"VHDL Mode - Beautify (Buffer)"
			],
			[
				"html",
				"HTMLBeautify"
			],
			[
				"install",
				"Package Control: Install Package"
			],
			[
				"git status",
				"Git: Status"
			],
			[
				"syn jso",
				"Set Syntax: JSON"
			],
			[
				"push",
				"Git: Push"
			],
			[
				"todo",
				"TodoReview: Project Files"
			],
			[
				"git am",
				"Git: Amend Commit"
			],
			[
				"git diff",
				"Git: Diff Current File"
			],
			[
				"commit",
				"Git: Commit"
			],
			[
				"git push",
				"Git: Push"
			],
			[
				"inst",
				"Package Control: Install Package"
			],
			[
				"comiit",
				"GitGutter: Compare Against Commit"
			],
			[
				"add a",
				"Git: Add All"
			],
			[
				"ignore",
				"Git: Update Project Ignored Files"
			],
			[
				"git com",
				"Git: Commit"
			],
			[
				"insta",
				"Package Control: Install Package"
			],
			[
				"git ame",
				"Git: Amend Commit"
			],
			[
				"git a",
				"Git: Add All"
			],
			[
				"git stat",
				"Git: Status"
			],
			[
				"git ad",
				"Git: Add All"
			],
			[
				"git commit",
				"Git: Commit"
			],
			[
				"remove",
				"Package Control: Remove Package"
			],
			[
				"add\t",
				"Git: Add All"
			],
			[
				"com\t",
				"Git: Commit"
			],
			[
				"git amm",
				"Git: Amend Commit"
			],
			[
				"instl",
				"Package Control: Install Local Dependency"
			],
			[
				"syn vhdl ",
				"Set Syntax: VHDL"
			],
			[
				"syntax: ",
				"Set Syntax: VHDL"
			],
			[
				"git ignore",
				"Gitignore: New gitignore"
			],
			[
				"git",
				"Git: Init"
			],
			[
				"theme",
				"Material Theme: Activate theme"
			],
			[
				"git ",
				"Package Control: Install Package"
			],
			[
				"mater",
				"Material Theme: Extras"
			],
			[
				"color",
				"UI: Select Color Scheme"
			],
			[
				"in",
				"Package Control: Install Package"
			]
		],
		"width": 1047.0
	},
	"console":
	{
		"height": 0.0,
		"history":
		[
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project"
	],
	"file_history":
	[
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/RotShiftLeft.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/RotShiftRight.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/ShiftOperation.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/AndNand.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/BitWiseOP.vhd",
		"/C/Users/hadye/flex-bison-example/calc.y",
		"/C/Users/hadye/flex-bison-example/calc.tab.h",
		"/C/Users/hadye/flex-bison-example/calc.l",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/instruction_set.vhd",
		"/C/Users/hadye/flex-bison-example/lex.yy.c",
		"/C/Users/hadye/flex-bison-example/calc.tab.c",
		"/C/Users/hadye/license.c",
		"/C/Users/hadye/Downloads/bof",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/ALU.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/RegisterFile.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/nregister.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Fetcher.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Decoder.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/memory.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Microprocessor.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/alu.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/MicroProcessor.sublime-project",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Microprocessor.cr.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/nreg_enable.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/MicroProcessor.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Labexam.vhd",
		"/C/Users/hadye/Downloads/Pipe_Enc.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/Labexam.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab_exam_sol/Pipe_Enc.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab_exam_sol/temp.html",
		"/C/Users/hadye/AppData/Roaming/Sublime Text 3/Packages/User/mhvhdl.sublime-build",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab4/register.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab4/main.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/testbench.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/saladicious.json",
		"/C/Users/hadye/Downloads/labexam.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/BufferRegister.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/alu_do3.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/vsim -gui work.labexam",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/testbench.vhd",
		"/C/Users/hadye/Downloads/Pipe_Enc (2).vhd",
		"/C/Users/hadye/Downloads/Pipe_Enc (1).vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/nregister.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/alu_do2.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALUD.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab3/ALUC.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/AdderSub16Bit.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/vsim -gui work.labexam",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Adder16Bit.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALSU .vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/adder8bit.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/.gitignore",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/Encrypt.vhd",
		"/C/Users/hadye/Desktop/LABEXAM/Encrypt.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab5/testbench.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab6/DMA.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/FullAdder.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab5/main.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab5/register.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab6/Memory.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Op2Reg.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/log",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/work-obj93.cf",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/transcript",
		"/C/Users/hadye/Desktop/temp.vhd",
		"/C/Users/hadye/AppData/Roaming/Sublime Text 3/Packages/User/CustomPATH.sublime-settings",
		"/C/Users/hadye/AppData/Roaming/Sublime Text 3/Packages/CustomPATH/CustomPATH.sublime-settings",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/HalfAdder.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/AddSub16_dofile.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/AdderSub16Bit.vhdl",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/FullAdder.vhdl",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Adder16Bit.vhdl",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALUA.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALUC.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALUB.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/AU.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Op2Reg.vhdl",
		"/C/Users/hadye/Desktop/ten.html",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/Adder.vhd",
		"/C/Users/hadye/Desktop/temp.py",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Op2Reg",
		"/C/cmder/config/user-aliases.cmd",
		"/C/cmder/bin/alias.bat",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/RotateOP.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/APT/Labs/Lab - Network Programming/requirement/server.java",
		"/C/Program Files/Apache Software Foundation/Tomcat 9.0/webapps/examples/WEB-INF/classes/http2/SimpleImagePush.java",
		"/C/Program Files/Apache Software Foundation/Tomcat 9.0/conf/tomcat-users.xml",
		"/C/Users/hadye/Desktop/Lab Servlet 7/Code/deploy.sh",
		"/C/Users/hadye/Google Drive/CUFE/term6/APT/Req/Tuesday Requirement_threading/requirement_student.java",
		"/C/Users/hadye/PycharmProjects/Saladicious/back_end/SaladiciousAPI/models.py",
		"/E/vagrant/kali/Vagrantfile",
		"/C/cmder/config/user-profile.cmd",
		"/C/cmder/config/settings",
		"/C/Users/hadye/Downloads/sample.war",
		"/C/Program Files/MongoDB/Server/3.6/mongod.cfg",
		"/C/Program1",
		"/C/Program Files/Microsoft Office/Office16/SLERROR.XML",
		"/C/Users/hadye/.ssh/known_hosts",
		"/C/Users/hadye/Downloads/start",
		"/C/cmder/README.md",
		"/C/Users/hadye/Desktop/reg.py",
		"/C/Users/hadye/PycharmProjects/Saladicious/back_end/manage.py",
		"/C/Users/hadye/PycharmProjects/Saladicious/back_end/back_end/settings.py",
		"/C/Users/hadye/PycharmProjects/Saladicious/back_end/SaladiciousAPI/views.py",
		"/C/Users/hadye/Desktop/temp.vhdl",
		"/C/Users/hadye/Downloads/Compressed/cmder/bin/alias.bat",
		"/E/Programs/rarreg.key"
	],
	"find":
	{
		"height": 37.0
	},
	"find_in_files":
	{
		"height": 198.0,
		"where_history":
		[
			""
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"fetch_stage",
			"myPC",
			"EM",
			"port1_dataD",
			"DX",
			"DXoutput",
			"MWdata",
			"address",
			"MWout",
			"MWBuff",
			"MWdata",
			"rdst",
			"Rdst",
			"\"10001\"",
			"\"10000\"",
			"\"111110\"",
			"AluInput",
			"address",
			"InstCode",
			"dddd",
			");\n",
			"Rst",
			"Opcode",
			"tempPort2_data",
			"clock",
			"register_main",
			"generic",
			"7",
			"port1_sel",
			"deadline",
			"Cy",
			"Networkers",
			"CyrusOne ",
			"cyber",
			"Overflow",
			"Pipe_Enc",
			"labexam",
			"Cin",
			"cin",
			"f",
			"F",
			"f",
			"F",
			"f",
			"F",
			"we",
			"DataMemory",
			"pipe_enc",
			"Adder8Bit",
			"DataMemory",
			"01101",
			"nota",
			"nega",
			"shiftright",
			"00011",
			"\";\n",
			"type_name",
			"d1output",
			"DataIn",
			"en",
			"to_integer",
			"Clk",
			");\n",
			"write_value",
			"rst",
			"PATH",
			"0000000000000000",
			"shift_left",
			"downto",
			");\n",
			"do",
			"000000000000000",
			"cin",
			"FullAdder",
			"tempSum",
			"tempCarry",
			"0000000000000001",
			"00000000000000001",
			"000000000000000001",
			"ALUC_arc",
			"Op2Reg",
			"my_adder",
			"a_Adder16Bit",
			"my_nadder",
			"16BitAdder",
			"my_nadder",
			"a_FullAdder",
			"my_adder",
			"PartC",
			"PartD",
			"SelPart",
			"make",
			"vsim",
			"Microprocessor",
			"MicroProcessor",
			"vsim",
			"Microprocessor",
			"MicroProcessor"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "MicroProcessor.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 9194,
						"regions":
						{
						},
						"selection":
						[
							[
								5464,
								5472
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": true,
							"spell_check": false,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 3223.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": ".gitignore",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 347,
						"regions":
						{
						},
						"selection":
						[
							[
								201,
								201
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": true,
							"syntax": "Packages/zzz A File Icon zzz/aliases/Shell Script (Git).sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "nreg_enable.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 443,
						"regions":
						{
						},
						"selection":
						[
							[
								197,
								197
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": true,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 7,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "/C/Users/hadye/Downloads/controlunit.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1922,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": false,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 490.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "/C/Users/hadye/Downloads/fetchstage.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2021,
						"regions":
						{
						},
						"selection":
						[
							[
								283,
								283
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": false,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 380.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "/C/Users/hadye/Downloads/Memory.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 839,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": false,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "/C/Users/hadye/Downloads/my_dff.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 364,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": false,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				},
				{
					"buffer": 7,
					"file": "/C/Users/hadye/Downloads/my_ndff.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 438,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": false,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 6,
					"type": "text"
				},
				{
					"buffer": 8,
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 5242,
						"regions":
						{
						},
						"selection":
						[
							[
								5240,
								4757
							]
						],
						"settings":
						{
							"auto_name": "vsim -gui work.microprocessor",
							"default_dir": "C:\\Users\\hadye\\Google Drive\\CUFE\\term6\\Arch\\Project",
							"git_gutter_is_enabled": false,
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 104.0,
						"zoom_level": 1.0
					},
					"stack_index": 8,
					"type": "text"
				},
				{
					"buffer": 9,
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2721,
						"regions":
						{
						},
						"selection":
						[
							[
								2369,
								2369
							]
						],
						"settings":
						{
							"auto_name": "vsim -gui work.microprocessor",
							"default_dir": "C:\\Users\\hadye\\Google Drive\\CUFE\\term6\\Arch\\Project",
							"git_gutter_is_enabled": false,
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 72.0,
						"zoom_level": 1.0
					},
					"stack_index": 9,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 37.0
	},
	"input":
	{
		"height": 82.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.exec":
	{
		"height": 265.0
	},
	"output.find_results":
	{
		"height": 0.0
	},
	"output.git":
	{
		"height": 170.0
	},
	"output.mdpopups":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "MicroProcessor.sublime-project",
	"replace":
	{
		"height": 69.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"alu",
				"ALU.vhd"
			],
			[
				"ins",
				"instruction_set.vhd"
			],
			[
				"file",
				"RegisterFile.vhd"
			],
			[
				"micro",
				"MicroProcessor.vhd"
			],
			[
				".do",
				"Microprocessor.do"
			],
			[
				"nreg",
				"nregister.vhd"
			],
			[
				"me",
				"memory.vhd"
			],
			[
				"mem",
				"memory.vhd"
			],
			[
				"de",
				"Decoder.vhd"
			],
			[
				"dec",
				"Decoder.vhd"
			],
			[
				"al",
				"alu.do"
			],
			[
				"n",
				"nregister.vhd"
			],
			[
				"buff",
				"BufferRegister.vhd"
			],
			[
				"test",
				"C:\\Users\\hadye\\Google Drive\\CUFE\\term6\\Arch\\Labs\\LABEXAM\\testbench.vhd"
			],
			[
				"labexam",
				"vsim -gui work.labexam"
			],
			[
				"lab",
				"vsim -gui work.labexam"
			],
			[
				"addsu",
				"AdderSub16Bit.vhd"
			],
			[
				"addsub",
				"AdderSub16Bit.vhd"
			],
			[
				"regis",
				"nregister.vhd"
			],
			[
				"tes",
				"testbench.vhd"
			],
			[
				"adder",
				"Adder16Bit.vhd"
			],
			[
				"shi",
				"ShiftOperation.vhd"
			],
			[
				"shif",
				"ShiftOperation.vhd"
			],
			[
				"",
				"ALU.vhd"
			],
			[
				"log",
				"log"
			],
			[
				"left",
				"LeftOperation.vhd"
			],
			[
				"ha",
				"HalfAdder.vhd"
			]
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 625.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"",
				"C:\\Users\\hadye\\Google Drive\\CUFE\\term6\\Arch\\Project\\MicroProcessor.sublime-project"
			]
		],
		"width": 475.0
	},
	"select_symbol":
	{
		"height": 443.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 468.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": false,
	"show_open_files": true,
	"show_tabs": true,
	"side_bar_visible": false,
	"side_bar_width": 274.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
