

================================================================
== Vitis HLS Report for 'upsamp6'
================================================================
* Date:           Wed Jan 31 18:24:26 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LSI_decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12561|    12561|  0.126 ms|  0.126 ms|  12561|  12561|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |    12559|    12559|        32|         16|          1|   784|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    351|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        3|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|    551|    -|
|Register         |        -|   -|   2490|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        3|   0|   2490|    902|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|   0|      7|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |upsam_buf6_U  |upsamp6_upsam_buf6_RAM_AUTO_1R1W  |        3|  0|   0|    0|   224|   40|     1|         8960|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                  |        3|  0|   0|    0|   224|   40|     1|         8960|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_449_p2                |         +|   0|  0|  13|           5|           1|
    |add_ln76_fu_423_p2                  |         +|   0|  0|  13|          10|           1|
    |add_ln84_10_fu_628_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln84_11_fu_638_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln84_12_fu_648_p2               |         +|   0|  0|  14|           7|           7|
    |add_ln84_1_fu_508_p2                |         +|   0|  0|  14|           6|           5|
    |add_ln84_2_fu_522_p2                |         +|   0|  0|  14|           6|           6|
    |add_ln84_3_fu_532_p2                |         +|   0|  0|  14|           7|           6|
    |add_ln84_4_fu_543_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln84_5_fu_553_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln84_6_fu_563_p2                |         +|   0|  0|  14|           6|           6|
    |add_ln84_7_fu_596_p2                |         +|   0|  0|  15|           8|           7|
    |add_ln84_8_fu_607_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln84_9_fu_618_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln84_fu_497_p2                  |         +|   0|  0|  13|           5|           4|
    |cona_col_1_fu_662_p2                |         +|   0|  0|  13|           5|           1|
    |grp_fu_394_p2                       |         +|   0|  0|  14|           7|           7|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage11_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage12_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage13_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage14_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage15_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage8_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1275                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1279                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_662                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op111_read_state6      |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_417_p2                 |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln77_fu_435_p2                 |      icmp|   0|  0|  13|           5|           4|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |empty_fu_481_p2                     |        or|   0|  0|   2|           1|           1|
    |select_ln76_1_fu_455_p3             |    select|   0|  0|   5|           1|           5|
    |select_ln76_fu_441_p3               |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 351|         173|         155|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                         Name                                         | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                             |  81|         17|    1|         17|
    |ap_done_int                                                                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                               |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244   |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_108082106110136_reg_344                  |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_119395121125_reg_354                     |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_12107109137_reg_364                      |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_13122124_reg_374                         |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_14138_reg_384                            |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254  |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264   |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274      |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284       |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294          |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304           |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314              |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_857597983105111135_reg_324               |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_968709296120126_reg_334                  |   9|          2|   40|         80|
    |ap_sig_allocacmp_cona_col_load                                                        |   9|          2|    5|         10|
    |ap_sig_allocacmp_cona_row_load                                                        |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load                                                  |   9|          2|   10|         20|
    |cona_col_fu_84                                                                        |   9|          2|    5|         10|
    |cona_row_fu_88                                                                        |   9|          2|    5|         10|
    |conv6_out_blk_n                                                                       |   9|          2|    1|          2|
    |indvar_flatten_fu_92                                                                  |   9|          2|   10|         20|
    |real_start                                                                            |   9|          2|    1|          2|
    |upsam_buf6_address0                                                                   |  65|         16|    8|        128|
    |upsam_buf6_address1                                                                   |  81|         17|    8|        136|
    |upsamp6_out_blk_n                                                                     |   9|          2|    1|          2|
    |upsamp6_out_din                                                                       |  81|         17|   40|        680|
    +--------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                 | 551|        121|  703|       2253|
    +--------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln76_reg_723                                                                      |  10|   0|   10|          0|
    |ap_CS_fsm                                                                             |  16|   0|   16|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_108082106110136_reg_344                  |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_119395121125_reg_354                     |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_12107109137_reg_364                      |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_13122124_reg_374                         |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_14138_reg_384                            |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254  |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274      |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284       |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294          |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304           |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314              |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_857597983105111135_reg_324               |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_968709296120126_reg_334                  |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_108082106110136_reg_344                  |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_119395121125_reg_354                     |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_12107109137_reg_364                      |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_13122124_reg_374                         |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_14138_reg_384                            |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254  |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274      |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284       |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294          |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304           |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314              |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_857597983105111135_reg_324               |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_968709296120126_reg_334                  |  40|   0|   40|          0|
    |cona_col_fu_84                                                                        |   5|   0|    5|          0|
    |cona_row_fu_88                                                                        |   5|   0|    5|          0|
    |conv6_out_read_10_reg_979                                                             |  40|   0|   40|          0|
    |conv6_out_read_11_reg_984                                                             |  40|   0|   40|          0|
    |conv6_out_read_12_reg_989                                                             |  40|   0|   40|          0|
    |conv6_out_read_13_reg_994                                                             |  40|   0|   40|          0|
    |conv6_out_read_1_reg_778                                                              |  40|   0|   40|          0|
    |conv6_out_read_2_reg_806                                                              |  40|   0|   40|          0|
    |conv6_out_read_3_reg_833                                                              |  40|   0|   40|          0|
    |conv6_out_read_4_reg_858                                                              |  40|   0|   40|          0|
    |conv6_out_read_5_reg_892                                                              |  40|   0|   40|          0|
    |conv6_out_read_6_reg_917                                                              |  40|   0|   40|          0|
    |conv6_out_read_7_reg_944                                                              |  40|   0|   40|          0|
    |conv6_out_read_8_reg_959                                                              |  40|   0|   40|          0|
    |conv6_out_read_9_reg_974                                                              |  40|   0|   40|          0|
    |conv6_out_read_reg_757                                                                |  40|   0|   40|          0|
    |div15_i_udiv_cast2_reg_873                                                            |   4|   0|    8|          4|
    |div15_i_udiv_cast6_reg_762                                                            |   4|   0|    6|          2|
    |div15_i_udiv_cast7_reg_788                                                            |   4|   0|    7|          3|
    |div15_i_udiv_reg_738                                                                  |   4|   0|    4|          0|
    |empty_reg_748                                                                         |   1|   0|    1|          0|
    |icmp_ln76_reg_719                                                                     |   1|   0|    1|          0|
    |indvar_flatten_fu_92                                                                  |  10|   0|   10|          0|
    |select_ln76_1_reg_733                                                                 |   5|   0|    5|          0|
    |select_ln76_reg_728                                                                   |   5|   0|    5|          0|
    |start_once_reg                                                                        |   1|   0|    1|          0|
    |upsam_buf_addr_10_reg_886                                                             |   8|   0|    8|          0|
    |upsam_buf_addr_11_reg_907                                                             |   8|   0|    8|          0|
    |upsam_buf_addr_12_reg_912                                                             |   8|   0|    8|          0|
    |upsam_buf_addr_13_reg_932                                                             |   8|   0|    8|          0|
    |upsam_buf_addr_14_reg_938                                                             |   8|   0|    8|          0|
    |upsam_buf_addr_2_reg_773                                                              |   6|   0|    8|          2|
    |upsam_buf_addr_3_reg_796                                                              |   6|   0|    8|          2|
    |upsam_buf_addr_4_reg_801                                                              |   7|   0|    8|          1|
    |upsam_buf_addr_5_reg_821                                                              |   7|   0|    8|          1|
    |upsam_buf_addr_6_reg_827                                                              |   7|   0|    8|          1|
    |upsam_buf_addr_7_reg_848                                                              |   7|   0|    8|          1|
    |upsam_buf_addr_8_reg_853                                                              |   4|   0|    8|          4|
    |upsam_buf_addr_9_reg_880                                                              |   8|   0|    8|          0|
    |upsam_buf_load_10_reg_927                                                             |  40|   0|   40|          0|
    |upsam_buf_load_11_reg_949                                                             |  40|   0|   40|          0|
    |upsam_buf_load_12_reg_954                                                             |  40|   0|   40|          0|
    |upsam_buf_load_15_reg_1009                                                            |  40|   0|   40|          0|
    |upsam_buf_load_1_reg_811                                                              |  40|   0|   40|          0|
    |upsam_buf_load_2_reg_816                                                              |  40|   0|   40|          0|
    |upsam_buf_load_3_reg_838                                                              |  40|   0|   40|          0|
    |upsam_buf_load_4_reg_843                                                              |  40|   0|   40|          0|
    |upsam_buf_load_5_reg_863                                                              |  40|   0|   40|          0|
    |upsam_buf_load_6_reg_868                                                              |  40|   0|   40|          0|
    |upsam_buf_load_7_reg_897                                                              |  40|   0|   40|          0|
    |upsam_buf_load_8_reg_902                                                              |  40|   0|   40|          0|
    |upsam_buf_load_9_reg_922                                                              |  40|   0|   40|          0|
    |upsam_buf_load_reg_783                                                                |  40|   0|   40|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |2490|   0| 2511|         21|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|       upsamp6|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|       upsamp6|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|       upsamp6|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|       upsamp6|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|       upsamp6|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|       upsamp6|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|       upsamp6|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|       upsamp6|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|       upsamp6|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|       upsamp6|  return value|
|conv6_out_dout              |   in|   40|     ap_fifo|     conv6_out|       pointer|
|conv6_out_num_data_valid    |   in|    2|     ap_fifo|     conv6_out|       pointer|
|conv6_out_fifo_cap          |   in|    2|     ap_fifo|     conv6_out|       pointer|
|conv6_out_empty_n           |   in|    1|     ap_fifo|     conv6_out|       pointer|
|conv6_out_read              |  out|    1|     ap_fifo|     conv6_out|       pointer|
|upsamp6_out_din             |  out|   40|     ap_fifo|   upsamp6_out|       pointer|
|upsamp6_out_num_data_valid  |   in|    2|     ap_fifo|   upsamp6_out|       pointer|
|upsamp6_out_fifo_cap        |   in|    2|     ap_fifo|   upsamp6_out|       pointer|
|upsamp6_out_full_n          |   in|    1|     ap_fifo|   upsamp6_out|       pointer|
|upsamp6_out_write           |  out|    1|     ap_fifo|   upsamp6_out|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 16, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 35 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 36 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 37 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%upsam_buf6 = alloca i64 1" [decode.cpp:129]   --->   Operation 40 'alloca' 'upsam_buf6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln76 = store i10 0, i10 %indvar_flatten" [decode.cpp:76->decode.cpp:130]   --->   Operation 41 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 0, i5 %cona_row" [decode.cpp:76->decode.cpp:130]   --->   Operation 42 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 0, i5 %cona_col" [decode.cpp:76->decode.cpp:130]   --->   Operation 43 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body9.i" [decode.cpp:76->decode.cpp:130]   --->   Operation 44 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [decode.cpp:76->decode.cpp:130]   --->   Operation 45 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.73ns)   --->   "%icmp_ln76 = icmp_eq  i10 %indvar_flatten_load, i10 784" [decode.cpp:76->decode.cpp:130]   --->   Operation 46 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln76 = add i10 %indvar_flatten_load, i10 1" [decode.cpp:76->decode.cpp:130]   --->   Operation 47 'add' 'add_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi40ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit" [decode.cpp:76->decode.cpp:130]   --->   Operation 48 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cona_col_load = load i5 %cona_col" [decode.cpp:77->decode.cpp:130]   --->   Operation 49 'load' 'cona_col_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cona_row_load = load i5 %cona_row" [decode.cpp:76->decode.cpp:130]   --->   Operation 50 'load' 'cona_row_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.78ns)   --->   "%icmp_ln77 = icmp_eq  i5 %cona_col_load, i5 28" [decode.cpp:77->decode.cpp:130]   --->   Operation 51 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.21ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i5 0, i5 %cona_col_load" [decode.cpp:76->decode.cpp:130]   --->   Operation 52 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.78ns)   --->   "%add_ln76_1 = add i5 %cona_row_load, i5 1" [decode.cpp:76->decode.cpp:130]   --->   Operation 53 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i5 %add_ln76_1, i5 %cona_row_load" [decode.cpp:76->decode.cpp:130]   --->   Operation 54 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i5 %select_ln76_1" [decode.cpp:76->decode.cpp:130]   --->   Operation 55 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i5 %select_ln76" [decode.cpp:77->decode.cpp:130]   --->   Operation 56 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%div15_i_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln76, i32 1, i32 4" [decode.cpp:76->decode.cpp:130]   --->   Operation 57 'partselect' 'div15_i_udiv' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.97ns)   --->   "%empty = or i1 %trunc_ln77, i1 %trunc_ln76" [decode.cpp:77->decode.cpp:130]   --->   Operation 58 'or' 'empty' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %empty, void %if.then.i.15, void %for.inc.i.14.thread" [decode.cpp:80->decode.cpp:130]   --->   Operation 59 'br' 'br_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %div15_i_udiv" [decode.cpp:84->decode.cpp:130]   --->   Operation 60 'zext' 'zext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%upsam_buf_addr = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84" [decode.cpp:84->decode.cpp:130]   --->   Operation 61 'getelementptr' 'upsam_buf_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.63ns)   --->   "%conv6_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 62 'read' 'conv6_out_read' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read, i8 %upsam_buf_addr" [decode.cpp:82->decode.cpp:130]   --->   Operation 63 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%upsam_buf_load = load i8 %upsam_buf_addr" [decode.cpp:84->decode.cpp:130]   --->   Operation 64 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:130]   --->   Operation 65 'zext' 'div15_i_udiv_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast6 = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:130]   --->   Operation 66 'zext' 'div15_i_udiv_cast6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln84 = add i5 %div15_i_udiv_cast, i5 14" [decode.cpp:84->decode.cpp:130]   --->   Operation 67 'add' 'add_ln84' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i5 %add_ln84" [decode.cpp:84->decode.cpp:130]   --->   Operation 68 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%upsam_buf_addr_1 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 69 'getelementptr' 'upsam_buf_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.82ns)   --->   "%add_ln84_1 = add i6 %div15_i_udiv_cast6, i6 28" [decode.cpp:84->decode.cpp:130]   --->   Operation 70 'add' 'add_ln84_1' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i6 %add_ln84_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 71 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%upsam_buf_addr_2 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 72 'getelementptr' 'upsam_buf_addr_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (3.63ns)   --->   "%conv6_out_read_1 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 73 'read' 'conv6_out_read_1' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_1, i8 %upsam_buf_addr_1" [decode.cpp:82->decode.cpp:130]   --->   Operation 74 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_3 : Operation 75 [1/2] (3.25ns)   --->   "%upsam_buf_load = load i8 %upsam_buf_addr" [decode.cpp:84->decode.cpp:130]   --->   Operation 75 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%upsam_buf_load_1 = load i8 %upsam_buf_addr_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 76 'load' 'upsam_buf_load_1' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%upsam_buf_load_2 = load i8 %upsam_buf_addr_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 77 'load' 'upsam_buf_load_2' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast7 = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:130]   --->   Operation 78 'zext' 'div15_i_udiv_cast7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.82ns)   --->   "%add_ln84_2 = add i6 %div15_i_udiv_cast6, i6 42" [decode.cpp:84->decode.cpp:130]   --->   Operation 79 'add' 'add_ln84_2' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i6 %add_ln84_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 80 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%upsam_buf_addr_3 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 81 'getelementptr' 'upsam_buf_addr_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.87ns)   --->   "%add_ln84_3 = add i7 %div15_i_udiv_cast7, i7 56" [decode.cpp:84->decode.cpp:130]   --->   Operation 82 'add' 'add_ln84_3' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i7 %add_ln84_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 83 'zext' 'zext_ln84_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%upsam_buf_addr_4 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_4" [decode.cpp:84->decode.cpp:130]   --->   Operation 84 'getelementptr' 'upsam_buf_addr_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.63ns)   --->   "%conv6_out_read_2 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 85 'read' 'conv6_out_read_2' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_4 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_2, i8 %upsam_buf_addr_2" [decode.cpp:82->decode.cpp:130]   --->   Operation 86 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%upsam_buf_load_1 = load i8 %upsam_buf_addr_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 87 'load' 'upsam_buf_load_1' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%upsam_buf_load_2 = load i8 %upsam_buf_addr_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 88 'load' 'upsam_buf_load_2' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_4 : Operation 89 [2/2] (3.25ns)   --->   "%upsam_buf_load_3 = load i8 %upsam_buf_addr_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 89 'load' 'upsam_buf_load_3' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%upsam_buf_load_4 = load i8 %upsam_buf_addr_4" [decode.cpp:84->decode.cpp:130]   --->   Operation 90 'load' 'upsam_buf_load_4' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 91 [1/1] (1.87ns)   --->   "%add_ln84_4 = add i7 %div15_i_udiv_cast7, i7 70" [decode.cpp:84->decode.cpp:130]   --->   Operation 91 'add' 'add_ln84_4' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i7 %add_ln84_4" [decode.cpp:84->decode.cpp:130]   --->   Operation 92 'zext' 'zext_ln84_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%upsam_buf_addr_5 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_5" [decode.cpp:84->decode.cpp:130]   --->   Operation 93 'getelementptr' 'upsam_buf_addr_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.87ns)   --->   "%add_ln84_5 = add i7 %div15_i_udiv_cast7, i7 84" [decode.cpp:84->decode.cpp:130]   --->   Operation 94 'add' 'add_ln84_5' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i7 %add_ln84_5" [decode.cpp:84->decode.cpp:130]   --->   Operation 95 'zext' 'zext_ln84_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%upsam_buf_addr_6 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_6" [decode.cpp:84->decode.cpp:130]   --->   Operation 96 'getelementptr' 'upsam_buf_addr_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (3.63ns)   --->   "%conv6_out_read_3 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 97 'read' 'conv6_out_read_3' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_5 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_3, i8 %upsam_buf_addr_3" [decode.cpp:82->decode.cpp:130]   --->   Operation 98 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_5 : Operation 99 [1/2] (3.25ns)   --->   "%upsam_buf_load_3 = load i8 %upsam_buf_addr_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 99 'load' 'upsam_buf_load_3' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%upsam_buf_load_4 = load i8 %upsam_buf_addr_4" [decode.cpp:84->decode.cpp:130]   --->   Operation 100 'load' 'upsam_buf_load_4' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_5 : Operation 101 [2/2] (3.25ns)   --->   "%upsam_buf_load_5 = load i8 %upsam_buf_addr_5" [decode.cpp:84->decode.cpp:130]   --->   Operation 101 'load' 'upsam_buf_load_5' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_5 : Operation 102 [2/2] (3.25ns)   --->   "%upsam_buf_load_6 = load i8 %upsam_buf_addr_6" [decode.cpp:84->decode.cpp:130]   --->   Operation 102 'load' 'upsam_buf_load_6' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 103 [1/1] (1.82ns)   --->   "%add_ln84_6 = add i6 %div15_i_udiv_cast6, i6 34" [decode.cpp:84->decode.cpp:130]   --->   Operation 103 'add' 'add_ln84_6' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i6 %add_ln84_6" [decode.cpp:84->decode.cpp:130]   --->   Operation 104 'sext' 'sext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i7 %sext_ln84" [decode.cpp:84->decode.cpp:130]   --->   Operation 105 'zext' 'zext_ln84_7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%upsam_buf_addr_7 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_7" [decode.cpp:84->decode.cpp:130]   --->   Operation 106 'getelementptr' 'upsam_buf_addr_7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:84->decode.cpp:130]   --->   Operation 107 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i5 %or_ln" [decode.cpp:84->decode.cpp:130]   --->   Operation 108 'sext' 'sext_ln84_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i7 %sext_ln84_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 109 'zext' 'zext_ln84_8' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%upsam_buf_addr_8 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_8" [decode.cpp:84->decode.cpp:130]   --->   Operation 110 'getelementptr' 'upsam_buf_addr_8' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (3.63ns)   --->   "%conv6_out_read_4 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 111 'read' 'conv6_out_read_4' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_6 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_4, i8 %upsam_buf_addr_4" [decode.cpp:82->decode.cpp:130]   --->   Operation 112 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_6 : Operation 113 [1/2] (3.25ns)   --->   "%upsam_buf_load_5 = load i8 %upsam_buf_addr_5" [decode.cpp:84->decode.cpp:130]   --->   Operation 113 'load' 'upsam_buf_load_5' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_6 : Operation 114 [1/2] (3.25ns)   --->   "%upsam_buf_load_6 = load i8 %upsam_buf_addr_6" [decode.cpp:84->decode.cpp:130]   --->   Operation 114 'load' 'upsam_buf_load_6' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_6 : Operation 115 [2/2] (3.25ns)   --->   "%upsam_buf_load_7 = load i8 %upsam_buf_addr_7" [decode.cpp:84->decode.cpp:130]   --->   Operation 115 'load' 'upsam_buf_load_7' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_6 : Operation 116 [2/2] (3.25ns)   --->   "%upsam_buf_load_8 = load i8 %upsam_buf_addr_8" [decode.cpp:84->decode.cpp:130]   --->   Operation 116 'load' 'upsam_buf_load_8' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast2 = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:130]   --->   Operation 117 'zext' 'div15_i_udiv_cast2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.91ns)   --->   "%add_ln84_7 = add i8 %div15_i_udiv_cast2, i8 126" [decode.cpp:84->decode.cpp:130]   --->   Operation 118 'add' 'add_ln84_7' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln84_9 = zext i8 %add_ln84_7" [decode.cpp:84->decode.cpp:130]   --->   Operation 119 'zext' 'zext_ln84_9' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%upsam_buf_addr_9 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_9" [decode.cpp:84->decode.cpp:130]   --->   Operation 120 'getelementptr' 'upsam_buf_addr_9' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.91ns)   --->   "%add_ln84_8 = add i8 %div15_i_udiv_cast2, i8 140" [decode.cpp:84->decode.cpp:130]   --->   Operation 121 'add' 'add_ln84_8' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln84_10 = zext i8 %add_ln84_8" [decode.cpp:84->decode.cpp:130]   --->   Operation 122 'zext' 'zext_ln84_10' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%upsam_buf_addr_10 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_10" [decode.cpp:84->decode.cpp:130]   --->   Operation 123 'getelementptr' 'upsam_buf_addr_10' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (3.63ns)   --->   "%conv6_out_read_5 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 124 'read' 'conv6_out_read_5' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_7 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_5, i8 %upsam_buf_addr_5" [decode.cpp:82->decode.cpp:130]   --->   Operation 125 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_7 : Operation 126 [1/2] (3.25ns)   --->   "%upsam_buf_load_7 = load i8 %upsam_buf_addr_7" [decode.cpp:84->decode.cpp:130]   --->   Operation 126 'load' 'upsam_buf_load_7' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_7 : Operation 127 [1/2] (3.25ns)   --->   "%upsam_buf_load_8 = load i8 %upsam_buf_addr_8" [decode.cpp:84->decode.cpp:130]   --->   Operation 127 'load' 'upsam_buf_load_8' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_7 : Operation 128 [2/2] (3.25ns)   --->   "%upsam_buf_load_9 = load i8 %upsam_buf_addr_9" [decode.cpp:84->decode.cpp:130]   --->   Operation 128 'load' 'upsam_buf_load_9' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_7 : Operation 129 [2/2] (3.25ns)   --->   "%upsam_buf_load_10 = load i8 %upsam_buf_addr_10" [decode.cpp:84->decode.cpp:130]   --->   Operation 129 'load' 'upsam_buf_load_10' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 130 [1/1] (1.91ns)   --->   "%add_ln84_9 = add i8 %div15_i_udiv_cast2, i8 154" [decode.cpp:84->decode.cpp:130]   --->   Operation 130 'add' 'add_ln84_9' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln84_11 = zext i8 %add_ln84_9" [decode.cpp:84->decode.cpp:130]   --->   Operation 131 'zext' 'zext_ln84_11' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%upsam_buf_addr_11 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_11" [decode.cpp:84->decode.cpp:130]   --->   Operation 132 'getelementptr' 'upsam_buf_addr_11' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.91ns)   --->   "%add_ln84_10 = add i8 %div15_i_udiv_cast2, i8 168" [decode.cpp:84->decode.cpp:130]   --->   Operation 133 'add' 'add_ln84_10' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln84_12 = zext i8 %add_ln84_10" [decode.cpp:84->decode.cpp:130]   --->   Operation 134 'zext' 'zext_ln84_12' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%upsam_buf_addr_12 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_12" [decode.cpp:84->decode.cpp:130]   --->   Operation 135 'getelementptr' 'upsam_buf_addr_12' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (3.63ns)   --->   "%conv6_out_read_6 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 136 'read' 'conv6_out_read_6' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_8 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_6, i8 %upsam_buf_addr_6" [decode.cpp:82->decode.cpp:130]   --->   Operation 137 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_8 : Operation 138 [1/2] (3.25ns)   --->   "%upsam_buf_load_9 = load i8 %upsam_buf_addr_9" [decode.cpp:84->decode.cpp:130]   --->   Operation 138 'load' 'upsam_buf_load_9' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_8 : Operation 139 [1/2] (3.25ns)   --->   "%upsam_buf_load_10 = load i8 %upsam_buf_addr_10" [decode.cpp:84->decode.cpp:130]   --->   Operation 139 'load' 'upsam_buf_load_10' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_8 : Operation 140 [2/2] (3.25ns)   --->   "%upsam_buf_load_11 = load i8 %upsam_buf_addr_11" [decode.cpp:84->decode.cpp:130]   --->   Operation 140 'load' 'upsam_buf_load_11' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_8 : Operation 141 [2/2] (3.25ns)   --->   "%upsam_buf_load_12 = load i8 %upsam_buf_addr_12" [decode.cpp:84->decode.cpp:130]   --->   Operation 141 'load' 'upsam_buf_load_12' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [decode.cpp:78->decode.cpp:130]   --->   Operation 144 'specpipeline' 'specpipeline_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [decode.cpp:77->decode.cpp:130]   --->   Operation 145 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (1.91ns)   --->   "%add_ln84_11 = add i8 %div15_i_udiv_cast2, i8 182" [decode.cpp:84->decode.cpp:130]   --->   Operation 146 'add' 'add_ln84_11' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln84_13 = zext i8 %add_ln84_11" [decode.cpp:84->decode.cpp:130]   --->   Operation 147 'zext' 'zext_ln84_13' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%upsam_buf_addr_13 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_13" [decode.cpp:84->decode.cpp:130]   --->   Operation 148 'getelementptr' 'upsam_buf_addr_13' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (1.87ns)   --->   "%add_ln84_12 = add i7 %div15_i_udiv_cast7, i7 68" [decode.cpp:84->decode.cpp:130]   --->   Operation 149 'add' 'add_ln84_12' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i7 %add_ln84_12" [decode.cpp:84->decode.cpp:130]   --->   Operation 150 'sext' 'sext_ln84_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln84_14 = zext i8 %sext_ln84_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 151 'zext' 'zext_ln84_14' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%upsam_buf_addr_14 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_14" [decode.cpp:84->decode.cpp:130]   --->   Operation 152 'getelementptr' 'upsam_buf_addr_14' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (3.63ns)   --->   "%conv6_out_read_7 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 153 'read' 'conv6_out_read_7' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_9 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_7, i8 %upsam_buf_addr_7" [decode.cpp:82->decode.cpp:130]   --->   Operation 154 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_9 : Operation 155 [1/2] (3.25ns)   --->   "%upsam_buf_load_11 = load i8 %upsam_buf_addr_11" [decode.cpp:84->decode.cpp:130]   --->   Operation 155 'load' 'upsam_buf_load_11' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_9 : Operation 156 [1/2] (3.25ns)   --->   "%upsam_buf_load_12 = load i8 %upsam_buf_addr_12" [decode.cpp:84->decode.cpp:130]   --->   Operation 156 'load' 'upsam_buf_load_12' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_9 : Operation 157 [2/2] (3.25ns)   --->   "%upsam_buf_load_13 = load i8 %upsam_buf_addr_13" [decode.cpp:84->decode.cpp:130]   --->   Operation 157 'load' 'upsam_buf_load_13' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_9 : Operation 158 [2/2] (3.25ns)   --->   "%upsam_buf_load_14 = load i8 %upsam_buf_addr_14" [decode.cpp:84->decode.cpp:130]   --->   Operation 158 'load' 'upsam_buf_load_14' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 159 [1/1] (3.63ns)   --->   "%conv6_out_read_8 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 159 'read' 'conv6_out_read_8' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_10 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_8, i8 %upsam_buf_addr_8" [decode.cpp:82->decode.cpp:130]   --->   Operation 160 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_10 : Operation 161 [1/2] (3.25ns)   --->   "%upsam_buf_load_13 = load i8 %upsam_buf_addr_13" [decode.cpp:84->decode.cpp:130]   --->   Operation 161 'load' 'upsam_buf_load_13' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_10 : Operation 162 [1/2] (3.25ns)   --->   "%upsam_buf_load_14 = load i8 %upsam_buf_addr_14" [decode.cpp:84->decode.cpp:130]   --->   Operation 162 'load' 'upsam_buf_load_14' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_10 : Operation 163 [1/1] (1.58ns)   --->   "%br_ln80 = br void %for.inc.i.15" [decode.cpp:80->decode.cpp:130]   --->   Operation 163 'br' 'br_ln80' <Predicate = (!icmp_ln76 & empty)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 6.88>
ST_11 : Operation 164 [1/1] (3.63ns)   --->   "%conv6_out_read_9 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 164 'read' 'conv6_out_read_9' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_11 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_9, i8 %upsam_buf_addr_9" [decode.cpp:82->decode.cpp:130]   --->   Operation 165 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 12 <SV = 11> <Delay = 6.88>
ST_12 : Operation 166 [1/1] (3.63ns)   --->   "%conv6_out_read_10 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 166 'read' 'conv6_out_read_10' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_12 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_10, i8 %upsam_buf_addr_10" [decode.cpp:82->decode.cpp:130]   --->   Operation 167 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 13 <SV = 12> <Delay = 6.88>
ST_13 : Operation 168 [1/1] (3.63ns)   --->   "%conv6_out_read_11 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 168 'read' 'conv6_out_read_11' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_13 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_11, i8 %upsam_buf_addr_11" [decode.cpp:82->decode.cpp:130]   --->   Operation 169 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 170 [1/1] (3.63ns)   --->   "%conv6_out_read_12 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 170 'read' 'conv6_out_read_12' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_14 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_12, i8 %upsam_buf_addr_12" [decode.cpp:82->decode.cpp:130]   --->   Operation 171 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 15 <SV = 14> <Delay = 6.88>
ST_15 : Operation 172 [1/1] (3.63ns)   --->   "%conv6_out_read_13 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 172 'read' 'conv6_out_read_13' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_15 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_13, i8 %upsam_buf_addr_13" [decode.cpp:82->decode.cpp:130]   --->   Operation 173 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 16 <SV = 15> <Delay = 6.88>
ST_16 : Operation 174 [1/1] (3.63ns)   --->   "%conv6_out_read_14 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 174 'read' 'conv6_out_read_14' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_16 : Operation 175 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_14, i8 %upsam_buf_addr_14" [decode.cpp:82->decode.cpp:130]   --->   Operation 175 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_16 : Operation 176 [1/1] (1.58ns)   --->   "%br_ln83 = br void %for.inc.i.15" [decode.cpp:83->decode.cpp:130]   --->   Operation 176 'br' 'br_ln83' <Predicate = (!icmp_ln76 & !empty)> <Delay = 1.58>
ST_16 : Operation 177 [1/1] (1.78ns)   --->   "%cona_col_1 = add i5 %select_ln76, i5 1" [decode.cpp:77->decode.cpp:130]   --->   Operation 177 'add' 'cona_col_1' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln77 = store i10 %add_ln76, i10 %indvar_flatten" [decode.cpp:77->decode.cpp:130]   --->   Operation 178 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_16 : Operation 179 [1/1] (1.58ns)   --->   "%store_ln77 = store i5 %select_ln76_1, i5 %cona_row" [decode.cpp:77->decode.cpp:130]   --->   Operation 179 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_16 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln77 = store i5 %cona_col_1, i5 %cona_col" [decode.cpp:77->decode.cpp:130]   --->   Operation 180 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [decode.cpp:131]   --->   Operation 225 'ret' 'ret_ln131' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.88>
ST_17 : Operation 181 [1/1] (3.63ns)   --->   "%conv6_out_read_15 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 181 'read' 'conv6_out_read_15' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_17 : Operation 182 [1/1] (1.87ns)   --->   "%add_ln82 = add i7 %div15_i_udiv_cast7, i7 82" [decode.cpp:82->decode.cpp:130]   --->   Operation 182 'add' 'add_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i7 %add_ln82" [decode.cpp:82->decode.cpp:130]   --->   Operation 183 'sext' 'sext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i8 %sext_ln82" [decode.cpp:82->decode.cpp:130]   --->   Operation 184 'zext' 'zext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%upsam_buf_addr_15 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln82" [decode.cpp:82->decode.cpp:130]   --->   Operation 185 'getelementptr' 'upsam_buf_addr_15' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_15, i8 %upsam_buf_addr_15" [decode.cpp:82->decode.cpp:130]   --->   Operation 186 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i5711152127354353637587101115131 = phi i40 %upsam_buf_load, void %for.inc.i.14.thread, i40 %conv6_out_read, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 187 'phi' 'arrayidx18_0_0_0_load_i5711152127354353637587101115131' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i5711152127354353637587101115131" [decode.cpp:84->decode.cpp:130]   --->   Operation 188 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 5.12>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_1810162028344452647488100116130 = phi i40 %upsam_buf_load_1, void %for.inc.i.14.thread, i40 %conv6_out_read_1, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 189 'phi' 'arrayidx18_0_0_0_load_i_1810162028344452647488100116130' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_1810162028344452647488100116130" [decode.cpp:84->decode.cpp:130]   --->   Operation 190 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_18 : Operation 191 [1/1] (1.87ns)   --->   "%add_ln84_13 = add i7 %div15_i_udiv_cast7, i7 82" [decode.cpp:84->decode.cpp:130]   --->   Operation 191 'add' 'add_ln84_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln84_3 = sext i7 %add_ln84_13" [decode.cpp:84->decode.cpp:130]   --->   Operation 192 'sext' 'sext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln84_15 = zext i8 %sext_ln84_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 193 'zext' 'zext_ln84_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%upsam_buf_addr_16 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_15" [decode.cpp:84->decode.cpp:130]   --->   Operation 194 'getelementptr' 'upsam_buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [2/2] (3.25ns)   --->   "%upsam_buf_load_15 = load i8 %upsam_buf_addr_16" [decode.cpp:84->decode.cpp:130]   --->   Operation 195 'load' 'upsam_buf_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 19 <SV = 18> <Delay = 3.63>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_212142226364254627686102114132 = phi i40 %upsam_buf_load_2, void %for.inc.i.14.thread, i40 %conv6_out_read_2, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 196 'phi' 'arrayidx18_0_0_0_load_i_212142226364254627686102114132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_212142226364254627686102114132" [decode.cpp:84->decode.cpp:130]   --->   Operation 197 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_19 : Operation 198 [1/2] (3.25ns)   --->   "%upsam_buf_load_15 = load i8 %upsam_buf_addr_16" [decode.cpp:84->decode.cpp:130]   --->   Operation 198 'load' 'upsam_buf_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 20 <SV = 19> <Delay = 3.63>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_317192933455165738999117129 = phi i40 %upsam_buf_load_3, void %for.inc.i.14.thread, i40 %conv6_out_read_3, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 199 'phi' 'arrayidx18_0_0_0_load_i_317192933455165738999117129' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_317192933455165738999117129" [decode.cpp:84->decode.cpp:130]   --->   Operation 200 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 21 <SV = 20> <Delay = 3.63>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_42325374155617785103113133 = phi i40 %upsam_buf_load_4, void %for.inc.i.14.thread, i40 %conv6_out_read_4, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 201 'phi' 'arrayidx18_0_0_0_load_i_42325374155617785103113133' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_42325374155617785103113133" [decode.cpp:84->decode.cpp:130]   --->   Operation 202 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 22 <SV = 21> <Delay = 3.63>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_53032465066729098118128 = phi i40 %upsam_buf_load_5, void %for.inc.i.14.thread, i40 %conv6_out_read_5, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 203 'phi' 'arrayidx18_0_0_0_load_i_53032465066729098118128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_53032465066729098118128" [decode.cpp:84->decode.cpp:130]   --->   Operation 204 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 23 <SV = 22> <Delay = 3.63>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_6384056607884104112134 = phi i40 %upsam_buf_load_6, void %for.inc.i.14.thread, i40 %conv6_out_read_6, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 205 'phi' 'arrayidx18_0_0_0_load_i_6384056607884104112134' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_6384056607884104112134" [decode.cpp:84->decode.cpp:130]   --->   Operation 206 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 24 <SV = 23> <Delay = 3.63>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_7474967719197119127 = phi i40 %upsam_buf_load_7, void %for.inc.i.14.thread, i40 %conv6_out_read_7, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 207 'phi' 'arrayidx18_0_0_0_load_i_7474967719197119127' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 208 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_7474967719197119127" [decode.cpp:84->decode.cpp:130]   --->   Operation 208 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 25 <SV = 24> <Delay = 3.63>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_857597983105111135 = phi i40 %upsam_buf_load_8, void %for.inc.i.14.thread, i40 %conv6_out_read_8, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 209 'phi' 'arrayidx18_0_0_0_load_i_857597983105111135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_857597983105111135" [decode.cpp:84->decode.cpp:130]   --->   Operation 210 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 26 <SV = 25> <Delay = 3.63>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_968709296120126 = phi i40 %upsam_buf_load_9, void %for.inc.i.14.thread, i40 %conv6_out_read_9, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 211 'phi' 'arrayidx18_0_0_0_load_i_968709296120126' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_968709296120126" [decode.cpp:84->decode.cpp:130]   --->   Operation 212 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 27 <SV = 26> <Delay = 3.63>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_108082106110136 = phi i40 %upsam_buf_load_10, void %for.inc.i.14.thread, i40 %conv6_out_read_10, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 213 'phi' 'arrayidx18_0_0_0_load_i_108082106110136' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_108082106110136" [decode.cpp:84->decode.cpp:130]   --->   Operation 214 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 28 <SV = 27> <Delay = 3.63>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_119395121125 = phi i40 %upsam_buf_load_11, void %for.inc.i.14.thread, i40 %conv6_out_read_11, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 215 'phi' 'arrayidx18_0_0_0_load_i_119395121125' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_119395121125" [decode.cpp:84->decode.cpp:130]   --->   Operation 216 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 29 <SV = 28> <Delay = 3.63>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_12107109137 = phi i40 %upsam_buf_load_12, void %for.inc.i.14.thread, i40 %conv6_out_read_12, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 217 'phi' 'arrayidx18_0_0_0_load_i_12107109137' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_12107109137" [decode.cpp:84->decode.cpp:130]   --->   Operation 218 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 30 <SV = 29> <Delay = 3.63>
ST_30 : Operation 219 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_13122124 = phi i40 %upsam_buf_load_13, void %for.inc.i.14.thread, i40 %conv6_out_read_13, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 219 'phi' 'arrayidx18_0_0_0_load_i_13122124' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 220 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_13122124" [decode.cpp:84->decode.cpp:130]   --->   Operation 220 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 31 <SV = 30> <Delay = 3.63>
ST_31 : Operation 221 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_14138 = phi i40 %upsam_buf_load_14, void %for.inc.i.14.thread, i40 %conv6_out_read_14, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 221 'phi' 'arrayidx18_0_0_0_load_i_14138' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 222 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_14138" [decode.cpp:84->decode.cpp:130]   --->   Operation 222 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 32 <SV = 31> <Delay = 3.63>
ST_32 : Operation 223 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %upsam_buf_load_15" [decode.cpp:84->decode.cpp:130]   --->   Operation 223 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_32 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body9.i" [decode.cpp:77->decode.cpp:130]   --->   Operation 224 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv6_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ upsamp6_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cona_col                                                (alloca           ) [ 011111111111111110000000000000000]
cona_row                                                (alloca           ) [ 011111111111111110000000000000000]
indvar_flatten                                          (alloca           ) [ 011111111111111110000000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000000000000000000000000]
upsam_buf6                                              (alloca           ) [ 011111111111111111100000000000000]
store_ln76                                              (store            ) [ 000000000000000000000000000000000]
store_ln76                                              (store            ) [ 000000000000000000000000000000000]
store_ln76                                              (store            ) [ 000000000000000000000000000000000]
br_ln76                                                 (br               ) [ 000000000000000000000000000000000]
indvar_flatten_load                                     (load             ) [ 000000000000000000000000000000000]
icmp_ln76                                               (icmp             ) [ 011111111111111111111111111111111]
add_ln76                                                (add              ) [ 001111111111111110000000000000000]
br_ln76                                                 (br               ) [ 000000000000000000000000000000000]
cona_col_load                                           (load             ) [ 000000000000000000000000000000000]
cona_row_load                                           (load             ) [ 000000000000000000000000000000000]
icmp_ln77                                               (icmp             ) [ 000000000000000000000000000000000]
select_ln76                                             (select           ) [ 001111111111111110000000000000000]
add_ln76_1                                              (add              ) [ 000000000000000000000000000000000]
select_ln76_1                                           (select           ) [ 001111111111111110000000000000000]
trunc_ln76                                              (trunc            ) [ 000000000000000000000000000000000]
trunc_ln77                                              (trunc            ) [ 000000000000000000000000000000000]
div15_i_udiv                                            (partselect       ) [ 001111110000000000000000000000000]
empty                                                   (or               ) [ 011111111111111111111111111111111]
br_ln80                                                 (br               ) [ 000000000000000000000000000000000]
zext_ln84                                               (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr                                          (getelementptr    ) [ 000100000000000000000000000000000]
conv6_out_read                                          (read             ) [ 010111111111111111000000000000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
div15_i_udiv_cast                                       (zext             ) [ 000000000000000000000000000000000]
div15_i_udiv_cast6                                      (zext             ) [ 000011100000000000000000000000000]
add_ln84                                                (add              ) [ 000000000000000000000000000000000]
zext_ln84_1                                             (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_1                                        (getelementptr    ) [ 000010000000000000000000000000000]
add_ln84_1                                              (add              ) [ 000000000000000000000000000000000]
zext_ln84_2                                             (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_2                                        (getelementptr    ) [ 000010000000000000000000000000000]
conv6_out_read_1                                        (read             ) [ 011011111111111111100000000000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
upsam_buf_load                                          (load             ) [ 010011111111111111000000000000000]
div15_i_udiv_cast7                                      (zext             ) [ 011001111111111111100000000000000]
add_ln84_2                                              (add              ) [ 000000000000000000000000000000000]
zext_ln84_3                                             (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_3                                        (getelementptr    ) [ 000001000000000000000000000000000]
add_ln84_3                                              (add              ) [ 000000000000000000000000000000000]
zext_ln84_4                                             (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_4                                        (getelementptr    ) [ 000001100000000000000000000000000]
conv6_out_read_2                                        (read             ) [ 011101111111111111110000000000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
upsam_buf_load_1                                        (load             ) [ 011001111111111111100000000000000]
upsam_buf_load_2                                        (load             ) [ 011101111111111111110000000000000]
add_ln84_4                                              (add              ) [ 000000000000000000000000000000000]
zext_ln84_5                                             (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_5                                        (getelementptr    ) [ 000000110000000000000000000000000]
add_ln84_5                                              (add              ) [ 000000000000000000000000000000000]
zext_ln84_6                                             (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_6                                        (getelementptr    ) [ 000000111000000000000000000000000]
conv6_out_read_3                                        (read             ) [ 011110111111111111111000000000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
upsam_buf_load_3                                        (load             ) [ 011110111111111111111000000000000]
upsam_buf_load_4                                        (load             ) [ 011111111111111111111100000000000]
add_ln84_6                                              (add              ) [ 000000000000000000000000000000000]
sext_ln84                                               (sext             ) [ 000000000000000000000000000000000]
zext_ln84_7                                             (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_7                                        (getelementptr    ) [ 000000011100000000000000000000000]
or_ln                                                   (bitconcatenate   ) [ 000000000000000000000000000000000]
sext_ln84_1                                             (sext             ) [ 000000000000000000000000000000000]
zext_ln84_8                                             (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_8                                        (getelementptr    ) [ 000000011110000000000000000000000]
conv6_out_read_4                                        (read             ) [ 011111011111111111111100000000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
upsam_buf_load_5                                        (load             ) [ 011111111111111111111110000000000]
upsam_buf_load_6                                        (load             ) [ 011111111111111111111111000000000]
div15_i_udiv_cast2                                      (zext             ) [ 000000001100000000000000000000000]
add_ln84_7                                              (add              ) [ 000000000000000000000000000000000]
zext_ln84_9                                             (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_9                                        (getelementptr    ) [ 000000001111000000000000000000000]
add_ln84_8                                              (add              ) [ 000000000000000000000000000000000]
zext_ln84_10                                            (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_10                                       (getelementptr    ) [ 000000001111100000000000000000000]
conv6_out_read_5                                        (read             ) [ 011111101111111111111110000000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
upsam_buf_load_7                                        (load             ) [ 011111111111111111111111100000000]
upsam_buf_load_8                                        (load             ) [ 011111111111111111111111110000000]
add_ln84_9                                              (add              ) [ 000000000000000000000000000000000]
zext_ln84_11                                            (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_11                                       (getelementptr    ) [ 000000000111110000000000000000000]
add_ln84_10                                             (add              ) [ 000000000000000000000000000000000]
zext_ln84_12                                            (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_12                                       (getelementptr    ) [ 000000000111111000000000000000000]
conv6_out_read_6                                        (read             ) [ 011111110111111111111111000000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
upsam_buf_load_9                                        (load             ) [ 011111111111111111111111111000000]
upsam_buf_load_10                                       (load             ) [ 011111111111111111111111111100000]
specloopname_ln0                                        (specloopname     ) [ 000000000000000000000000000000000]
speclooptripcount_ln0                                   (speclooptripcount) [ 000000000000000000000000000000000]
specpipeline_ln78                                       (specpipeline     ) [ 000000000000000000000000000000000]
specloopname_ln77                                       (specloopname     ) [ 000000000000000000000000000000000]
add_ln84_11                                             (add              ) [ 000000000000000000000000000000000]
zext_ln84_13                                            (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_13                                       (getelementptr    ) [ 000000000011111100000000000000000]
add_ln84_12                                             (add              ) [ 000000000000000000000000000000000]
sext_ln84_2                                             (sext             ) [ 000000000000000000000000000000000]
zext_ln84_14                                            (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_14                                       (getelementptr    ) [ 000000000011111110000000000000000]
conv6_out_read_7                                        (read             ) [ 011111111011111111111111100000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
upsam_buf_load_11                                       (load             ) [ 011111111111111111111111111110000]
upsam_buf_load_12                                       (load             ) [ 011111111111111111111111111111000]
conv6_out_read_8                                        (read             ) [ 011111111111111111111111110000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
upsam_buf_load_13                                       (load             ) [ 011111111111111111111111111111100]
upsam_buf_load_14                                       (load             ) [ 011111111111111111111111111111110]
br_ln80                                                 (br               ) [ 011111111111111111111111111111110]
conv6_out_read_9                                        (read             ) [ 011111111110111111111111111000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
conv6_out_read_10                                       (read             ) [ 011111111111011111111111111100000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
conv6_out_read_11                                       (read             ) [ 011111111111101111111111111110000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
conv6_out_read_12                                       (read             ) [ 011111111111110111111111111111000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
conv6_out_read_13                                       (read             ) [ 011111111111111011111111111111100]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
conv6_out_read_14                                       (read             ) [ 011111111111111111111111111111110]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
br_ln83                                                 (br               ) [ 011111111111111111111111111111110]
cona_col_1                                              (add              ) [ 000000000000000000000000000000000]
store_ln77                                              (store            ) [ 000000000000000000000000000000000]
store_ln77                                              (store            ) [ 000000000000000000000000000000000]
store_ln77                                              (store            ) [ 000000000000000000000000000000000]
conv6_out_read_15                                       (read             ) [ 000000000000000000000000000000000]
add_ln82                                                (add              ) [ 000000000000000000000000000000000]
sext_ln82                                               (sext             ) [ 000000000000000000000000000000000]
zext_ln82                                               (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_15                                       (getelementptr    ) [ 000000000000000000000000000000000]
store_ln82                                              (store            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i5711152127354353637587101115131  (phi              ) [ 010000000000000001000000000000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_1810162028344452647488100116130 (phi              ) [ 011000000000000001100000000000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
add_ln84_13                                             (add              ) [ 000000000000000000000000000000000]
sext_ln84_3                                             (sext             ) [ 000000000000000000000000000000000]
zext_ln84_15                                            (zext             ) [ 000000000000000000000000000000000]
upsam_buf_addr_16                                       (getelementptr    ) [ 000100000000000000010000000000000]
arrayidx18_0_0_0_load_i_212142226364254627686102114132  (phi              ) [ 011100000000000001110000000000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
upsam_buf_load_15                                       (load             ) [ 000011111111111110001111111111111]
arrayidx18_0_0_0_load_i_317192933455165738999117129     (phi              ) [ 011110000000000001111000000000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_42325374155617785103113133      (phi              ) [ 011111000000000001111100000000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_53032465066729098118128         (phi              ) [ 011111100000000001111110000000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_6384056607884104112134          (phi              ) [ 011111110000000001111111000000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_7474967719197119127             (phi              ) [ 011111111000000001111111100000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_857597983105111135              (phi              ) [ 011111111100000001111111110000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_968709296120126                 (phi              ) [ 011111111110000001111111111000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_108082106110136                 (phi              ) [ 011111111111000001111111111100000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_119395121125                    (phi              ) [ 011111111111100001111111111110000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_12107109137                     (phi              ) [ 011111111111110001111111111111000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_13122124                        (phi              ) [ 011111111111111001111111111111100]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
arrayidx18_0_0_0_load_i_14138                           (phi              ) [ 011111111111111101111111111111110]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
write_ln84                                              (write            ) [ 000000000000000000000000000000000]
br_ln77                                                 (br               ) [ 000000000000000000000000000000000]
ret_ln131                                               (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv6_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv6_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="upsamp6_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp6_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="UHeight_UWidth_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="cona_col_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_col/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="cona_row_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_row/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="upsam_buf6_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsam_buf6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="40" slack="0"/>
<pin id="102" dir="0" index="1" bw="40" slack="0"/>
<pin id="103" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv6_out_read/2 conv6_out_read_1/3 conv6_out_read_2/4 conv6_out_read_3/5 conv6_out_read_4/6 conv6_out_read_5/7 conv6_out_read_6/8 conv6_out_read_7/9 conv6_out_read_8/10 conv6_out_read_9/11 conv6_out_read_10/12 conv6_out_read_11/13 conv6_out_read_12/14 conv6_out_read_13/15 conv6_out_read_14/16 conv6_out_read_15/17 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="40" slack="0"/>
<pin id="109" dir="0" index="2" bw="40" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/17 write_ln84/18 write_ln84/19 write_ln84/20 write_ln84/21 write_ln84/22 write_ln84/23 write_ln84/24 write_ln84/25 write_ln84/26 write_ln84/27 write_ln84/28 write_ln84/29 write_ln84/30 write_ln84/31 write_ln84/32 "/>
</bind>
</comp>

<comp id="113" class="1004" name="upsam_buf_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="40" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="8" slack="0"/>
<pin id="139" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="40" slack="14"/>
<pin id="141" dir="1" index="7" bw="40" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln82/2 upsam_buf_load/2 store_ln82/3 upsam_buf_load_1/3 upsam_buf_load_2/3 store_ln82/4 upsam_buf_load_3/4 upsam_buf_load_4/4 store_ln82/5 upsam_buf_load_5/5 upsam_buf_load_6/5 store_ln82/6 upsam_buf_load_7/6 upsam_buf_load_8/6 store_ln82/7 upsam_buf_load_9/7 upsam_buf_load_10/7 store_ln82/8 upsam_buf_load_11/8 upsam_buf_load_12/8 store_ln82/9 upsam_buf_load_13/9 upsam_buf_load_14/9 store_ln82/10 store_ln82/11 store_ln82/12 store_ln82/13 store_ln82/14 store_ln82/15 store_ln82/16 store_ln82/17 upsam_buf_load_15/18 "/>
</bind>
</comp>

<comp id="126" class="1004" name="upsam_buf_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="upsam_buf_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="upsam_buf_addr_3_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_3/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="upsam_buf_addr_4_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_4/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="upsam_buf_addr_5_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_5/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="upsam_buf_addr_6_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_6/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="upsam_buf_addr_7_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_7/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="upsam_buf_addr_8_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_8/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="upsam_buf_addr_9_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_9/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="upsam_buf_addr_10_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_10/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="upsam_buf_addr_11_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_11/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="upsam_buf_addr_12_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_12/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="upsam_buf_addr_13_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_13/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="upsam_buf_addr_14_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_14/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="upsam_buf_addr_15_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_15/17 "/>
</bind>
</comp>

<comp id="237" class="1004" name="upsam_buf_addr_16_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_16/18 "/>
</bind>
</comp>

<comp id="244" class="1005" name="arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="246" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i5711152127354353637587101115131 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="arrayidx18_0_0_0_load_i5711152127354353637587101115131_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="40" slack="14"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="40" slack="15"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i5711152127354353637587101115131/17 "/>
</bind>
</comp>

<comp id="254" class="1005" name="arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="256" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_1810162028344452647488100116130 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="arrayidx18_0_0_0_load_i_1810162028344452647488100116130_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="40" slack="14"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="40" slack="15"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_1810162028344452647488100116130/18 "/>
</bind>
</comp>

<comp id="264" class="1005" name="arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="266" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_212142226364254627686102114132 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="arrayidx18_0_0_0_load_i_212142226364254627686102114132_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="40" slack="15"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="40" slack="15"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_212142226364254627686102114132/19 "/>
</bind>
</comp>

<comp id="274" class="1005" name="arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="276" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_317192933455165738999117129 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="arrayidx18_0_0_0_load_i_317192933455165738999117129_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="40" slack="15"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="40" slack="15"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_317192933455165738999117129/20 "/>
</bind>
</comp>

<comp id="284" class="1005" name="arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="286" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_42325374155617785103113133 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="arrayidx18_0_0_0_load_i_42325374155617785103113133_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="40" slack="16"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="40" slack="15"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_42325374155617785103113133/21 "/>
</bind>
</comp>

<comp id="294" class="1005" name="arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="296" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_53032465066729098118128 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="arrayidx18_0_0_0_load_i_53032465066729098118128_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="40" slack="16"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="40" slack="15"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_53032465066729098118128/22 "/>
</bind>
</comp>

<comp id="304" class="1005" name="arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="306" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_6384056607884104112134 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="arrayidx18_0_0_0_load_i_6384056607884104112134_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="40" slack="17"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="40" slack="15"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_6384056607884104112134/23 "/>
</bind>
</comp>

<comp id="314" class="1005" name="arrayidx18_0_0_0_load_i_7474967719197119127_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="316" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_7474967719197119127 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="arrayidx18_0_0_0_load_i_7474967719197119127_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="40" slack="17"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="40" slack="15"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_7474967719197119127/24 "/>
</bind>
</comp>

<comp id="324" class="1005" name="arrayidx18_0_0_0_load_i_857597983105111135_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="326" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_857597983105111135 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="arrayidx18_0_0_0_load_i_857597983105111135_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="40" slack="18"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="40" slack="15"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_857597983105111135/25 "/>
</bind>
</comp>

<comp id="334" class="1005" name="arrayidx18_0_0_0_load_i_968709296120126_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="336" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_968709296120126 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="arrayidx18_0_0_0_load_i_968709296120126_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="40" slack="18"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="40" slack="15"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_968709296120126/26 "/>
</bind>
</comp>

<comp id="344" class="1005" name="arrayidx18_0_0_0_load_i_108082106110136_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="346" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_108082106110136 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="arrayidx18_0_0_0_load_i_108082106110136_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="40" slack="19"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="40" slack="15"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_108082106110136/27 "/>
</bind>
</comp>

<comp id="354" class="1005" name="arrayidx18_0_0_0_load_i_119395121125_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="356" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_119395121125 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="arrayidx18_0_0_0_load_i_119395121125_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="40" slack="19"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="40" slack="15"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_119395121125/28 "/>
</bind>
</comp>

<comp id="364" class="1005" name="arrayidx18_0_0_0_load_i_12107109137_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="366" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_12107109137 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="arrayidx18_0_0_0_load_i_12107109137_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="40" slack="20"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="40" slack="15"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_12107109137/29 "/>
</bind>
</comp>

<comp id="374" class="1005" name="arrayidx18_0_0_0_load_i_13122124_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="376" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_13122124 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="arrayidx18_0_0_0_load_i_13122124_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="40" slack="20"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="40" slack="15"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_13122124/30 "/>
</bind>
</comp>

<comp id="384" class="1005" name="arrayidx18_0_0_0_load_i_14138_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="386" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_14138 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="arrayidx18_0_0_0_load_i_14138_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="40" slack="21"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="40" slack="15"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_14138/31 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="13"/>
<pin id="396" dir="0" index="1" bw="7" slack="0"/>
<pin id="397" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/17 add_ln84_13/18 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln76_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln76_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="5" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln76_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="indvar_flatten_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln76_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln76_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="10" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="cona_col_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_col_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="cona_row_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_row_load/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln77_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln76_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln76_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln76_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln76_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln77_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="div15_i_udiv_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="5" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="0" index="3" bw="4" slack="0"/>
<pin id="476" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_i_udiv/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="empty_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln84_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="div15_i_udiv_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="2"/>
<pin id="493" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="div15_i_udiv_cast6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="2"/>
<pin id="496" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast6/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln84_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln84_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln84_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln84_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="div15_i_udiv_cast7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="3"/>
<pin id="521" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast7/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln84_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="1"/>
<pin id="524" dir="0" index="1" bw="6" slack="0"/>
<pin id="525" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_2/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln84_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_3/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln84_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="7" slack="0"/>
<pin id="535" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_3/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln84_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_4/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln84_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="1"/>
<pin id="545" dir="0" index="1" bw="7" slack="0"/>
<pin id="546" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_4/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln84_5_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_5/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln84_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="1"/>
<pin id="555" dir="0" index="1" bw="7" slack="0"/>
<pin id="556" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_5/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln84_6_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_6/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln84_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="3"/>
<pin id="565" dir="0" index="1" bw="6" slack="0"/>
<pin id="566" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_6/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln84_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln84_7_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_7/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="4" slack="5"/>
<pin id="581" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sext_ln84_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_1/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln84_8_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_8/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="div15_i_udiv_cast2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="6"/>
<pin id="595" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast2/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln84_7_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_7/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln84_9_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_9/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln84_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_8/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln84_10_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_10/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln84_9_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="1"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_9/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln84_11_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_11/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln84_10_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="1"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_10/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln84_12_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_12/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln84_11_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="2"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_11/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln84_13_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_13/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln84_12_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="5"/>
<pin id="650" dir="0" index="1" bw="7" slack="0"/>
<pin id="651" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_12/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sext_ln84_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_2/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln84_14_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_14/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="cona_col_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="15"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cona_col_1/16 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln77_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="15"/>
<pin id="669" dir="0" index="1" bw="10" slack="15"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/16 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln77_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="15"/>
<pin id="673" dir="0" index="1" bw="5" slack="15"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/16 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln77_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="0"/>
<pin id="677" dir="0" index="1" bw="5" slack="15"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/16 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln82_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="0"/>
<pin id="682" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/17 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln82_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/17 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln84_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="7" slack="0"/>
<pin id="691" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_3/18 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln84_15_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_15/18 "/>
</bind>
</comp>

<comp id="698" class="1005" name="cona_col_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="0"/>
<pin id="700" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_col "/>
</bind>
</comp>

<comp id="705" class="1005" name="cona_row_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="0"/>
<pin id="707" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_row "/>
</bind>
</comp>

<comp id="712" class="1005" name="indvar_flatten_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="719" class="1005" name="icmp_ln76_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="723" class="1005" name="add_ln76_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="10" slack="15"/>
<pin id="725" dir="1" index="1" bw="10" slack="15"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="728" class="1005" name="select_ln76_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="15"/>
<pin id="730" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="733" class="1005" name="select_ln76_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="15"/>
<pin id="735" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="div15_i_udiv_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="1"/>
<pin id="740" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv "/>
</bind>
</comp>

<comp id="748" class="1005" name="empty_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="752" class="1005" name="upsam_buf_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="conv6_out_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="40" slack="15"/>
<pin id="759" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read "/>
</bind>
</comp>

<comp id="762" class="1005" name="div15_i_udiv_cast6_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="1"/>
<pin id="764" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast6 "/>
</bind>
</comp>

<comp id="768" class="1005" name="upsam_buf_addr_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="upsam_buf_addr_2_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_2 "/>
</bind>
</comp>

<comp id="778" class="1005" name="conv6_out_read_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="40" slack="15"/>
<pin id="780" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="upsam_buf_load_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="40" slack="14"/>
<pin id="785" dir="1" index="1" bw="40" slack="14"/>
</pin_list>
<bind>
<opset="upsam_buf_load "/>
</bind>
</comp>

<comp id="788" class="1005" name="div15_i_udiv_cast7_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="1"/>
<pin id="790" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast7 "/>
</bind>
</comp>

<comp id="796" class="1005" name="upsam_buf_addr_3_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_3 "/>
</bind>
</comp>

<comp id="801" class="1005" name="upsam_buf_addr_4_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_4 "/>
</bind>
</comp>

<comp id="806" class="1005" name="conv6_out_read_2_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="40" slack="15"/>
<pin id="808" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="upsam_buf_load_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="40" slack="14"/>
<pin id="813" dir="1" index="1" bw="40" slack="14"/>
</pin_list>
<bind>
<opset="upsam_buf_load_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="upsam_buf_load_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="40" slack="15"/>
<pin id="818" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="upsam_buf_load_2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="upsam_buf_addr_5_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="1"/>
<pin id="823" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_5 "/>
</bind>
</comp>

<comp id="827" class="1005" name="upsam_buf_addr_6_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="1"/>
<pin id="829" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_6 "/>
</bind>
</comp>

<comp id="833" class="1005" name="conv6_out_read_3_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="40" slack="15"/>
<pin id="835" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_3 "/>
</bind>
</comp>

<comp id="838" class="1005" name="upsam_buf_load_3_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="40" slack="15"/>
<pin id="840" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="upsam_buf_load_3 "/>
</bind>
</comp>

<comp id="843" class="1005" name="upsam_buf_load_4_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="40" slack="16"/>
<pin id="845" dir="1" index="1" bw="40" slack="16"/>
</pin_list>
<bind>
<opset="upsam_buf_load_4 "/>
</bind>
</comp>

<comp id="848" class="1005" name="upsam_buf_addr_7_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="1"/>
<pin id="850" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_7 "/>
</bind>
</comp>

<comp id="853" class="1005" name="upsam_buf_addr_8_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="1"/>
<pin id="855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_8 "/>
</bind>
</comp>

<comp id="858" class="1005" name="conv6_out_read_4_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="40" slack="15"/>
<pin id="860" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_4 "/>
</bind>
</comp>

<comp id="863" class="1005" name="upsam_buf_load_5_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="40" slack="16"/>
<pin id="865" dir="1" index="1" bw="40" slack="16"/>
</pin_list>
<bind>
<opset="upsam_buf_load_5 "/>
</bind>
</comp>

<comp id="868" class="1005" name="upsam_buf_load_6_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="40" slack="17"/>
<pin id="870" dir="1" index="1" bw="40" slack="17"/>
</pin_list>
<bind>
<opset="upsam_buf_load_6 "/>
</bind>
</comp>

<comp id="873" class="1005" name="div15_i_udiv_cast2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="1"/>
<pin id="875" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="upsam_buf_addr_9_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="1"/>
<pin id="882" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_9 "/>
</bind>
</comp>

<comp id="886" class="1005" name="upsam_buf_addr_10_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="1"/>
<pin id="888" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_10 "/>
</bind>
</comp>

<comp id="892" class="1005" name="conv6_out_read_5_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="40" slack="15"/>
<pin id="894" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_5 "/>
</bind>
</comp>

<comp id="897" class="1005" name="upsam_buf_load_7_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="40" slack="17"/>
<pin id="899" dir="1" index="1" bw="40" slack="17"/>
</pin_list>
<bind>
<opset="upsam_buf_load_7 "/>
</bind>
</comp>

<comp id="902" class="1005" name="upsam_buf_load_8_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="40" slack="18"/>
<pin id="904" dir="1" index="1" bw="40" slack="18"/>
</pin_list>
<bind>
<opset="upsam_buf_load_8 "/>
</bind>
</comp>

<comp id="907" class="1005" name="upsam_buf_addr_11_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="1"/>
<pin id="909" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_11 "/>
</bind>
</comp>

<comp id="912" class="1005" name="upsam_buf_addr_12_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="1"/>
<pin id="914" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_12 "/>
</bind>
</comp>

<comp id="917" class="1005" name="conv6_out_read_6_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="40" slack="15"/>
<pin id="919" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_6 "/>
</bind>
</comp>

<comp id="922" class="1005" name="upsam_buf_load_9_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="40" slack="18"/>
<pin id="924" dir="1" index="1" bw="40" slack="18"/>
</pin_list>
<bind>
<opset="upsam_buf_load_9 "/>
</bind>
</comp>

<comp id="927" class="1005" name="upsam_buf_load_10_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="40" slack="19"/>
<pin id="929" dir="1" index="1" bw="40" slack="19"/>
</pin_list>
<bind>
<opset="upsam_buf_load_10 "/>
</bind>
</comp>

<comp id="932" class="1005" name="upsam_buf_addr_13_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="1"/>
<pin id="934" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_13 "/>
</bind>
</comp>

<comp id="938" class="1005" name="upsam_buf_addr_14_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="1"/>
<pin id="940" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_14 "/>
</bind>
</comp>

<comp id="944" class="1005" name="conv6_out_read_7_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="40" slack="15"/>
<pin id="946" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_7 "/>
</bind>
</comp>

<comp id="949" class="1005" name="upsam_buf_load_11_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="40" slack="19"/>
<pin id="951" dir="1" index="1" bw="40" slack="19"/>
</pin_list>
<bind>
<opset="upsam_buf_load_11 "/>
</bind>
</comp>

<comp id="954" class="1005" name="upsam_buf_load_12_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="40" slack="20"/>
<pin id="956" dir="1" index="1" bw="40" slack="20"/>
</pin_list>
<bind>
<opset="upsam_buf_load_12 "/>
</bind>
</comp>

<comp id="959" class="1005" name="conv6_out_read_8_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="40" slack="15"/>
<pin id="961" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_8 "/>
</bind>
</comp>

<comp id="964" class="1005" name="upsam_buf_load_13_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="40" slack="20"/>
<pin id="966" dir="1" index="1" bw="40" slack="20"/>
</pin_list>
<bind>
<opset="upsam_buf_load_13 "/>
</bind>
</comp>

<comp id="969" class="1005" name="upsam_buf_load_14_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="40" slack="21"/>
<pin id="971" dir="1" index="1" bw="40" slack="21"/>
</pin_list>
<bind>
<opset="upsam_buf_load_14 "/>
</bind>
</comp>

<comp id="974" class="1005" name="conv6_out_read_9_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="40" slack="15"/>
<pin id="976" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_9 "/>
</bind>
</comp>

<comp id="979" class="1005" name="conv6_out_read_10_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="40" slack="15"/>
<pin id="981" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_10 "/>
</bind>
</comp>

<comp id="984" class="1005" name="conv6_out_read_11_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="40" slack="15"/>
<pin id="986" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_11 "/>
</bind>
</comp>

<comp id="989" class="1005" name="conv6_out_read_12_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="40" slack="15"/>
<pin id="991" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_12 "/>
</bind>
</comp>

<comp id="994" class="1005" name="conv6_out_read_13_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="40" slack="15"/>
<pin id="996" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_13 "/>
</bind>
</comp>

<comp id="999" class="1005" name="conv6_out_read_14_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="40" slack="15"/>
<pin id="1001" dir="1" index="1" bw="40" slack="15"/>
</pin_list>
<bind>
<opset="conv6_out_read_14 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="upsam_buf_addr_16_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="1"/>
<pin id="1006" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_16 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="upsam_buf_load_15_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="40" slack="13"/>
<pin id="1011" dir="1" index="1" bw="40" slack="13"/>
</pin_list>
<bind>
<opset="upsam_buf_load_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="82" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="100" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="100" pin="2"/><net_sink comp="119" pin=4"/></net>

<net id="143"><net_src comp="126" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="144"><net_src comp="126" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="145"><net_src comp="132" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="253"><net_src comp="247" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="263"><net_src comp="257" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="273"><net_src comp="267" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="283"><net_src comp="277" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="293"><net_src comp="287" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="303"><net_src comp="297" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="313"><net_src comp="307" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="323"><net_src comp="317" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="333"><net_src comp="327" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="343"><net_src comp="337" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="353"><net_src comp="347" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="363"><net_src comp="357" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="373"><net_src comp="367" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="383"><net_src comp="377" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="393"><net_src comp="387" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="398"><net_src comp="80" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="20" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="20" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="414" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="24" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="26" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="20" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="429" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="432" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="435" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="432" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="441" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="441" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="4" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="32" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="467" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="463" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="487" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="38" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="512"><net_src comp="494" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="526"><net_src comp="42" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="536"><net_src comp="519" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="44" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="547"><net_src comp="46" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="557"><net_src comp="48" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="567"><net_src comp="50" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="563" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="54" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="600"><net_src comp="593" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="56" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="611"><net_src comp="593" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="58" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="622"><net_src comp="60" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="632"><net_src comp="62" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="642"><net_src comp="76" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="638" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="652"><net_src comp="78" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="666"><net_src comp="28" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="679"><net_src comp="662" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="394" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="692"><net_src comp="394" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="701"><net_src comp="84" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="708"><net_src comp="88" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="715"><net_src comp="92" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="722"><net_src comp="417" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="423" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="731"><net_src comp="441" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="736"><net_src comp="455" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="741"><net_src comp="471" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="751"><net_src comp="481" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="113" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="760"><net_src comp="100" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="765"><net_src comp="494" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="771"><net_src comp="126" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="776"><net_src comp="132" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="781"><net_src comp="100" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="786"><net_src comp="119" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="791"><net_src comp="519" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="795"><net_src comp="788" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="799"><net_src comp="146" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="804"><net_src comp="152" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="809"><net_src comp="100" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="814"><net_src comp="119" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="819"><net_src comp="119" pin="7"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="824"><net_src comp="160" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="830"><net_src comp="166" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="836"><net_src comp="100" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="841"><net_src comp="119" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="846"><net_src comp="119" pin="7"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="851"><net_src comp="174" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="856"><net_src comp="180" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="861"><net_src comp="100" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="866"><net_src comp="119" pin="7"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="871"><net_src comp="119" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="876"><net_src comp="593" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="883"><net_src comp="188" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="889"><net_src comp="194" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="895"><net_src comp="100" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="900"><net_src comp="119" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="905"><net_src comp="119" pin="7"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="910"><net_src comp="202" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="915"><net_src comp="208" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="920"><net_src comp="100" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="925"><net_src comp="119" pin="7"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="930"><net_src comp="119" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="935"><net_src comp="216" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="941"><net_src comp="222" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="947"><net_src comp="100" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="952"><net_src comp="119" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="957"><net_src comp="119" pin="7"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="962"><net_src comp="100" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="967"><net_src comp="119" pin="7"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="972"><net_src comp="119" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="977"><net_src comp="100" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="982"><net_src comp="100" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="987"><net_src comp="100" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="992"><net_src comp="100" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="997"><net_src comp="100" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1002"><net_src comp="100" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1007"><net_src comp="237" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="1012"><net_src comp="119" pin="7"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="106" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: upsamp6_out | {17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
 - Input state : 
	Port: upsamp6 : conv6_out | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
  - Chain level:
	State 1
		store_ln76 : 1
		store_ln76 : 1
		store_ln76 : 1
		indvar_flatten_load : 1
		icmp_ln76 : 2
		add_ln76 : 2
		br_ln76 : 3
		cona_col_load : 1
		cona_row_load : 1
		icmp_ln77 : 2
		select_ln76 : 3
		add_ln76_1 : 2
		select_ln76_1 : 3
		trunc_ln76 : 4
		trunc_ln77 : 4
		div15_i_udiv : 4
		empty : 5
		br_ln80 : 5
	State 2
		upsam_buf_addr : 1
		store_ln82 : 2
		upsam_buf_load : 2
	State 3
		add_ln84 : 1
		zext_ln84_1 : 2
		upsam_buf_addr_1 : 3
		add_ln84_1 : 1
		zext_ln84_2 : 2
		upsam_buf_addr_2 : 3
		store_ln82 : 4
		upsam_buf_load_1 : 4
		upsam_buf_load_2 : 4
	State 4
		zext_ln84_3 : 1
		upsam_buf_addr_3 : 2
		add_ln84_3 : 1
		zext_ln84_4 : 2
		upsam_buf_addr_4 : 3
		upsam_buf_load_3 : 3
		upsam_buf_load_4 : 4
	State 5
		zext_ln84_5 : 1
		upsam_buf_addr_5 : 2
		zext_ln84_6 : 1
		upsam_buf_addr_6 : 2
		upsam_buf_load_5 : 3
		upsam_buf_load_6 : 3
	State 6
		sext_ln84 : 1
		zext_ln84_7 : 2
		upsam_buf_addr_7 : 3
		sext_ln84_1 : 1
		zext_ln84_8 : 2
		upsam_buf_addr_8 : 3
		upsam_buf_load_7 : 4
		upsam_buf_load_8 : 4
	State 7
		add_ln84_7 : 1
		zext_ln84_9 : 2
		upsam_buf_addr_9 : 3
		add_ln84_8 : 1
		zext_ln84_10 : 2
		upsam_buf_addr_10 : 3
		upsam_buf_load_9 : 4
		upsam_buf_load_10 : 4
	State 8
		zext_ln84_11 : 1
		upsam_buf_addr_11 : 2
		zext_ln84_12 : 1
		upsam_buf_addr_12 : 2
		upsam_buf_load_11 : 3
		upsam_buf_load_12 : 3
	State 9
		zext_ln84_13 : 1
		upsam_buf_addr_13 : 2
		sext_ln84_2 : 1
		zext_ln84_14 : 2
		upsam_buf_addr_14 : 3
		upsam_buf_load_13 : 3
		upsam_buf_load_14 : 4
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		store_ln77 : 1
	State 17
		sext_ln82 : 1
		zext_ln82 : 2
		upsam_buf_addr_15 : 3
		store_ln82 : 4
		write_ln84 : 1
	State 18
		write_ln84 : 1
		sext_ln84_3 : 1
		zext_ln84_15 : 2
		upsam_buf_addr_16 : 3
		upsam_buf_load_15 : 4
	State 19
		write_ln84 : 1
	State 20
		write_ln84 : 1
	State 21
		write_ln84 : 1
	State 22
		write_ln84 : 1
	State 23
		write_ln84 : 1
	State 24
		write_ln84 : 1
	State 25
		write_ln84 : 1
	State 26
		write_ln84 : 1
	State 27
		write_ln84 : 1
	State 28
		write_ln84 : 1
	State 29
		write_ln84 : 1
	State 30
		write_ln84 : 1
	State 31
		write_ln84 : 1
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_394        |    0    |    14   |
|          |      add_ln76_fu_423      |    0    |    13   |
|          |     add_ln76_1_fu_449     |    0    |    13   |
|          |      add_ln84_fu_497      |    0    |    13   |
|          |     add_ln84_1_fu_508     |    0    |    14   |
|          |     add_ln84_2_fu_522     |    0    |    14   |
|          |     add_ln84_3_fu_532     |    0    |    14   |
|          |     add_ln84_4_fu_543     |    0    |    14   |
|    add   |     add_ln84_5_fu_553     |    0    |    14   |
|          |     add_ln84_6_fu_563     |    0    |    14   |
|          |     add_ln84_7_fu_596     |    0    |    15   |
|          |     add_ln84_8_fu_607     |    0    |    15   |
|          |     add_ln84_9_fu_618     |    0    |    15   |
|          |     add_ln84_10_fu_628    |    0    |    15   |
|          |     add_ln84_11_fu_638    |    0    |    15   |
|          |     add_ln84_12_fu_648    |    0    |    14   |
|          |     cona_col_1_fu_662     |    0    |    13   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln76_fu_417     |    0    |    13   |
|          |      icmp_ln77_fu_435     |    0    |    13   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln76_fu_441    |    0    |    5    |
|          |    select_ln76_1_fu_455   |    0    |    5    |
|----------|---------------------------|---------|---------|
|    or    |        empty_fu_481       |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |      grp_read_fu_100      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_106     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln76_fu_463     |    0    |    0    |
|          |     trunc_ln77_fu_467     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    div15_i_udiv_fu_471    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln84_fu_487     |    0    |    0    |
|          |  div15_i_udiv_cast_fu_491 |    0    |    0    |
|          | div15_i_udiv_cast6_fu_494 |    0    |    0    |
|          |     zext_ln84_1_fu_503    |    0    |    0    |
|          |     zext_ln84_2_fu_514    |    0    |    0    |
|          | div15_i_udiv_cast7_fu_519 |    0    |    0    |
|          |     zext_ln84_3_fu_527    |    0    |    0    |
|          |     zext_ln84_4_fu_538    |    0    |    0    |
|          |     zext_ln84_5_fu_548    |    0    |    0    |
|          |     zext_ln84_6_fu_558    |    0    |    0    |
|   zext   |     zext_ln84_7_fu_572    |    0    |    0    |
|          |     zext_ln84_8_fu_588    |    0    |    0    |
|          | div15_i_udiv_cast2_fu_593 |    0    |    0    |
|          |     zext_ln84_9_fu_602    |    0    |    0    |
|          |    zext_ln84_10_fu_613    |    0    |    0    |
|          |    zext_ln84_11_fu_623    |    0    |    0    |
|          |    zext_ln84_12_fu_633    |    0    |    0    |
|          |    zext_ln84_13_fu_643    |    0    |    0    |
|          |    zext_ln84_14_fu_657    |    0    |    0    |
|          |      zext_ln82_fu_684     |    0    |    0    |
|          |    zext_ln84_15_fu_693    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      sext_ln84_fu_568     |    0    |    0    |
|          |     sext_ln84_1_fu_584    |    0    |    0    |
|   sext   |     sext_ln84_2_fu_653    |    0    |    0    |
|          |      sext_ln82_fu_680     |    0    |    0    |
|          |     sext_ln84_3_fu_689    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_577       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   277   |
|----------|---------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|upsam_buf6|    3   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+---------------------------------------------------------------+--------+
|                                                               |   FF   |
+---------------------------------------------------------------+--------+
|                        add_ln76_reg_723                       |   10   |
| arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244|   40   |
|        arrayidx18_0_0_0_load_i_108082106110136_reg_344        |   40   |
|          arrayidx18_0_0_0_load_i_119395121125_reg_354         |   40   |
|          arrayidx18_0_0_0_load_i_12107109137_reg_364          |   40   |
|            arrayidx18_0_0_0_load_i_13122124_reg_374           |   40   |
|             arrayidx18_0_0_0_load_i_14138_reg_384             |   40   |
|arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254|   40   |
| arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264|   40   |
|  arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274  |   40   |
|   arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284  |   40   |
|    arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294    |   40   |
|     arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304    |   40   |
|      arrayidx18_0_0_0_load_i_7474967719197119127_reg_314      |   40   |
|       arrayidx18_0_0_0_load_i_857597983105111135_reg_324      |   40   |
|        arrayidx18_0_0_0_load_i_968709296120126_reg_334        |   40   |
|                        cona_col_reg_698                       |    5   |
|                        cona_row_reg_705                       |    5   |
|                   conv6_out_read_10_reg_979                   |   40   |
|                   conv6_out_read_11_reg_984                   |   40   |
|                   conv6_out_read_12_reg_989                   |   40   |
|                   conv6_out_read_13_reg_994                   |   40   |
|                   conv6_out_read_14_reg_999                   |   40   |
|                    conv6_out_read_1_reg_778                   |   40   |
|                    conv6_out_read_2_reg_806                   |   40   |
|                    conv6_out_read_3_reg_833                   |   40   |
|                    conv6_out_read_4_reg_858                   |   40   |
|                    conv6_out_read_5_reg_892                   |   40   |
|                    conv6_out_read_6_reg_917                   |   40   |
|                    conv6_out_read_7_reg_944                   |   40   |
|                    conv6_out_read_8_reg_959                   |   40   |
|                    conv6_out_read_9_reg_974                   |   40   |
|                     conv6_out_read_reg_757                    |   40   |
|                   div15_i_udiv_cast2_reg_873                  |    8   |
|                   div15_i_udiv_cast6_reg_762                  |    6   |
|                   div15_i_udiv_cast7_reg_788                  |    7   |
|                      div15_i_udiv_reg_738                     |    4   |
|                         empty_reg_748                         |    1   |
|                       icmp_ln76_reg_719                       |    1   |
|                     indvar_flatten_reg_712                    |   10   |
|                     select_ln76_1_reg_733                     |    5   |
|                      select_ln76_reg_728                      |    5   |
|                   upsam_buf_addr_10_reg_886                   |    8   |
|                   upsam_buf_addr_11_reg_907                   |    8   |
|                   upsam_buf_addr_12_reg_912                   |    8   |
|                   upsam_buf_addr_13_reg_932                   |    8   |
|                   upsam_buf_addr_14_reg_938                   |    8   |
|                   upsam_buf_addr_16_reg_1004                  |    8   |
|                    upsam_buf_addr_1_reg_768                   |    8   |
|                    upsam_buf_addr_2_reg_773                   |    8   |
|                    upsam_buf_addr_3_reg_796                   |    8   |
|                    upsam_buf_addr_4_reg_801                   |    8   |
|                    upsam_buf_addr_5_reg_821                   |    8   |
|                    upsam_buf_addr_6_reg_827                   |    8   |
|                    upsam_buf_addr_7_reg_848                   |    8   |
|                    upsam_buf_addr_8_reg_853                   |    8   |
|                    upsam_buf_addr_9_reg_880                   |    8   |
|                     upsam_buf_addr_reg_752                    |    8   |
|                   upsam_buf_load_10_reg_927                   |   40   |
|                   upsam_buf_load_11_reg_949                   |   40   |
|                   upsam_buf_load_12_reg_954                   |   40   |
|                   upsam_buf_load_13_reg_964                   |   40   |
|                   upsam_buf_load_14_reg_969                   |   40   |
|                   upsam_buf_load_15_reg_1009                  |   40   |
|                    upsam_buf_load_1_reg_811                   |   40   |
|                    upsam_buf_load_2_reg_816                   |   40   |
|                    upsam_buf_load_3_reg_838                   |   40   |
|                    upsam_buf_load_4_reg_843                   |   40   |
|                    upsam_buf_load_5_reg_863                   |   40   |
|                    upsam_buf_load_6_reg_868                   |   40   |
|                    upsam_buf_load_7_reg_897                   |   40   |
|                    upsam_buf_load_8_reg_902                   |   40   |
|                    upsam_buf_load_9_reg_922                   |   40   |
|                     upsam_buf_load_reg_783                    |   40   |
+---------------------------------------------------------------+--------+
|                             Total                             |  2035  |
+---------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_106 |  p2  |  16  |  40  |   640  ||    65   |
| grp_access_fu_119 |  p0  |  20  |   8  |   160  ||   100   |
| grp_access_fu_119 |  p2  |  20  |   0  |    0   ||   100   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   800  ||  8.1044 ||   265   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   277  |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   265  |    -   |
|  Register |    -   |    -   |  2035  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    8   |  2035  |   542  |    0   |
+-----------+--------+--------+--------+--------+--------+
