

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Jan 22 12:02:57 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline_5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    24.136|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10818|  10818|  10818|  10818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  10816|  10816|         3|          2|          1|  5408|    yes   |
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    759|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    216|    -|
|Register         |        -|      -|     145|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     277|   1453|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |max_pool_1_mac_mucud_U3  |max_pool_1_mac_mucud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_562_p2      |     *    |      0|  0|  17|           5|           5|
    |mul_ln28_fu_433_p2        |     *    |      0|  0|  17|           5|           5|
    |add_ln10_fu_299_p2        |     +    |      0|  0|  17|          13|           1|
    |add_ln13_fu_553_p2        |     +    |      0|  0|  15|           1|           8|
    |add_ln28_1_fu_568_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_2_fu_523_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_3_fu_541_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln28_4_fu_665_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_5_fu_682_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln28_fu_465_p2        |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_1000_p2     |     +    |      0|  0|  19|          14|          14|
    |c_fu_785_p2               |     +    |      0|  0|  13|           1|           4|
    |f_fu_305_p2               |     +    |      0|  0|  15|           1|           6|
    |r_fu_385_p2               |     +    |      0|  0|  13|           1|           4|
    |and_ln28_1_fu_765_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_771_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_873_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_879_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_965_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_971_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_379_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_650_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_293_p2       |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln13_fu_311_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_373_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln28_10_fu_929_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_935_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_947_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_953_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_638_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_729_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_735_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_747_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_753_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_837_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_843_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_855_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_861_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_632_p2       |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_391_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln25_1_fu_439_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln25_fu_287_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_513_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_741_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_759_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_849_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_867_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_941_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_959_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_483_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln28_8_fu_585_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln28_fu_644_p2         |    or    |      0|  0|   2|           1|           1|
    |grp_fu_263_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_271_p3             |  select  |      0|  0|  32|           1|          32|
    |max_pool_1_out_d0         |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_413_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_421_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln13_3_fu_445_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln13_4_fu_790_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_397_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln28_10_fu_351_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_11_fu_359_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_1_fu_777_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_885_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_8_fu_317_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln28_9_fu_325_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln28_fu_656_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_367_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 759|         411|         404|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_247_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_214_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten23_phi_fu_203_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_225_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_236_p4               |   9|          2|    4|          8|
    |c_0_reg_243                                |   9|          2|    4|          8|
    |conv_1_out_0_address0                      |  15|          3|   14|         42|
    |conv_1_out_0_address1                      |  15|          3|   14|         42|
    |conv_1_out_1_address0                      |  15|          3|   14|         42|
    |conv_1_out_1_address1                      |  15|          3|   14|         42|
    |f_0_reg_210                                |   9|          2|    6|         12|
    |grp_fu_254_p1                              |  15|          3|   32|         96|
    |grp_fu_259_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_199                   |   9|          2|   13|         26|
    |indvar_flatten_reg_221                     |   9|          2|    8|         16|
    |r_0_reg_232                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 216|         45|  192|        507|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln10_reg_1024            |  13|   0|   13|          0|
    |add_ln13_reg_1103            |   8|   0|    8|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c_0_reg_243                  |   4|   0|    4|          0|
    |c_reg_1135                   |   4|   0|    4|          0|
    |f_0_reg_210                  |   6|   0|    6|          0|
    |icmp_ln10_reg_1020           |   1|   0|    1|          0|
    |icmp_ln13_reg_1029           |   1|   0|    1|          0|
    |indvar_flatten23_reg_199     |  13|   0|   13|          0|
    |indvar_flatten_reg_221       |   8|   0|    8|          0|
    |r_0_reg_232                  |   4|   0|    4|          0|
    |select_ln13_1_reg_1062       |   4|   0|    4|          0|
    |select_ln13_3_reg_1068       |   4|   0|    5|          1|
    |select_ln13_4_reg_1140       |   8|   0|    8|          0|
    |select_ln13_reg_1056         |   4|   0|    4|          0|
    |select_ln28_1_reg_1128       |  32|   0|   32|          0|
    |select_ln28_9_reg_1034       |   6|   0|    6|          0|
    |trunc_ln28_reg_1040          |   1|   0|    1|          0|
    |zext_ln28_1_reg_1051         |   5|   0|   15|         10|
    |zext_ln28_3_mid2_v_reg_1046  |   5|   0|    5|          0|
    |zext_ln28_4_reg_1073         |   4|   0|   10|          6|
    |zext_ln28_7_reg_1088         |   4|   0|   10|          6|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 145|   0|  168|         23|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_0_address0    | out |   14|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_address1    | out |   14|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce1         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q1          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |   14|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_address1    | out |   14|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce1         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q1          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

