

================================================================
== Vivado HLS Report for 'rgb2gray'
================================================================
* Date:           Sun Oct 24 17:05:28 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        XC7Z020_316_ES_ConerDetect
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.280|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2360833|  2360833|  2360833|  2360833|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2360832|  2360832|      3074|          -|          -|   768|    no    |
        | + Loop 1.1  |     3072|     3072|         3|          -|          -|  1024|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|     48|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     37|
|Register         |        -|      -|      81|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|      81|     85|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |doCorner_mac_mulabkb_U11  |doCorner_mac_mulabkb  | i0 * i1 + i2 |
    |doCorner_mac_mulacud_U12  |doCorner_mac_mulacud  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |idxCol_1_fu_248_p2   |     +    |      0|  0|  11|          11|           1|
    |idxRow_1_fu_236_p2   |     +    |      0|  0|  10|          10|           1|
    |tmp_6_fu_282_p2      |     -    |      0|  0|  14|          14|          14|
    |exitcond1_fu_230_p2  |   icmp   |      0|  0|   5|          10|          10|
    |exitcond_fu_242_p2   |   icmp   |      0|  0|   5|          11|          12|
    |ap_block_state1      |    or    |      0|  0|   1|           1|           1|
    |ap_block_state3      |    or    |      0|  0|   1|           1|           1|
    |ap_block_state5      |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  48|          59|          41|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   4|          6|    1|          6|
    |ap_done                          |   3|          2|    1|          2|
    |idxCol_reg_219                   |   3|          2|   11|         22|
    |idxRow_reg_208                   |   3|          2|   10|         20|
    |imgIn_data_stream_0_V_blk_n      |   3|          2|    1|          2|
    |imgIn_data_stream_1_V_blk_n      |   3|          2|    1|          2|
    |imgIn_data_stream_2_V_blk_n      |   3|          2|    1|          2|
    |imgOut_1C_data_stream_V_blk_n    |   3|          2|    1|          2|
    |imgOut_3C_data_stream_0_V_blk_n  |   3|          2|    1|          2|
    |imgOut_3C_data_stream_1_V_blk_n  |   3|          2|    1|          2|
    |imgOut_3C_data_stream_2_V_blk_n  |   3|          2|    1|          2|
    |real_start                       |   3|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  37|         28|   31|         66|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   5|   0|    5|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |idxCol_1_reg_329  |  11|   0|   11|          0|
    |idxCol_reg_219    |  11|   0|   11|          0|
    |idxRow_1_reg_321  |  10|   0|   10|          0|
    |idxRow_reg_208    |  10|   0|   10|          0|
    |start_once_reg    |   1|   0|    1|          0|
    |tmp_10_reg_334    |   8|   0|    8|          0|
    |tmp_11_reg_339    |   8|   0|    8|          0|
    |tmp_7_reg_344     |   8|   0|    8|          0|
    |tmp_9_reg_350     |   8|   0|    8|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  81|   0|   81|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |          rgb2gray         | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |          rgb2gray         | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |          rgb2gray         | return value |
|start_full_n                      |  in |    1| ap_ctrl_hs |          rgb2gray         | return value |
|ap_done                           | out |    1| ap_ctrl_hs |          rgb2gray         | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |          rgb2gray         | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |          rgb2gray         | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |          rgb2gray         | return value |
|start_out                         | out |    1| ap_ctrl_hs |          rgb2gray         | return value |
|start_write                       | out |    1| ap_ctrl_hs |          rgb2gray         | return value |
|imgIn_data_stream_0_V_dout        |  in |    8|   ap_fifo  |   imgIn_data_stream_0_V   |    pointer   |
|imgIn_data_stream_0_V_empty_n     |  in |    1|   ap_fifo  |   imgIn_data_stream_0_V   |    pointer   |
|imgIn_data_stream_0_V_read        | out |    1|   ap_fifo  |   imgIn_data_stream_0_V   |    pointer   |
|imgIn_data_stream_1_V_dout        |  in |    8|   ap_fifo  |   imgIn_data_stream_1_V   |    pointer   |
|imgIn_data_stream_1_V_empty_n     |  in |    1|   ap_fifo  |   imgIn_data_stream_1_V   |    pointer   |
|imgIn_data_stream_1_V_read        | out |    1|   ap_fifo  |   imgIn_data_stream_1_V   |    pointer   |
|imgIn_data_stream_2_V_dout        |  in |    8|   ap_fifo  |   imgIn_data_stream_2_V   |    pointer   |
|imgIn_data_stream_2_V_empty_n     |  in |    1|   ap_fifo  |   imgIn_data_stream_2_V   |    pointer   |
|imgIn_data_stream_2_V_read        | out |    1|   ap_fifo  |   imgIn_data_stream_2_V   |    pointer   |
|imgOut_3C_data_stream_0_V_din     | out |    8|   ap_fifo  | imgOut_3C_data_stream_0_V |    pointer   |
|imgOut_3C_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | imgOut_3C_data_stream_0_V |    pointer   |
|imgOut_3C_data_stream_0_V_write   | out |    1|   ap_fifo  | imgOut_3C_data_stream_0_V |    pointer   |
|imgOut_3C_data_stream_1_V_din     | out |    8|   ap_fifo  | imgOut_3C_data_stream_1_V |    pointer   |
|imgOut_3C_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | imgOut_3C_data_stream_1_V |    pointer   |
|imgOut_3C_data_stream_1_V_write   | out |    1|   ap_fifo  | imgOut_3C_data_stream_1_V |    pointer   |
|imgOut_3C_data_stream_2_V_din     | out |    8|   ap_fifo  | imgOut_3C_data_stream_2_V |    pointer   |
|imgOut_3C_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | imgOut_3C_data_stream_2_V |    pointer   |
|imgOut_3C_data_stream_2_V_write   | out |    1|   ap_fifo  | imgOut_3C_data_stream_2_V |    pointer   |
|imgOut_1C_data_stream_V_din       | out |    8|   ap_fifo  |  imgOut_1C_data_stream_V  |    pointer   |
|imgOut_1C_data_stream_V_full_n    |  in |    1|   ap_fifo  |  imgOut_1C_data_stream_V  |    pointer   |
|imgOut_1C_data_stream_V_write     | out |    1|   ap_fifo  |  imgOut_1C_data_stream_V  |    pointer   |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgOut_1C_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [1 x i8]* @p_str140, [1 x i8]* @p_str141, [1 x i8]* @p_str142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str143, [1 x i8]* @p_str144)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgOut_3C_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str132, i32 0, i32 0, [1 x i8]* @p_str133, [1 x i8]* @p_str134, [1 x i8]* @p_str135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str136, [1 x i8]* @p_str137)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgOut_3C_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str125, i32 0, i32 0, [1 x i8]* @p_str126, [1 x i8]* @p_str127, [1 x i8]* @p_str128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str129, [1 x i8]* @p_str130)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgOut_3C_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str118, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str120, [1 x i8]* @p_str121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str122, [1 x i8]* @p_str123)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgIn_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str113, [1 x i8]* @p_str114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str116)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgIn_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str104, i32 0, i32 0, [1 x i8]* @p_str105, [1 x i8]* @p_str106, [1 x i8]* @p_str107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str108, [1 x i8]* @p_str109)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgIn_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str97, i32 0, i32 0, [1 x i8]* @p_str98, [1 x i8]* @p_str99, [1 x i8]* @p_str100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str101, [1 x i8]* @p_str102)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "br label %.loopexit" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%idxRow = phi i10 [ 0, %0 ], [ %idxRow_1, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'idxRow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.94ns)   --->   "%exitcond1 = icmp eq i10 %idxRow, -256" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:8]   --->   Operation 15 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.41ns)   --->   "%idxRow_1 = add i10 %idxRow, 1" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:8]   --->   Operation 17 'add' 'idxRow_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader.preheader" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.46ns)   --->   "br label %.preheader" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:9]   --->   Operation 19 'br' <Predicate = (!exitcond1)> <Delay = 0.46>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:27]   --->   Operation 20 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%idxCol = phi i11 [ %idxCol_1, %"operator>>.exit" ], [ 0, %.preheader.preheader ]"   --->   Operation 21 'phi' 'idxCol' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %idxCol, -1024" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:9]   --->   Operation 22 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 23 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.48ns)   --->   "%idxCol_1 = add i11 %idxCol, 1" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:9]   --->   Operation 24 'add' 'idxCol_1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %"operator>>.exit"" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:9]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str51)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:11]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:11]   --->   Operation 27 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.40ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imgIn_data_stream_0_V)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:11]   --->   Operation 28 'read' 'tmp_10' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (3.40ns)   --->   "%tmp_11 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imgIn_data_stream_1_V)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:11]   --->   Operation 29 'read' 'tmp_11' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (3.40ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imgIn_data_stream_2_V)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:11]   --->   Operation 30 'read' 'tmp_7' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str51, i32 %tmp)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:11]   --->   Operation 31 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.28>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i8 %tmp_10 to i16" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 33 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.82ns) (grouped into DSP with root node tmp_8)   --->   "%tmp_2 = mul i16 %tmp_1_cast, 76" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 34 'mul' 'tmp_2' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i8 %tmp_11 to i16" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 35 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.82ns) (grouped into DSP with root node tmp1)   --->   "%tmp_4 = mul i16 %tmp_3_cast, 150" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 36 'mul' 'tmp_4' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_7, i5 0)" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 37 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i13 %p_shl to i14" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 38 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_7, i1 false)" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 39 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %p_shl1 to i14" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 40 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.53ns)   --->   "%tmp_6 = sub i14 %p_shl_cast, %p_shl1_cast" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 41 'sub' 'tmp_6' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i14 %tmp_6 to i16" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 42 'sext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp1 = add i16 %tmp_6_cast, %tmp_4" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 43 'add' 'tmp1' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_8 = add i16 %tmp_2, %tmp1" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 44 'add' 'tmp_8' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8, i32 8, i32 15)" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:17]   --->   Operation 45 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.40>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str49)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:23]   --->   Operation 46 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:23]   --->   Operation 47 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imgOut_3C_data_stream_0_V, i8 %tmp_9)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:23]   --->   Operation 48 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 49 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imgOut_3C_data_stream_1_V, i8 %tmp_9)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:23]   --->   Operation 49 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 50 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imgOut_3C_data_stream_2_V, i8 %tmp_9)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:23]   --->   Operation 50 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str49, i32 %tmp_3)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:23]   --->   Operation 51 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str47)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:24]   --->   Operation 52 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:24]   --->   Operation 53 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imgOut_1C_data_stream_V, i8 %tmp_9)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:24]   --->   Operation 54 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str47, i32 %tmp_s)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:24]   --->   Operation 55 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader" [XC7Z020_316_ES_ConerDetect/code/CornerDetect.cpp:9]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgIn_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgIn_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgIn_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOut_3C_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOut_3C_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOut_3C_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOut_1C_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specinterface    ) [ 000000]
StgValue_7  (specinterface    ) [ 000000]
StgValue_8  (specinterface    ) [ 000000]
StgValue_9  (specinterface    ) [ 000000]
StgValue_10 (specinterface    ) [ 000000]
StgValue_11 (specinterface    ) [ 000000]
StgValue_12 (specinterface    ) [ 000000]
StgValue_13 (br               ) [ 011111]
idxRow      (phi              ) [ 001000]
exitcond1   (icmp             ) [ 001111]
StgValue_16 (speclooptripcount) [ 000000]
idxRow_1    (add              ) [ 011111]
StgValue_18 (br               ) [ 000000]
StgValue_19 (br               ) [ 001111]
StgValue_20 (ret              ) [ 000000]
idxCol      (phi              ) [ 000100]
exitcond    (icmp             ) [ 001111]
StgValue_23 (speclooptripcount) [ 000000]
idxCol_1    (add              ) [ 001111]
StgValue_25 (br               ) [ 000000]
tmp         (specregionbegin  ) [ 000000]
StgValue_27 (specprotocol     ) [ 000000]
tmp_10      (read             ) [ 000010]
tmp_11      (read             ) [ 000010]
tmp_7       (read             ) [ 000010]
empty       (specregionend    ) [ 000000]
StgValue_32 (br               ) [ 011111]
tmp_1_cast  (zext             ) [ 000000]
tmp_2       (mul              ) [ 000000]
tmp_3_cast  (zext             ) [ 000000]
tmp_4       (mul              ) [ 000000]
p_shl       (bitconcatenate   ) [ 000000]
p_shl_cast  (zext             ) [ 000000]
p_shl1      (bitconcatenate   ) [ 000000]
p_shl1_cast (zext             ) [ 000000]
tmp_6       (sub              ) [ 000000]
tmp_6_cast  (sext             ) [ 000000]
tmp1        (add              ) [ 000000]
tmp_8       (add              ) [ 000000]
tmp_9       (partselect       ) [ 000001]
tmp_3       (specregionbegin  ) [ 000000]
StgValue_47 (specprotocol     ) [ 000000]
StgValue_48 (write            ) [ 000000]
StgValue_49 (write            ) [ 000000]
StgValue_50 (write            ) [ 000000]
empty_14    (specregionend    ) [ 000000]
tmp_s       (specregionbegin  ) [ 000000]
StgValue_53 (specprotocol     ) [ 000000]
StgValue_54 (write            ) [ 000000]
empty_15    (specregionend    ) [ 000000]
StgValue_56 (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgIn_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgIn_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgIn_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgIn_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgIn_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgIn_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imgOut_3C_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOut_3C_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imgOut_3C_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOut_3C_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="imgOut_3C_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOut_3C_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="imgOut_1C_data_stream_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOut_1C_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_10_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_11_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_7_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="StgValue_48_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="1"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="StgValue_49_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="1"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="StgValue_50_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="1"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="StgValue_54_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="1"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/5 "/>
</bind>
</comp>

<comp id="208" class="1005" name="idxRow_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="idxRow (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="idxRow_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxRow/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="idxCol_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="1"/>
<pin id="221" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="idxCol (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="idxCol_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxCol/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="idxRow_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxRow_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="exitcond_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="11" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="idxCol_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxCol_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_1_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_3_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="13" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="1"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_shl_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_shl1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="1"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_shl1_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="0"/>
<pin id="280" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_6_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="0" index="1" bw="9" slack="0"/>
<pin id="285" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_6_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_9_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="0" index="3" bw="5" slack="0"/>
<pin id="297" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="301" class="1007" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2/4 tmp_8/4 "/>
</bind>
</comp>

<comp id="309" class="1007" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="14" slack="0"/>
<pin id="313" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_4/4 tmp1/4 "/>
</bind>
</comp>

<comp id="321" class="1005" name="idxRow_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="idxRow_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="idxCol_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="idxCol_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_10_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_11_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_7_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_9_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="134" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="134" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="134" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="158" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="158" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="158" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="158" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="108" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="118" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="212" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="110" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="212" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="116" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="223" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="120" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="223" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="124" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="265"><net_src comp="142" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="144" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="146" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="148" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="267" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="150" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="152" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="154" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="254" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="138" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="301" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="314"><net_src comp="257" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="140" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="288" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="309" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="324"><net_src comp="236" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="332"><net_src comp="248" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="337"><net_src comp="162" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="342"><net_src comp="168" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="347"><net_src comp="174" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="353"><net_src comp="292" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="201" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOut_3C_data_stream_0_V | {5 }
	Port: imgOut_3C_data_stream_1_V | {5 }
	Port: imgOut_3C_data_stream_2_V | {5 }
	Port: imgOut_1C_data_stream_V | {5 }
 - Input state : 
	Port: rgb2gray : imgIn_data_stream_0_V | {3 }
	Port: rgb2gray : imgIn_data_stream_1_V | {3 }
	Port: rgb2gray : imgIn_data_stream_2_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		idxRow_1 : 1
		StgValue_18 : 2
	State 3
		exitcond : 1
		idxCol_1 : 1
		StgValue_25 : 2
		empty : 1
	State 4
		tmp_2 : 1
		tmp_4 : 1
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_6 : 2
		tmp_6_cast : 3
		tmp1 : 4
		tmp_8 : 5
		tmp_9 : 6
	State 5
		empty_14 : 1
		empty_15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    add   |      idxRow_1_fu_236     |    0    |    0    |    10   |
|          |      idxCol_1_fu_248     |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|    sub   |       tmp_6_fu_282       |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     exitcond1_fu_230     |    0    |    0    |    5    |
|          |      exitcond_fu_242     |    0    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_301        |    1    |    0    |    0    |
|          |        grp_fu_309        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    tmp_10_read_fu_162    |    0    |    0    |    0    |
|   read   |    tmp_11_read_fu_168    |    0    |    0    |    0    |
|          |     tmp_7_read_fu_174    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | StgValue_48_write_fu_180 |    0    |    0    |    0    |
|   write  | StgValue_49_write_fu_187 |    0    |    0    |    0    |
|          | StgValue_50_write_fu_194 |    0    |    0    |    0    |
|          | StgValue_54_write_fu_201 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     tmp_1_cast_fu_254    |    0    |    0    |    0    |
|   zext   |     tmp_3_cast_fu_257    |    0    |    0    |    0    |
|          |     p_shl_cast_fu_267    |    0    |    0    |    0    |
|          |    p_shl1_cast_fu_278    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       p_shl_fu_260       |    0    |    0    |    0    |
|          |       p_shl1_fu_271      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |     tmp_6_cast_fu_288    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|       tmp_9_fu_292       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |    0    |    44   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|idxCol_1_reg_329|   11   |
| idxCol_reg_219 |   11   |
|idxRow_1_reg_321|   10   |
| idxRow_reg_208 |   10   |
| tmp_10_reg_334 |    8   |
| tmp_11_reg_339 |    8   |
|  tmp_7_reg_344 |    8   |
|  tmp_9_reg_350 |    8   |
+----------------+--------+
|      Total     |   74   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_301 |  p1  |   2  |  16  |   32   ||    3    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  0.466  ||    3    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    3   |
|  Register |    -   |    -   |   74   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   74   |   47   |
+-----------+--------+--------+--------+--------+
