read_verilog -sv circuits/counter.v
hierarchy -check -auto-top
proc;;
memory;;
fsm;;
wreduce;;
opt -full;;
techmap;;
opt -full;;
splitnets -ports;;
expose -dff -cut;;
opt -full;;
clean -purge
show -stretch -format ps -viewer evince
write_json design.json
