# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# Compile of mem_fetch.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.processor_tb -voptargs=+acc
# vsim work.processor_tb -voptargs="+acc" 
# Start time: 21:35:20 on Nov 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg(fast__2)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.var_reg(fast__6)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
do wave.do
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# End time: 21:36:29 on Nov 10,2022, Elapsed time: 0:01:09
# Errors: 0, Warnings: 2
