{
  "module_name": "tegra186-mc.h",
  "hash_id": "466f2b7b79c2c7ad76490e9ecfbc83a4faaa633fc5ab9168c4729db244b3593b",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/tegra186-mc.h",
  "human_readable_source": "#ifndef DT_BINDINGS_MEMORY_TEGRA186_MC_H\n#define DT_BINDINGS_MEMORY_TEGRA186_MC_H\n\n \n#define TEGRA186_SID_INVALID\t\t0x00\n#define TEGRA186_SID_PASSTHROUGH\t0x7f\n\n \n#define TEGRA186_SID_HOST1X\t\t0x01\n#define TEGRA186_SID_CSI\t\t0x02\n#define TEGRA186_SID_VIC\t\t0x03\n#define TEGRA186_SID_VI\t\t\t0x04\n#define TEGRA186_SID_ISP\t\t0x05\n#define TEGRA186_SID_NVDEC\t\t0x06\n#define TEGRA186_SID_NVENC\t\t0x07\n#define TEGRA186_SID_NVJPG\t\t0x08\n#define TEGRA186_SID_NVDISPLAY\t\t0x09\n#define TEGRA186_SID_TSEC\t\t0x0a\n#define TEGRA186_SID_TSECB\t\t0x0b\n#define TEGRA186_SID_SE\t\t\t0x0c\n#define TEGRA186_SID_SE1\t\t0x0d\n#define TEGRA186_SID_SE2\t\t0x0e\n#define TEGRA186_SID_SE3\t\t0x0f\n\n \n#define TEGRA186_SID_GPU\t\t0x10\n\n \n#define TEGRA186_SID_AFI\t\t0x11\n#define TEGRA186_SID_HDA\t\t0x12\n#define TEGRA186_SID_ETR\t\t0x13\n#define TEGRA186_SID_EQOS\t\t0x14\n#define TEGRA186_SID_UFSHC\t\t0x15\n#define TEGRA186_SID_AON\t\t0x16\n#define TEGRA186_SID_SDMMC4\t\t0x17\n#define TEGRA186_SID_SDMMC3\t\t0x18\n#define TEGRA186_SID_SDMMC2\t\t0x19\n#define TEGRA186_SID_SDMMC1\t\t0x1a\n#define TEGRA186_SID_XUSB_HOST\t\t0x1b\n#define TEGRA186_SID_XUSB_DEV\t\t0x1c\n#define TEGRA186_SID_SATA\t\t0x1d\n#define TEGRA186_SID_APE\t\t0x1e\n#define TEGRA186_SID_SCE\t\t0x1f\n\n \n#define TEGRA186_SID_GPCDMA_0\t\t0x20\n#define TEGRA186_SID_GPCDMA_1\t\t0x21\n#define TEGRA186_SID_GPCDMA_2\t\t0x22\n#define TEGRA186_SID_GPCDMA_3\t\t0x23\n#define TEGRA186_SID_GPCDMA_4\t\t0x24\n#define TEGRA186_SID_GPCDMA_5\t\t0x25\n#define TEGRA186_SID_GPCDMA_6\t\t0x26\n#define TEGRA186_SID_GPCDMA_7\t\t0x27\n\n \n#define TEGRA186_SID_APE_1\t\t0x28\n#define TEGRA186_SID_APE_2\t\t0x29\n\n \n#define TEGRA186_SID_RCE\t\t0x2a\n\n \n#define TEGRA186_SID_RCE_1X\t\t0x2b\n\n \n#define TEGRA186_SID_APE_3\t\t0x2c\n\n \n#define TEGRA186_SID_APE_CAM\t\t0x2d\n#define TEGRA186_SID_APE_CAM_1X\t\t0x2e\n\n \n#define TEGRA186_SID_BPMP\t\t0x32\n\n \n#define TEGRA186_SID_SMMU_TEST\t\t0x33\n\n \n#define TEGRA186_SID_HOST1X_CTX0\t0x38\n#define TEGRA186_SID_HOST1X_CTX1\t0x39\n#define TEGRA186_SID_HOST1X_CTX2\t0x3a\n#define TEGRA186_SID_HOST1X_CTX3\t0x3b\n#define TEGRA186_SID_HOST1X_CTX4\t0x3c\n#define TEGRA186_SID_HOST1X_CTX5\t0x3d\n#define TEGRA186_SID_HOST1X_CTX6\t0x3e\n#define TEGRA186_SID_HOST1X_CTX7\t0x3f\n\n \n#define TEGRA186_SID_HOST1X_VM0\t\t0x40\n#define TEGRA186_SID_HOST1X_VM1\t\t0x41\n#define TEGRA186_SID_HOST1X_VM2\t\t0x42\n#define TEGRA186_SID_HOST1X_VM3\t\t0x43\n#define TEGRA186_SID_HOST1X_VM4\t\t0x44\n#define TEGRA186_SID_HOST1X_VM5\t\t0x45\n#define TEGRA186_SID_HOST1X_VM6\t\t0x46\n#define TEGRA186_SID_HOST1X_VM7\t\t0x47\n\n \n#define TEGRA186_SID_SE_VM0\t\t0x48\n#define TEGRA186_SID_SE_VM1\t\t0x49\n#define TEGRA186_SID_SE_VM2\t\t0x4a\n#define TEGRA186_SID_SE_VM3\t\t0x4b\n#define TEGRA186_SID_SE_VM4\t\t0x4c\n#define TEGRA186_SID_SE_VM5\t\t0x4d\n#define TEGRA186_SID_SE_VM6\t\t0x4e\n#define TEGRA186_SID_SE_VM7\t\t0x4f\n\n \n\n \n#define TEGRA186_MEMORY_CLIENT_PTCR 0x00\n \n#define TEGRA186_MEMORY_CLIENT_AFIR 0x0e\n \n#define TEGRA186_MEMORY_CLIENT_HDAR 0x15\n \n#define TEGRA186_MEMORY_CLIENT_HOST1XDMAR 0x16\n#define TEGRA186_MEMORY_CLIENT_NVENCSRD 0x1c\n \n#define TEGRA186_MEMORY_CLIENT_SATAR 0x1f\n \n#define TEGRA186_MEMORY_CLIENT_MPCORER 0x27\n#define TEGRA186_MEMORY_CLIENT_NVENCSWR 0x2b\n \n#define TEGRA186_MEMORY_CLIENT_AFIW 0x31\n \n#define TEGRA186_MEMORY_CLIENT_HDAW 0x35\n \n#define TEGRA186_MEMORY_CLIENT_MPCOREW 0x39\n \n#define TEGRA186_MEMORY_CLIENT_SATAW 0x3d\n \n#define TEGRA186_MEMORY_CLIENT_ISPRA 0x44\n \n#define TEGRA186_MEMORY_CLIENT_ISPWA 0x46\n \n#define TEGRA186_MEMORY_CLIENT_ISPWB 0x47\n \n#define TEGRA186_MEMORY_CLIENT_XUSB_HOSTR 0x4a\n \n#define TEGRA186_MEMORY_CLIENT_XUSB_HOSTW 0x4b\n \n#define TEGRA186_MEMORY_CLIENT_XUSB_DEVR 0x4c\n \n#define TEGRA186_MEMORY_CLIENT_XUSB_DEVW 0x4d\n \n#define TEGRA186_MEMORY_CLIENT_TSECSRD 0x54\n \n#define TEGRA186_MEMORY_CLIENT_TSECSWR 0x55\n \n#define TEGRA186_MEMORY_CLIENT_GPUSRD 0x58\n \n#define TEGRA186_MEMORY_CLIENT_GPUSWR 0x59\n \n#define TEGRA186_MEMORY_CLIENT_SDMMCRA 0x60\n \n#define TEGRA186_MEMORY_CLIENT_SDMMCRAA 0x61\n \n#define TEGRA186_MEMORY_CLIENT_SDMMCR 0x62\n \n#define TEGRA186_MEMORY_CLIENT_SDMMCRAB 0x63\n \n#define TEGRA186_MEMORY_CLIENT_SDMMCWA 0x64\n \n#define TEGRA186_MEMORY_CLIENT_SDMMCWAA 0x65\n \n#define TEGRA186_MEMORY_CLIENT_SDMMCW 0x66\n \n#define TEGRA186_MEMORY_CLIENT_SDMMCWAB 0x67\n#define TEGRA186_MEMORY_CLIENT_VICSRD 0x6c\n#define TEGRA186_MEMORY_CLIENT_VICSWR 0x6d\n \n#define TEGRA186_MEMORY_CLIENT_VIW 0x72\n#define TEGRA186_MEMORY_CLIENT_NVDECSRD 0x78\n#define TEGRA186_MEMORY_CLIENT_NVDECSWR 0x79\n \n#define TEGRA186_MEMORY_CLIENT_APER 0x7a\n \n#define TEGRA186_MEMORY_CLIENT_APEW 0x7b\n#define TEGRA186_MEMORY_CLIENT_NVJPGSRD 0x7e\n#define TEGRA186_MEMORY_CLIENT_NVJPGSWR 0x7f\n \n#define TEGRA186_MEMORY_CLIENT_SESRD 0x80\n \n#define TEGRA186_MEMORY_CLIENT_SESWR 0x81\n \n#define TEGRA186_MEMORY_CLIENT_ETRR 0x84\n \n#define TEGRA186_MEMORY_CLIENT_ETRW 0x85\n \n#define TEGRA186_MEMORY_CLIENT_TSECSRDB 0x86\n \n#define TEGRA186_MEMORY_CLIENT_TSECSWRB 0x87\n \n#define TEGRA186_MEMORY_CLIENT_GPUSRD2 0x88\n \n#define TEGRA186_MEMORY_CLIENT_GPUSWR2 0x89\n \n#define TEGRA186_MEMORY_CLIENT_AXISR 0x8c\n \n#define TEGRA186_MEMORY_CLIENT_AXISW 0x8d\n \n#define TEGRA186_MEMORY_CLIENT_EQOSR 0x8e\n \n#define TEGRA186_MEMORY_CLIENT_EQOSW 0x8f\n \n#define TEGRA186_MEMORY_CLIENT_UFSHCR 0x90\n \n#define TEGRA186_MEMORY_CLIENT_UFSHCW 0x91\n \n#define TEGRA186_MEMORY_CLIENT_NVDISPLAYR 0x92\n \n#define TEGRA186_MEMORY_CLIENT_BPMPR 0x93\n \n#define TEGRA186_MEMORY_CLIENT_BPMPW 0x94\n \n#define TEGRA186_MEMORY_CLIENT_BPMPDMAR 0x95\n \n#define TEGRA186_MEMORY_CLIENT_BPMPDMAW 0x96\n \n#define TEGRA186_MEMORY_CLIENT_AONR 0x97\n \n#define TEGRA186_MEMORY_CLIENT_AONW 0x98\n \n#define TEGRA186_MEMORY_CLIENT_AONDMAR 0x99\n \n#define TEGRA186_MEMORY_CLIENT_AONDMAW 0x9a\n \n#define TEGRA186_MEMORY_CLIENT_SCER 0x9b\n \n#define TEGRA186_MEMORY_CLIENT_SCEW 0x9c\n \n#define TEGRA186_MEMORY_CLIENT_SCEDMAR 0x9d\n \n#define TEGRA186_MEMORY_CLIENT_SCEDMAW 0x9e\n \n#define TEGRA186_MEMORY_CLIENT_APEDMAR 0x9f\n \n#define TEGRA186_MEMORY_CLIENT_APEDMAW 0xa0\n \n#define TEGRA186_MEMORY_CLIENT_NVDISPLAYR1 0xa1\n#define TEGRA186_MEMORY_CLIENT_VICSRD1 0xa2\n#define TEGRA186_MEMORY_CLIENT_NVDECSRD1 0xa3\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}