Loading plugins phase: Elapsed time ==> 2s.300ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\BLDC Motor.cyprj -d CY8C4247AZS-M485 -s C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.972ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.032ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BLDC Motor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\BLDC Motor.cyprj -dcpsoc3 BLDC Motor.v -verilog
======================================================================

======================================================================
Compiling:  BLDC Motor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\BLDC Motor.cyprj -dcpsoc3 BLDC Motor.v -verilog
======================================================================

======================================================================
Compiling:  BLDC Motor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\BLDC Motor.cyprj -dcpsoc3 -verilog BLDC Motor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Feb 29 14:44:17 2024


======================================================================
Compiling:  BLDC Motor.v
Program  :   vpp
Options  :    -yv2 -q10 BLDC Motor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Feb 29 14:44:17 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BLDC Motor.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BLDC Motor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\BLDC Motor.cyprj -dcpsoc3 -verilog BLDC Motor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Feb 29 14:44:17 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\codegentemp\BLDC Motor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\codegentemp\BLDC Motor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  BLDC Motor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\BLDC Motor.cyprj -dcpsoc3 -verilog BLDC Motor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Feb 29 14:44:17 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\codegentemp\BLDC Motor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\codegentemp\BLDC Motor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_57
	Net_58
	Net_59
	Net_60
	Net_61
	Net_62
	Net_63
	Net_66
	Net_67
	Net_74
	\FreqDiv:MODULE_1:b_31\
	\FreqDiv:MODULE_1:b_30\
	\FreqDiv:MODULE_1:b_29\
	\FreqDiv:MODULE_1:b_28\
	\FreqDiv:MODULE_1:b_27\
	\FreqDiv:MODULE_1:b_26\
	\FreqDiv:MODULE_1:b_25\
	\FreqDiv:MODULE_1:b_24\
	\FreqDiv:MODULE_1:b_23\
	\FreqDiv:MODULE_1:b_22\
	\FreqDiv:MODULE_1:b_21\
	\FreqDiv:MODULE_1:b_20\
	\FreqDiv:MODULE_1:b_19\
	\FreqDiv:MODULE_1:b_18\
	\FreqDiv:MODULE_1:b_17\
	\FreqDiv:MODULE_1:b_16\
	\FreqDiv:MODULE_1:b_15\
	\FreqDiv:MODULE_1:b_14\
	\FreqDiv:MODULE_1:b_13\
	\FreqDiv:MODULE_1:b_12\
	\FreqDiv:MODULE_1:b_11\
	\FreqDiv:MODULE_1:b_10\
	\FreqDiv:MODULE_1:b_9\
	\FreqDiv:MODULE_1:b_8\
	\FreqDiv:MODULE_1:b_7\
	\FreqDiv:MODULE_1:b_6\
	\FreqDiv:MODULE_1:b_5\
	\FreqDiv:MODULE_1:b_4\
	\FreqDiv:MODULE_1:b_3\
	\FreqDiv:MODULE_1:b_2\
	\FreqDiv:MODULE_1:b_1\
	\FreqDiv:MODULE_1:b_0\
	\FreqDiv:MODULE_1:g2:a0:a_31\
	\FreqDiv:MODULE_1:g2:a0:a_30\
	\FreqDiv:MODULE_1:g2:a0:a_29\
	\FreqDiv:MODULE_1:g2:a0:a_28\
	\FreqDiv:MODULE_1:g2:a0:a_27\
	\FreqDiv:MODULE_1:g2:a0:a_26\
	\FreqDiv:MODULE_1:g2:a0:a_25\
	\FreqDiv:MODULE_1:g2:a0:a_24\
	\FreqDiv:MODULE_1:g2:a0:b_31\
	\FreqDiv:MODULE_1:g2:a0:b_30\
	\FreqDiv:MODULE_1:g2:a0:b_29\
	\FreqDiv:MODULE_1:g2:a0:b_28\
	\FreqDiv:MODULE_1:g2:a0:b_27\
	\FreqDiv:MODULE_1:g2:a0:b_26\
	\FreqDiv:MODULE_1:g2:a0:b_25\
	\FreqDiv:MODULE_1:g2:a0:b_24\
	\FreqDiv:MODULE_1:g2:a0:b_23\
	\FreqDiv:MODULE_1:g2:a0:b_22\
	\FreqDiv:MODULE_1:g2:a0:b_21\
	\FreqDiv:MODULE_1:g2:a0:b_20\
	\FreqDiv:MODULE_1:g2:a0:b_19\
	\FreqDiv:MODULE_1:g2:a0:b_18\
	\FreqDiv:MODULE_1:g2:a0:b_17\
	\FreqDiv:MODULE_1:g2:a0:b_16\
	\FreqDiv:MODULE_1:g2:a0:b_15\
	\FreqDiv:MODULE_1:g2:a0:b_14\
	\FreqDiv:MODULE_1:g2:a0:b_13\
	\FreqDiv:MODULE_1:g2:a0:b_12\
	\FreqDiv:MODULE_1:g2:a0:b_11\
	\FreqDiv:MODULE_1:g2:a0:b_10\
	\FreqDiv:MODULE_1:g2:a0:b_9\
	\FreqDiv:MODULE_1:g2:a0:b_8\
	\FreqDiv:MODULE_1:g2:a0:b_7\
	\FreqDiv:MODULE_1:g2:a0:b_6\
	\FreqDiv:MODULE_1:g2:a0:b_5\
	\FreqDiv:MODULE_1:g2:a0:b_4\
	\FreqDiv:MODULE_1:g2:a0:b_3\
	\FreqDiv:MODULE_1:g2:a0:b_2\
	\FreqDiv:MODULE_1:g2:a0:b_1\
	\FreqDiv:MODULE_1:g2:a0:b_0\
	\FreqDiv:MODULE_1:g2:a0:s_31\
	\FreqDiv:MODULE_1:g2:a0:s_30\
	\FreqDiv:MODULE_1:g2:a0:s_29\
	\FreqDiv:MODULE_1:g2:a0:s_28\
	\FreqDiv:MODULE_1:g2:a0:s_27\
	\FreqDiv:MODULE_1:g2:a0:s_26\
	\FreqDiv:MODULE_1:g2:a0:s_25\
	\FreqDiv:MODULE_1:g2:a0:s_24\
	\FreqDiv:MODULE_1:g2:a0:s_23\
	\FreqDiv:MODULE_1:g2:a0:s_22\
	\FreqDiv:MODULE_1:g2:a0:s_21\
	\FreqDiv:MODULE_1:g2:a0:s_20\
	\FreqDiv:MODULE_1:g2:a0:s_19\
	\FreqDiv:MODULE_1:g2:a0:s_18\
	\FreqDiv:MODULE_1:g2:a0:s_17\
	\FreqDiv:MODULE_1:g2:a0:s_16\
	\FreqDiv:MODULE_1:g2:a0:s_15\
	\FreqDiv:MODULE_1:g2:a0:s_14\
	\FreqDiv:MODULE_1:g2:a0:s_13\
	\FreqDiv:MODULE_1:g2:a0:s_12\
	\FreqDiv:MODULE_1:g2:a0:s_11\
	\FreqDiv:MODULE_1:g2:a0:s_10\
	\FreqDiv:MODULE_1:g2:a0:s_9\
	\FreqDiv:MODULE_1:g2:a0:s_8\
	\FreqDiv:MODULE_1:g2:a0:s_7\
	\FreqDiv:MODULE_1:g2:a0:s_6\
	\FreqDiv:MODULE_1:g2:a0:s_5\
	\FreqDiv:MODULE_1:g2:a0:s_4\
	\FreqDiv:MODULE_1:g2:a0:s_3\
	\FreqDiv:MODULE_1:g2:a0:s_2\
	\FreqDiv:MODULE_1:g2:a0:s_1\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Counter_micros:Net_95\
	\Counter_micros:CounterUDB:ctrl_cmod_2\
	\Counter_micros:CounterUDB:ctrl_cmod_1\
	\Counter_micros:CounterUDB:ctrl_cmod_0\
	Net_104
	Net_105

    Synthesized names
	\FreqDiv:add_vi_vv_MODGEN_1_31\
	\FreqDiv:add_vi_vv_MODGEN_1_30\
	\FreqDiv:add_vi_vv_MODGEN_1_29\
	\FreqDiv:add_vi_vv_MODGEN_1_28\
	\FreqDiv:add_vi_vv_MODGEN_1_27\
	\FreqDiv:add_vi_vv_MODGEN_1_26\
	\FreqDiv:add_vi_vv_MODGEN_1_25\
	\FreqDiv:add_vi_vv_MODGEN_1_24\
	\FreqDiv:add_vi_vv_MODGEN_1_23\
	\FreqDiv:add_vi_vv_MODGEN_1_22\
	\FreqDiv:add_vi_vv_MODGEN_1_21\
	\FreqDiv:add_vi_vv_MODGEN_1_20\
	\FreqDiv:add_vi_vv_MODGEN_1_19\
	\FreqDiv:add_vi_vv_MODGEN_1_18\
	\FreqDiv:add_vi_vv_MODGEN_1_17\
	\FreqDiv:add_vi_vv_MODGEN_1_16\
	\FreqDiv:add_vi_vv_MODGEN_1_15\
	\FreqDiv:add_vi_vv_MODGEN_1_14\
	\FreqDiv:add_vi_vv_MODGEN_1_13\
	\FreqDiv:add_vi_vv_MODGEN_1_12\
	\FreqDiv:add_vi_vv_MODGEN_1_11\
	\FreqDiv:add_vi_vv_MODGEN_1_10\
	\FreqDiv:add_vi_vv_MODGEN_1_9\
	\FreqDiv:add_vi_vv_MODGEN_1_8\
	\FreqDiv:add_vi_vv_MODGEN_1_7\
	\FreqDiv:add_vi_vv_MODGEN_1_6\
	\FreqDiv:add_vi_vv_MODGEN_1_5\
	\FreqDiv:add_vi_vv_MODGEN_1_4\
	\FreqDiv:add_vi_vv_MODGEN_1_3\
	\FreqDiv:add_vi_vv_MODGEN_1_2\
	\FreqDiv:add_vi_vv_MODGEN_1_1\

Deleted 130 User equations/components.
Deleted 31 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_A:Net_66\ to \PWM_A:Net_75\
Aliasing \PWM_A:Net_82\ to \PWM_A:Net_75\
Aliasing \PWM_A:Net_72\ to \PWM_A:Net_75\
Aliasing \PWM_B:Net_75\ to \PWM_A:Net_75\
Aliasing \PWM_B:Net_69\ to \PWM_A:Net_69\
Aliasing \PWM_B:Net_66\ to \PWM_A:Net_75\
Aliasing \PWM_B:Net_82\ to \PWM_A:Net_75\
Aliasing \PWM_B:Net_72\ to \PWM_A:Net_75\
Aliasing \PWM_C:Net_75\ to \PWM_A:Net_75\
Aliasing \PWM_C:Net_69\ to \PWM_A:Net_69\
Aliasing \PWM_C:Net_66\ to \PWM_A:Net_75\
Aliasing \PWM_C:Net_82\ to \PWM_A:Net_75\
Aliasing \PWM_C:Net_72\ to \PWM_A:Net_75\
Aliasing tmpOE__A_net_0 to \PWM_A:Net_69\
Aliasing zero to \PWM_A:Net_75\
Aliasing one to \PWM_A:Net_69\
Aliasing tmpOE__B_net_0 to \PWM_A:Net_69\
Aliasing tmpOE__C_net_0 to \PWM_A:Net_69\
Aliasing tmpOE__INHA_net_0 to \PWM_A:Net_69\
Aliasing tmpOE__INHB_net_0 to \PWM_A:Net_69\
Aliasing tmpOE__INHC_net_0 to \PWM_A:Net_69\
Aliasing tmpOE__u_net_0 to \PWM_A:Net_69\
Aliasing tmpOE__v_net_0 to \PWM_A:Net_69\
Aliasing tmpOE__w_net_0 to \PWM_A:Net_69\
Aliasing \UART:select_s_wire\ to \PWM_A:Net_75\
Aliasing \UART:sclk_s_wire\ to \PWM_A:Net_75\
Aliasing \UART:mosi_s_wire\ to \PWM_A:Net_75\
Aliasing \UART:miso_m_wire\ to \PWM_A:Net_75\
Aliasing \UART:tmpOE__tx_net_0\ to \PWM_A:Net_69\
Aliasing \UART:tmpOE__rx_net_0\ to \PWM_A:Net_69\
Aliasing \UART:cts_wire\ to \PWM_A:Net_75\
Aliasing tmpOE__CTRL_net_0 to \PWM_A:Net_69\
Aliasing Net_118 to \PWM_A:Net_69\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_23\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_22\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_21\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_20\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_19\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_18\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_17\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_16\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_15\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_14\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_13\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_12\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_11\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_10\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_9\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_8\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_7\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_6\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_5\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_4\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_3\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_2\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_1\ to \PWM_A:Net_75\
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_A:Net_69\
Aliasing \Counter_micros:Net_89\ to \PWM_A:Net_69\
Aliasing \Counter_micros:CounterUDB:ctrl_capmode_1\ to \PWM_A:Net_75\
Aliasing \Counter_micros:CounterUDB:ctrl_capmode_0\ to \PWM_A:Net_75\
Aliasing \Counter_micros:CounterUDB:capt_rising\ to \PWM_A:Net_75\
Aliasing \Counter_micros:CounterUDB:reset\ to \PWM_A:Net_75\
Aliasing \Counter_micros:CounterUDB:tc_i\ to \Counter_micros:CounterUDB:reload_tc\
Aliasing tmpOE__Blue_net_0 to \PWM_A:Net_69\
Aliasing \Counter_micros:CounterUDB:prevCapture\\D\ to \PWM_A:Net_75\
Aliasing \Counter_micros:CounterUDB:cmp_out_reg_i\\D\ to \Counter_micros:CounterUDB:prevCompare\\D\
Removing Lhs of wire \PWM_A:Net_81\[1] = Net_3[13]
Removing Lhs of wire \PWM_A:Net_66\[4] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_A:Net_82\[5] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_A:Net_72\[6] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_B:Net_81\[16] = Net_82[28]
Removing Lhs of wire \PWM_B:Net_75\[17] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_B:Net_69\[18] = \PWM_A:Net_69\[3]
Removing Lhs of wire \PWM_B:Net_66\[19] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_B:Net_82\[20] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_B:Net_72\[21] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_C:Net_81\[31] = Net_33[43]
Removing Lhs of wire \PWM_C:Net_75\[32] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_C:Net_69\[33] = \PWM_A:Net_69\[3]
Removing Lhs of wire \PWM_C:Net_66\[34] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_C:Net_82\[35] = \PWM_A:Net_75\[2]
Removing Lhs of wire \PWM_C:Net_72\[36] = \PWM_A:Net_75\[2]
Removing Rhs of wire tmpOE__A_net_0[46] = \PWM_A:Net_69\[3]
Removing Rhs of wire zero[50] = \PWM_A:Net_75\[2]
Removing Lhs of wire one[51] = tmpOE__A_net_0[46]
Removing Lhs of wire tmpOE__B_net_0[54] = tmpOE__A_net_0[46]
Removing Lhs of wire tmpOE__C_net_0[60] = tmpOE__A_net_0[46]
Removing Lhs of wire tmpOE__INHA_net_0[66] = tmpOE__A_net_0[46]
Removing Lhs of wire tmpOE__INHB_net_0[72] = tmpOE__A_net_0[46]
Removing Lhs of wire tmpOE__INHC_net_0[78] = tmpOE__A_net_0[46]
Removing Lhs of wire tmpOE__u_net_0[84] = tmpOE__A_net_0[46]
Removing Lhs of wire tmpOE__v_net_0[90] = tmpOE__A_net_0[46]
Removing Lhs of wire tmpOE__w_net_0[96] = tmpOE__A_net_0[46]
Removing Lhs of wire \UART:select_s_wire\[103] = zero[50]
Removing Rhs of wire \UART:rx_wire\[104] = \UART:Net_1268\[105]
Removing Lhs of wire \UART:Net_1170\[108] = \UART:Net_847\[102]
Removing Lhs of wire \UART:sclk_s_wire\[109] = zero[50]
Removing Lhs of wire \UART:mosi_s_wire\[110] = zero[50]
Removing Lhs of wire \UART:miso_m_wire\[111] = zero[50]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[113] = tmpOE__A_net_0[46]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[122] = tmpOE__A_net_0[46]
Removing Lhs of wire \UART:cts_wire\[126] = zero[50]
Removing Lhs of wire tmpOE__CTRL_net_0[153] = tmpOE__A_net_0[46]
Removing Lhs of wire Net_118[160] = tmpOE__A_net_0[46]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_0\[163] = \FreqDiv:MODULE_1:g2:a0:s_0\[323]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_23\[204] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_22\[205] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_21\[206] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_20\[207] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_19\[208] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_18\[209] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_17\[210] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_16\[211] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_15\[212] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_14\[213] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_13\[214] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_12\[215] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_11\[216] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_10\[217] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_9\[218] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_8\[219] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_7\[220] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_6\[221] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_5\[222] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_4\[223] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_3\[224] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_2\[225] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_1\[226] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_0\[227] = \FreqDiv:MODIN1_0\[228]
Removing Lhs of wire \FreqDiv:MODIN1_0\[228] = \FreqDiv:count_0\[162]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[361] = tmpOE__A_net_0[46]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[362] = tmpOE__A_net_0[46]
Removing Lhs of wire \Counter_micros:Net_89\[364] = tmpOE__A_net_0[46]
Removing Lhs of wire \Counter_micros:CounterUDB:ctrl_capmode_1\[371] = zero[50]
Removing Lhs of wire \Counter_micros:CounterUDB:ctrl_capmode_0\[372] = zero[50]
Removing Lhs of wire \Counter_micros:CounterUDB:ctrl_enable\[384] = \Counter_micros:CounterUDB:control_7\[376]
Removing Lhs of wire \Counter_micros:CounterUDB:capt_rising\[386] = zero[50]
Removing Lhs of wire \Counter_micros:CounterUDB:capt_falling\[387] = \Counter_micros:CounterUDB:prevCapture\[385]
Removing Rhs of wire \Counter_micros:CounterUDB:reload\[390] = \Counter_micros:CounterUDB:reload_tc\[391]
Removing Lhs of wire \Counter_micros:CounterUDB:final_enable\[392] = \Counter_micros:CounterUDB:control_7\[376]
Removing Lhs of wire \Counter_micros:CounterUDB:counter_enable\[393] = \Counter_micros:CounterUDB:control_7\[376]
Removing Rhs of wire \Counter_micros:CounterUDB:status_0\[394] = \Counter_micros:CounterUDB:cmp_out_status\[395]
Removing Rhs of wire \Counter_micros:CounterUDB:status_1\[396] = \Counter_micros:CounterUDB:per_zero\[397]
Removing Rhs of wire \Counter_micros:CounterUDB:status_2\[398] = \Counter_micros:CounterUDB:overflow_status\[399]
Removing Rhs of wire \Counter_micros:CounterUDB:status_3\[400] = \Counter_micros:CounterUDB:underflow_status\[401]
Removing Lhs of wire \Counter_micros:CounterUDB:status_4\[402] = \Counter_micros:CounterUDB:hwCapture\[389]
Removing Rhs of wire \Counter_micros:CounterUDB:status_5\[403] = \Counter_micros:CounterUDB:fifo_full\[404]
Removing Rhs of wire \Counter_micros:CounterUDB:status_6\[405] = \Counter_micros:CounterUDB:fifo_nempty\[406]
Removing Lhs of wire \Counter_micros:CounterUDB:reset\[408] = zero[50]
Removing Lhs of wire \Counter_micros:CounterUDB:dp_dir\[411] = tmpOE__A_net_0[46]
Removing Lhs of wire \Counter_micros:CounterUDB:tc_i\[416] = \Counter_micros:CounterUDB:reload\[390]
Removing Rhs of wire \Counter_micros:CounterUDB:cmp_out_i\[419] = \Counter_micros:CounterUDB:cmp_equal\[420]
Removing Lhs of wire \Counter_micros:CounterUDB:cs_addr_2\[426] = tmpOE__A_net_0[46]
Removing Lhs of wire \Counter_micros:CounterUDB:cs_addr_1\[427] = \Counter_micros:CounterUDB:count_enable\[425]
Removing Lhs of wire \Counter_micros:CounterUDB:cs_addr_0\[428] = \Counter_micros:CounterUDB:reload\[390]
Removing Lhs of wire tmpOE__Blue_net_0[612] = tmpOE__A_net_0[46]
Removing Lhs of wire \Counter_micros:CounterUDB:prevCapture\\D\[620] = zero[50]
Removing Lhs of wire \Counter_micros:CounterUDB:overflow_reg_i\\D\[621] = \Counter_micros:CounterUDB:overflow\[410]
Removing Lhs of wire \Counter_micros:CounterUDB:underflow_reg_i\\D\[622] = \Counter_micros:CounterUDB:underflow\[413]
Removing Lhs of wire \Counter_micros:CounterUDB:tc_reg_i\\D\[623] = \Counter_micros:CounterUDB:reload\[390]
Removing Lhs of wire \Counter_micros:CounterUDB:prevCompare\\D\[624] = \Counter_micros:CounterUDB:cmp_out_i\[419]
Removing Lhs of wire \Counter_micros:CounterUDB:cmp_out_reg_i\\D\[625] = \Counter_micros:CounterUDB:cmp_out_i\[419]
Removing Lhs of wire \Counter_micros:CounterUDB:count_stored_i\\D\[626] = Net_113[161]

------------------------------------------------------
Aliased 0 equations, 97 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__A_net_0' (cost = 0):
tmpOE__A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv:count_0\);

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv:count_0\);

Note:  Expanding virtual equation for '\Counter_micros:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_micros:CounterUDB:capt_either_edge\ <= (\Counter_micros:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_micros:CounterUDB:overflow\' (cost = 0):
\Counter_micros:CounterUDB:overflow\ <= (\Counter_micros:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_micros:CounterUDB:underflow\' (cost = 0):
\Counter_micros:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_micros:CounterUDB:hwCapture\ to zero
Aliasing \Counter_micros:CounterUDB:status_3\ to zero
Aliasing \Counter_micros:CounterUDB:underflow\ to zero
Aliasing \FreqDiv:not_last_reset\\D\ to tmpOE__A_net_0
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[332] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[342] = zero[50]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[352] = zero[50]
Removing Lhs of wire \Counter_micros:CounterUDB:hwCapture\[389] = zero[50]
Removing Rhs of wire \Counter_micros:CounterUDB:reload\[390] = \Counter_micros:CounterUDB:per_equal\[412]
Removing Lhs of wire \Counter_micros:CounterUDB:status_3\[400] = zero[50]
Removing Lhs of wire \Counter_micros:CounterUDB:underflow\[413] = zero[50]
Removing Lhs of wire \FreqDiv:not_last_reset\\D\[617] = tmpOE__A_net_0[46]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\BLDC Motor.cyprj" -dcpsoc3 "BLDC Motor.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.572ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 29 February 2024 14:44:18
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\BLDC Motor.cydsn\BLDC Motor.cyprj -d CY8C4247AZS-M485 BLDC Motor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Counter_micros:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_micros:CounterUDB:underflow_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_2'. Signal=Net_82_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_1'. Signal=Net_3_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'Clock_3'. Signal=Net_33_ff13
    Digital Clock 0: Automatic-assigning  clock 'Clock_micros'. Fanout=5, Signal=Net_106_digital
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Counter_micros:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Counter_micros:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            pin_input => Net_148 ,
            pad => A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            pin_input => Net_22 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => C(0)__PA ,
            pin_input => Net_149 ,
            pad => C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INHA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INHA(0)__PA ,
            pad => INHA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INHB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INHB(0)__PA ,
            pad => INHB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INHC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INHC(0)__PA ,
            pad => INHC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = u(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => u(0)__PA ,
            fb => Net_124 ,
            pad => u(0)_PAD );
        Properties:
        {
        }

    Pin : Name = v(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => v(0)__PA ,
            fb => Net_129 ,
            pad => v(0)_PAD );
        Properties:
        {
        }

    Pin : Name = w(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => w(0)__PA ,
            fb => Net_81 ,
            pad => w(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CTRL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTRL(0)__PA ,
            pad => CTRL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Blue(0)__PA ,
            pad => Blue(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Counter_micros:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:cmp_out_i\ * 
              !\Counter_micros:CounterUDB:prevCompare\
        );
        Output = \Counter_micros:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_micros:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:reload\ * 
              !\Counter_micros:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_micros:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_micros:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113 * \Counter_micros:CounterUDB:control_7\ * 
              !\Counter_micros:CounterUDB:count_stored_i\
        );
        Output = \Counter_micros:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_125, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_124
        );
        Output = Net_125 (fanout=1)

    MacroCell: Name=Net_80, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_129
        );
        Output = Net_80 (fanout=1)

    MacroCell: Name=Net_131, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_81
        );
        Output = Net_131 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv:not_last_reset\ (fanout=2)

    MacroCell: Name=Net_113, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv:not_last_reset\ * !\FreqDiv:count_0\
        );
        Output = Net_113 (fanout=2)

    MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:count_0\ (fanout=1)

    MacroCell: Name=\Counter_micros:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:reload\
        );
        Output = \Counter_micros:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_micros:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:cmp_out_i\
        );
        Output = \Counter_micros:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_micros:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \Counter_micros:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_106_digital ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
            chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_106_digital ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
            chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_106_digital ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
            chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_106_digital ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
            ce0_comb => \Counter_micros:CounterUDB:reload\ ,
            z0_comb => \Counter_micros:CounterUDB:status_1\ ,
            ce1_comb => \Counter_micros:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_micros:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_micros:CounterUDB:status_5\ ,
            chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Counter_micros:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_106_digital ,
            status_6 => \Counter_micros:CounterUDB:status_6\ ,
            status_5 => \Counter_micros:CounterUDB:status_5\ ,
            status_2 => \Counter_micros:CounterUDB:status_2\ ,
            status_1 => \Counter_micros:CounterUDB:status_1\ ,
            status_0 => \Counter_micros:CounterUDB:status_0\ ,
            interrupt => Net_107 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter_micros:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_106_digital ,
            control_7 => \Counter_micros:CounterUDB:control_7\ ,
            control_6 => \Counter_micros:CounterUDB:control_6\ ,
            control_5 => \Counter_micros:CounterUDB:control_5\ ,
            control_4 => \Counter_micros:CounterUDB:control_4\ ,
            control_3 => \Counter_micros:CounterUDB:control_3\ ,
            control_2 => \Counter_micros:CounterUDB:control_2\ ,
            control_1 => \Counter_micros:CounterUDB:control_1\ ,
            control_0 => \Counter_micros:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_millis
        PORT MAP (
            interrupt => Net_107 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_uf
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_vf
        PORT MAP (
            interrupt => Net_80 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_wf
        PORT MAP (
            interrupt => Net_131 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_wr
        PORT MAP (
            interrupt => Net_81 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_vr
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ur
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   15 :   36 :   51 : 29.41 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    1 :    3 :    4 : 25.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    3 :    5 :    8 : 37.50 %
UDB                           :      :      :      :        
  Macrocells                  :   13 :   19 :   32 : 40.63 %
  Unique P-terms              :   11 :   53 :   64 : 17.19 %
  Total P-terms               :   11 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.054ms
Tech Mapping phase: Elapsed time ==> 0s.067ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
A(0)                                : [IOP=(3)][IoId=(4)]                
B(0)                                : [IOP=(2)][IoId=(4)]                
C(0)                                : [IOP=(2)][IoId=(6)]                
INHA(0)                             : [IOP=(3)][IoId=(5)]                
INHB(0)                             : [IOP=(2)][IoId=(5)]                
INHC(0)                             : [IOP=(2)][IoId=(7)]                
u(0)                                : [IOP=(0)][IoId=(3)]                
v(0)                                : [IOP=(0)][IoId=(2)]                
w(0)                                : [IOP=(0)][IoId=(0)]                
\UART:tx(0)\                        : [IOP=(5)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(5)][IoId=(0)]                
CTRL(0)                             : [IOP=(0)][IoId=(6)]                
Blue(0)                             : [IOP=(5)][IoId=(5)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART:SCB\                          : SCB_[FFB(SCB,2)]                   
\PWM_A:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,2)]               
\PWM_B:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,0)]               
\PWM_C:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2387691s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.386ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0006348 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.71
                   Pterms :            1.57
               Macrocells :            1.86
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       3.00 :       3.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_micros:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:cmp_out_i\
        );
        Output = \Counter_micros:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_micros:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:cmp_out_i\ * 
              !\Counter_micros:CounterUDB:prevCompare\
        );
        Output = \Counter_micros:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Counter_micros:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:reload\
        );
        Output = \Counter_micros:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_micros:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:reload\ * 
              !\Counter_micros:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_micros:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_106_digital ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
        ce0_comb => \Counter_micros:CounterUDB:reload\ ,
        z0_comb => \Counter_micros:CounterUDB:status_1\ ,
        ce1_comb => \Counter_micros:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_micros:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_micros:CounterUDB:status_5\ ,
        chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Counter_micros:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_106_digital ,
        status_6 => \Counter_micros:CounterUDB:status_6\ ,
        status_5 => \Counter_micros:CounterUDB:status_5\ ,
        status_2 => \Counter_micros:CounterUDB:status_2\ ,
        status_1 => \Counter_micros:CounterUDB:status_1\ ,
        status_0 => \Counter_micros:CounterUDB:status_0\ ,
        interrupt => Net_107 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_micros:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113 * \Counter_micros:CounterUDB:control_7\ * 
              !\Counter_micros:CounterUDB:count_stored_i\
        );
        Output = \Counter_micros:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_micros:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \Counter_micros:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_113, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv:not_last_reset\ * !\FreqDiv:count_0\
        );
        Output = Net_113 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:count_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_106_digital ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
        chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\Counter_micros:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_106_digital ,
        control_7 => \Counter_micros:CounterUDB:control_7\ ,
        control_6 => \Counter_micros:CounterUDB:control_6\ ,
        control_5 => \Counter_micros:CounterUDB:control_5\ ,
        control_4 => \Counter_micros:CounterUDB:control_4\ ,
        control_3 => \Counter_micros:CounterUDB:control_3\ ,
        control_2 => \Counter_micros:CounterUDB:control_2\ ,
        control_1 => \Counter_micros:CounterUDB:control_1\ ,
        control_0 => \Counter_micros:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_106_digital ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
        chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_80, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_129
        );
        Output = Net_80 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_131, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_81
        );
        Output = Net_131 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_125, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_124
        );
        Output = Net_125 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_106_digital ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
        chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u2\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_millis
        PORT MAP (
            interrupt => Net_107 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_uf
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_ur
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_vf
        PORT MAP (
            interrupt => Net_80 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_vr
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_wf
        PORT MAP (
            interrupt => Net_131 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_wr
        PORT MAP (
            interrupt => Net_81 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =w
        PORT MAP (
            in_clock_en => tmpOE__A_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__A_net_0 ,
            out_reset => zero ,
            in_clock => ClockBlock_HFClk );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "8e7bfed4-211a-4e1a-98b5-6ccd2e3c7268"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = w(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => w(0)__PA ,
        fb => Net_81 ,
        pad => w(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = v(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => v(0)__PA ,
        fb => Net_129 ,
        pad => v(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = u(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => u(0)__PA ,
        fb => Net_124 ,
        pad => u(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CTRL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTRL(0)__PA ,
        pad => CTRL(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=4]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        pin_input => Net_22 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = INHB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INHB(0)__PA ,
        pad => INHB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => C(0)__PA ,
        pin_input => Net_149 ,
        pad => C(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = INHC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INHC(0)__PA ,
        pad => INHC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        pin_input => Net_148 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = INHA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INHA(0)__PA ,
        pad => INHA(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Blue(0)__PA ,
        pad => Blue(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_11 => Net_82_ff11 ,
            ff_div_12 => Net_3_ff12 ,
            ff_div_13 => Net_33_ff13 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_2 => \UART:Net_847_ff2\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_55 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_73 ,
            tr_rx_req => Net_64 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_B:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_82_ff11 ,
            capture => zero ,
            count => tmpOE__A_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_28 ,
            tr_overflow => Net_24 ,
            tr_compare_match => Net_18 ,
            line => Net_22 ,
            line_compl => Net_23 ,
            interrupt => Net_21 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_C:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_33_ff13 ,
            capture => zero ,
            count => tmpOE__A_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_42 ,
            tr_overflow => Net_38 ,
            tr_compare_match => Net_32 ,
            line => Net_149 ,
            line_compl => Net_36 ,
            interrupt => Net_35 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_A:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_3_ff12 ,
            capture => zero ,
            count => tmpOE__A_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_12 ,
            tr_overflow => Net_8 ,
            tr_compare_match => Net_2 ,
            line => Net_148 ,
            line_compl => Net_7 ,
            interrupt => Net_19 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_106_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   0 |     * | ON_CHANGE |     HI_Z_DIGITAL |         w(0) | FB(Net_81)
     |   2 |     * | ON_CHANGE |     HI_Z_DIGITAL |         v(0) | FB(Net_129)
     |   3 |     * | ON_CHANGE |     HI_Z_DIGITAL |         u(0) | FB(Net_124)
     |   6 |     * |      NONE |         CMOS_OUT |      CTRL(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   2 |   4 |     * |      NONE |         CMOS_OUT |         B(0) | In(Net_22)
     |   5 |     * |      NONE |         CMOS_OUT |      INHB(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |         C(0) | In(Net_149)
     |   7 |     * |      NONE |         CMOS_OUT |      INHC(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   3 |   4 |     * |      NONE |         CMOS_OUT |         A(0) | In(Net_148)
     |   5 |     * |      NONE |         CMOS_OUT |      INHA(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:tx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |      Blue(0) | 
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.017ms
Digital Placement phase: Elapsed time ==> 0s.785ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/4/route_arch-rrg.cydata" --vh2-path "BLDC Motor_r.vh2" --pcf-path "BLDC Motor.pco" --des-name "BLDC Motor" --dsf-path "BLDC Motor.dsf" --sdc-path "BLDC Motor.sdc" --lib-path "BLDC Motor_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.469ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.127ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BLDC Motor_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.159ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.421ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.422ms
API generation phase: Elapsed time ==> 2s.284ms
Dependency generation phase: Elapsed time ==> 0s.007ms
Cleanup phase: Elapsed time ==> 0s.000ms
