Uart_Ram_VGA.v,verilog,xil_defaultlib,../../../../project.srcs/sources_1/ip/Uart_Ram_VGA/sim/Uart_Ram_VGA.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
