{
  "name": "core_arch::x86::avx512fp16::_mm256_permutexvar_ph",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::_mm256_castph_si256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Cast vector of type `__m256h` to type `__m256i`. This intrinsic is only used for compilation and\n does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castph_si256)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx512bw::_mm256_permutexvar_epi16": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffle 16-bit integers in a across lanes using the corresponding index in idx, and store the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_permutexvar_epi16&expand=4292)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::_mm256_castsi256_ph": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Cast vector of type `__m256i` to type `__m256h`. This intrinsic is only used for compilation and\n does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castsi256_ph)\n",
      "adt": {
        "core_arch::x86::__m256h": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m256h": [
      "Plain"
    ],
    "core_arch::x86::__m256i": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512fp16::_mm256_permutexvar_ph"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:11658:1: 11660:2",
  "src": "pub fn _mm256_permutexvar_ph(idx: __m256i, a: __m256h) -> __m256h {\n    _mm256_castsi256_ph(_mm256_permutexvar_epi16(idx, _mm256_castph_si256(a)))\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm256_permutexvar_ph(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256h) -> core_arch::x86::__m256h {\n    let mut _0: core_arch::x86::__m256h;\n    let mut _3: core_arch::x86::__m256i;\n    let mut _4: core_arch::x86::__m256i;\n    debug idx => _1;\n    debug a => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::avx512fp16::_mm256_castph_si256(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = core_arch::x86::avx512bw::_mm256_permutexvar_epi16(_1, move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _0 = core_arch::x86::avx512fp16::_mm256_castsi256_ph(move _3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Shuffle half-precision (16-bit) floating-point elements in a using the corresponding index in idx,\n and store the results in dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutexvar_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}