
cardshuffleee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006348  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08006458  08006458  00007458  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800681c  0800681c  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800681c  0800681c  0000781c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006824  08006824  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006824  08006824  00007824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006828  08006828  00007828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800682c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  200001d4  08006a00  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  08006a00  00008418  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097e9  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017e4  00000000  00000000  000119e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000988  00000000  00000000  000131d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000076f  00000000  00000000  00013b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b80  00000000  00000000  000142c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb38  00000000  00000000  0002be47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086309  00000000  00000000  0003797f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bdc88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038b8  00000000  00000000  000bdccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000c1584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006440 	.word	0x08006440

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08006440 	.word	0x08006440

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <VL6180X_WriteReg.0>:
  */
int main(void)
{

  /* USER CODE BEGIN 1 */
	HAL_StatusTypeDef VL6180X_WriteReg(uint8_t reg, uint8_t data) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af04      	add	r7, sp, #16
 8000a8e:	4603      	mov	r3, r0
 8000a90:	460a      	mov	r2, r1
 8000a92:	71fb      	strb	r3, [r7, #7]
 8000a94:	4613      	mov	r3, r2
 8000a96:	71bb      	strb	r3, [r7, #6]
 8000a98:	f8c7 c000 	str.w	ip, [r7]
	    return HAL_I2C_Mem_Write(&hi2c1, VL6180X_DEFAULT_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	b29a      	uxth	r2, r3
 8000aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa4:	9302      	str	r3, [sp, #8]
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	9301      	str	r3, [sp, #4]
 8000aaa:	1dbb      	adds	r3, r7, #6
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	2301      	movs	r3, #1
 8000ab0:	2152      	movs	r1, #82	@ 0x52
 8000ab2:	4804      	ldr	r0, [pc, #16]	@ (8000ac4 <VL6180X_WriteReg.0+0x3c>)
 8000ab4:	f001 f8b8 	bl	8001c28 <HAL_I2C_Mem_Write>
 8000ab8:	4603      	mov	r3, r0
	}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	200001f0 	.word	0x200001f0

08000ac8 <main>:
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
int main(void)
 8000ace:	f107 0310 	add.w	r3, r7, #16
 8000ad2:	607b      	str	r3, [r7, #4]

	HAL_StatusTypeDef VL6180X_ReadReg(uint8_t reg, uint8_t *data) {
	    return HAL_I2C_Mem_Read(&hi2c1, VL6180X_DEFAULT_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
	}
    uint8_t id;
    VL6180X_ReadReg(0x00, &id); // Check model ID (should be 0xB4)
 8000ad4:	1cfb      	adds	r3, r7, #3
 8000ad6:	1d3a      	adds	r2, r7, #4
 8000ad8:	4694      	mov	ip, r2
 8000ada:	4619      	mov	r1, r3
 8000adc:	2000      	movs	r0, #0
 8000ade:	f000 f93d 	bl	8000d5c <VL6180X_ReadReg.1>

    if (id != 0xB4) {
 8000ae2:	78fb      	ldrb	r3, [r7, #3]
 8000ae4:	2bb4      	cmp	r3, #180	@ 0xb4
 8000ae6:	d003      	beq.n	8000af0 <main+0x28>
        printf("Sensor not found!\n");
 8000ae8:	4895      	ldr	r0, [pc, #596]	@ (8000d40 <main+0x278>)
 8000aea:	f003 fb65 	bl	80041b8 <puts>
        return;
 8000aee:	e122      	b.n	8000d36 <main+0x26e>
    }

    // Mandatory init writes
    VL6180X_WriteReg(0x0207, 0x01);
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	469c      	mov	ip, r3
 8000af4:	2101      	movs	r1, #1
 8000af6:	2007      	movs	r0, #7
 8000af8:	f7ff ffc6 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x0208, 0x01);
 8000afc:	1d3b      	adds	r3, r7, #4
 8000afe:	469c      	mov	ip, r3
 8000b00:	2101      	movs	r1, #1
 8000b02:	2008      	movs	r0, #8
 8000b04:	f7ff ffc0 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x0096, 0x00);
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	469c      	mov	ip, r3
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	2096      	movs	r0, #150	@ 0x96
 8000b10:	f7ff ffba 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x0097, 0xfd);
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	469c      	mov	ip, r3
 8000b18:	21fd      	movs	r1, #253	@ 0xfd
 8000b1a:	2097      	movs	r0, #151	@ 0x97
 8000b1c:	f7ff ffb4 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00e3, 0x00);
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	469c      	mov	ip, r3
 8000b24:	2100      	movs	r1, #0
 8000b26:	20e3      	movs	r0, #227	@ 0xe3
 8000b28:	f7ff ffae 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00e4, 0x04);
 8000b2c:	1d3b      	adds	r3, r7, #4
 8000b2e:	469c      	mov	ip, r3
 8000b30:	2104      	movs	r1, #4
 8000b32:	20e4      	movs	r0, #228	@ 0xe4
 8000b34:	f7ff ffa8 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00e5, 0x02);
 8000b38:	1d3b      	adds	r3, r7, #4
 8000b3a:	469c      	mov	ip, r3
 8000b3c:	2102      	movs	r1, #2
 8000b3e:	20e5      	movs	r0, #229	@ 0xe5
 8000b40:	f7ff ffa2 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00e6, 0x01);
 8000b44:	1d3b      	adds	r3, r7, #4
 8000b46:	469c      	mov	ip, r3
 8000b48:	2101      	movs	r1, #1
 8000b4a:	20e6      	movs	r0, #230	@ 0xe6
 8000b4c:	f7ff ff9c 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00e7, 0x03);
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	469c      	mov	ip, r3
 8000b54:	2103      	movs	r1, #3
 8000b56:	20e7      	movs	r0, #231	@ 0xe7
 8000b58:	f7ff ff96 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00f5, 0x02);
 8000b5c:	1d3b      	adds	r3, r7, #4
 8000b5e:	469c      	mov	ip, r3
 8000b60:	2102      	movs	r1, #2
 8000b62:	20f5      	movs	r0, #245	@ 0xf5
 8000b64:	f7ff ff90 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00d9, 0x05);
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	469c      	mov	ip, r3
 8000b6c:	2105      	movs	r1, #5
 8000b6e:	20d9      	movs	r0, #217	@ 0xd9
 8000b70:	f7ff ff8a 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00db, 0xce);
 8000b74:	1d3b      	adds	r3, r7, #4
 8000b76:	469c      	mov	ip, r3
 8000b78:	21ce      	movs	r1, #206	@ 0xce
 8000b7a:	20db      	movs	r0, #219	@ 0xdb
 8000b7c:	f7ff ff84 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00dc, 0x03);
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	469c      	mov	ip, r3
 8000b84:	2103      	movs	r1, #3
 8000b86:	20dc      	movs	r0, #220	@ 0xdc
 8000b88:	f7ff ff7e 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00dd, 0xf8);
 8000b8c:	1d3b      	adds	r3, r7, #4
 8000b8e:	469c      	mov	ip, r3
 8000b90:	21f8      	movs	r1, #248	@ 0xf8
 8000b92:	20dd      	movs	r0, #221	@ 0xdd
 8000b94:	f7ff ff78 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x009f, 0x00);
 8000b98:	1d3b      	adds	r3, r7, #4
 8000b9a:	469c      	mov	ip, r3
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	209f      	movs	r0, #159	@ 0x9f
 8000ba0:	f7ff ff72 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00a3, 0x3c);
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	469c      	mov	ip, r3
 8000ba8:	213c      	movs	r1, #60	@ 0x3c
 8000baa:	20a3      	movs	r0, #163	@ 0xa3
 8000bac:	f7ff ff6c 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00b7, 0x00);
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	469c      	mov	ip, r3
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	20b7      	movs	r0, #183	@ 0xb7
 8000bb8:	f7ff ff66 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00bb, 0x3c);
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	469c      	mov	ip, r3
 8000bc0:	213c      	movs	r1, #60	@ 0x3c
 8000bc2:	20bb      	movs	r0, #187	@ 0xbb
 8000bc4:	f7ff ff60 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00b2, 0x09);
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	469c      	mov	ip, r3
 8000bcc:	2109      	movs	r1, #9
 8000bce:	20b2      	movs	r0, #178	@ 0xb2
 8000bd0:	f7ff ff5a 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00ca, 0x09);
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	469c      	mov	ip, r3
 8000bd8:	2109      	movs	r1, #9
 8000bda:	20ca      	movs	r0, #202	@ 0xca
 8000bdc:	f7ff ff54 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x0198, 0x01);
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	469c      	mov	ip, r3
 8000be4:	2101      	movs	r1, #1
 8000be6:	2098      	movs	r0, #152	@ 0x98
 8000be8:	f7ff ff4e 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x01b0, 0x17);
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	469c      	mov	ip, r3
 8000bf0:	2117      	movs	r1, #23
 8000bf2:	20b0      	movs	r0, #176	@ 0xb0
 8000bf4:	f7ff ff48 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x01ad, 0x00);
 8000bf8:	1d3b      	adds	r3, r7, #4
 8000bfa:	469c      	mov	ip, r3
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	20ad      	movs	r0, #173	@ 0xad
 8000c00:	f7ff ff42 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x00ff, 0x05);
 8000c04:	1d3b      	adds	r3, r7, #4
 8000c06:	469c      	mov	ip, r3
 8000c08:	2105      	movs	r1, #5
 8000c0a:	20ff      	movs	r0, #255	@ 0xff
 8000c0c:	f7ff ff3c 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x0100, 0x05);
 8000c10:	1d3b      	adds	r3, r7, #4
 8000c12:	469c      	mov	ip, r3
 8000c14:	2105      	movs	r1, #5
 8000c16:	2000      	movs	r0, #0
 8000c18:	f7ff ff36 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x0199, 0x05);
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	469c      	mov	ip, r3
 8000c20:	2105      	movs	r1, #5
 8000c22:	2099      	movs	r0, #153	@ 0x99
 8000c24:	f7ff ff30 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x01a6, 0x1b);
 8000c28:	1d3b      	adds	r3, r7, #4
 8000c2a:	469c      	mov	ip, r3
 8000c2c:	211b      	movs	r1, #27
 8000c2e:	20a6      	movs	r0, #166	@ 0xa6
 8000c30:	f7ff ff2a 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x01ac, 0x3e);
 8000c34:	1d3b      	adds	r3, r7, #4
 8000c36:	469c      	mov	ip, r3
 8000c38:	213e      	movs	r1, #62	@ 0x3e
 8000c3a:	20ac      	movs	r0, #172	@ 0xac
 8000c3c:	f7ff ff24 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x01a7, 0x1f);
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	469c      	mov	ip, r3
 8000c44:	211f      	movs	r1, #31
 8000c46:	20a7      	movs	r0, #167	@ 0xa7
 8000c48:	f7ff ff1e 	bl	8000a88 <VL6180X_WriteReg.0>
    VL6180X_WriteReg(0x0030, 0x00);
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	469c      	mov	ip, r3
 8000c50:	2100      	movs	r1, #0
 8000c52:	2030      	movs	r0, #48	@ 0x30
 8000c54:	f7ff ff18 	bl	8000a88 <VL6180X_WriteReg.0>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c58:	f000 fb9c 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c5c:	f000 f89c 	bl	8000d98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c60:	f000 f938 	bl	8000ed4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c64:	f000 f8de 	bl	8000e24 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000c68:	f000 f90a 	bl	8000e80 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET); //sda
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	2140      	movs	r1, #64	@ 0x40
 8000c70:	4834      	ldr	r0, [pc, #208]	@ (8000d44 <main+0x27c>)
 8000c72:	f000 fe7d 	bl	8001970 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_7, GPIO_PIN_SET); //scl
 8000c76:	2201      	movs	r2, #1
 8000c78:	2180      	movs	r1, #128	@ 0x80
 8000c7a:	4832      	ldr	r0, [pc, #200]	@ (8000d44 <main+0x27c>)
 8000c7c:	f000 fe78 	bl	8001970 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000c80:	2201      	movs	r2, #1
 8000c82:	2110      	movs	r1, #16
 8000c84:	482f      	ldr	r0, [pc, #188]	@ (8000d44 <main+0x27c>)
 8000c86:	f000 fe73 	bl	8001970 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	2120      	movs	r1, #32
 8000c8e:	482d      	ldr	r0, [pc, #180]	@ (8000d44 <main+0x27c>)
 8000c90:	f000 fe6e 	bl	8001970 <HAL_GPIO_WritePin>


  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c9a:	482a      	ldr	r0, [pc, #168]	@ (8000d44 <main+0x27c>)
 8000c9c:	f000 fe68 	bl	8001970 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ca6:	4827      	ldr	r0, [pc, #156]	@ (8000d44 <main+0x27c>)
 8000ca8:	f000 fe62 	bl	8001970 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000cac:	2201      	movs	r2, #1
 8000cae:	2108      	movs	r1, #8
 8000cb0:	4824      	ldr	r0, [pc, #144]	@ (8000d44 <main+0x27c>)
 8000cb2:	f000 fe5d 	bl	8001970 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cbc:	4822      	ldr	r0, [pc, #136]	@ (8000d48 <main+0x280>)
 8000cbe:	f000 fe57 	bl	8001970 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin (GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cc8:	481f      	ldr	r0, [pc, #124]	@ (8000d48 <main+0x280>)
 8000cca:	f000 fe51 	bl	8001970 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000cce:	2201      	movs	r2, #1
 8000cd0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cd4:	481c      	ldr	r0, [pc, #112]	@ (8000d48 <main+0x280>)
 8000cd6:	f000 fe4b 	bl	8001970 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin (GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
	    HAL_GPIO_WritePin (GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
	    HAL_Delay (200);
	    HAL_GPIO_WritePin (GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
	    HAL_GPIO_WritePin (GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);*/
	      VL6180X_WriteReg(0x0018, 0x01); // Start range measurement
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	469c      	mov	ip, r3
 8000cde:	2101      	movs	r1, #1
 8000ce0:	2018      	movs	r0, #24
 8000ce2:	f7ff fed1 	bl	8000a88 <VL6180X_WriteReg.0>
	      HAL_Delay(10);
 8000ce6:	200a      	movs	r0, #10
 8000ce8:	f000 fbb6 	bl	8001458 <HAL_Delay>
	      uint8_t status;
	      VL6180X_ReadReg(0x004f, &status);
 8000cec:	1cbb      	adds	r3, r7, #2
 8000cee:	1d3a      	adds	r2, r7, #4
 8000cf0:	4694      	mov	ip, r2
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	204f      	movs	r0, #79	@ 0x4f
 8000cf6:	f000 f831 	bl	8000d5c <VL6180X_ReadReg.1>

	      if ((status & 0x07) == 0x04) {
 8000cfa:	78bb      	ldrb	r3, [r7, #2]
 8000cfc:	f003 0307 	and.w	r3, r3, #7
 8000d00:	2b04      	cmp	r3, #4
 8000d02:	d117      	bne.n	8000d34 <main+0x26c>
	          uint8_t distance;
	          VL6180X_ReadReg(0x0062, &distance);
 8000d04:	1c7b      	adds	r3, r7, #1
 8000d06:	1d3a      	adds	r2, r7, #4
 8000d08:	4694      	mov	ip, r2
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	2062      	movs	r0, #98	@ 0x62
 8000d0e:	f000 f825 	bl	8000d5c <VL6180X_ReadReg.1>
	    	  uart_buf_len = sprintf(buffer, "distance: %.5f\r\n", distance);
 8000d12:	787b      	ldrb	r3, [r7, #1]
 8000d14:	461a      	mov	r2, r3
 8000d16:	490d      	ldr	r1, [pc, #52]	@ (8000d4c <main+0x284>)
 8000d18:	480d      	ldr	r0, [pc, #52]	@ (8000d50 <main+0x288>)
 8000d1a:	f003 fa55 	bl	80041c8 <siprintf>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	4a0c      	ldr	r2, [pc, #48]	@ (8000d54 <main+0x28c>)
 8000d22:	6013      	str	r3, [r2, #0]
	    	  HAL_UART_Transmit(&huart2, (uint8_t *)buffer, uart_buf_len, 10);
 8000d24:	4b0b      	ldr	r3, [pc, #44]	@ (8000d54 <main+0x28c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	b29a      	uxth	r2, r3
 8000d2a:	230a      	movs	r3, #10
 8000d2c:	4908      	ldr	r1, [pc, #32]	@ (8000d50 <main+0x288>)
 8000d2e:	480a      	ldr	r0, [pc, #40]	@ (8000d58 <main+0x290>)
 8000d30:	f002 fafc 	bl	800332c <HAL_UART_Transmit>
	      }

	      return 0xFF; // Error or invalid
 8000d34:	23ff      	movs	r3, #255	@ 0xff
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	08006458 	.word	0x08006458
 8000d44:	40010c00 	.word	0x40010c00
 8000d48:	40010800 	.word	0x40010800
 8000d4c:	0800646c 	.word	0x0800646c
 8000d50:	2000028c 	.word	0x2000028c
 8000d54:	200002c0 	.word	0x200002c0
 8000d58:	20000244 	.word	0x20000244

08000d5c <VL6180X_ReadReg.1>:
	HAL_StatusTypeDef VL6180X_ReadReg(uint8_t reg, uint8_t *data) {
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af04      	add	r7, sp, #16
 8000d62:	4603      	mov	r3, r0
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	73fb      	strb	r3, [r7, #15]
 8000d68:	f8c7 c004 	str.w	ip, [r7, #4]
	    return HAL_I2C_Mem_Read(&hi2c1, VL6180X_DEFAULT_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	b29a      	uxth	r2, r3
 8000d70:	f04f 33ff 	mov.w	r3, #4294967295
 8000d74:	9302      	str	r3, [sp, #8]
 8000d76:	2301      	movs	r3, #1
 8000d78:	9301      	str	r3, [sp, #4]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	2301      	movs	r3, #1
 8000d80:	2152      	movs	r1, #82	@ 0x52
 8000d82:	4804      	ldr	r0, [pc, #16]	@ (8000d94 <VL6180X_ReadReg.1+0x38>)
 8000d84:	f001 f84a 	bl	8001e1c <HAL_I2C_Mem_Read>
 8000d88:	4603      	mov	r3, r0
	}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	200001f0 	.word	0x200001f0

08000d98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b090      	sub	sp, #64	@ 0x40
 8000d9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d9e:	f107 0318 	add.w	r3, r7, #24
 8000da2:	2228      	movs	r2, #40	@ 0x28
 8000da4:	2100      	movs	r1, #0
 8000da6:	4618      	mov	r0, r3
 8000da8:	f003 fb08 	bl	80043bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	605a      	str	r2, [r3, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	60da      	str	r2, [r3, #12]
 8000db8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dbe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dc2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dd0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000dd6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ddc:	f107 0318 	add.w	r3, r7, #24
 8000de0:	4618      	mov	r0, r3
 8000de2:	f001 fe43 	bl	8002a6c <HAL_RCC_OscConfig>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000dec:	f000 f8f8 	bl	8000fe0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000df0:	230f      	movs	r3, #15
 8000df2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000df4:	2302      	movs	r3, #2
 8000df6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e02:	2300      	movs	r3, #0
 8000e04:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	2102      	movs	r1, #2
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f002 f8b0 	bl	8002f70 <HAL_RCC_ClockConfig>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000e16:	f000 f8e3 	bl	8000fe0 <Error_Handler>
  }
}
 8000e1a:	bf00      	nop
 8000e1c:	3740      	adds	r7, #64	@ 0x40
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e28:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e2a:	4a13      	ldr	r2, [pc, #76]	@ (8000e78 <MX_I2C1_Init+0x54>)
 8000e2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000e2e:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e30:	4a12      	ldr	r2, [pc, #72]	@ (8000e7c <MX_I2C1_Init+0x58>)
 8000e32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e34:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e40:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e48:	4b0a      	ldr	r3, [pc, #40]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e4e:	4b09      	ldr	r3, [pc, #36]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e54:	4b07      	ldr	r3, [pc, #28]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e5a:	4b06      	ldr	r3, [pc, #24]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e60:	4804      	ldr	r0, [pc, #16]	@ (8000e74 <MX_I2C1_Init+0x50>)
 8000e62:	f000 fd9d 	bl	80019a0 <HAL_I2C_Init>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e6c:	f000 f8b8 	bl	8000fe0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	200001f0 	.word	0x200001f0
 8000e78:	40005400 	.word	0x40005400
 8000e7c:	00061a80 	.word	0x00061a80

08000e80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e84:	4b11      	ldr	r3, [pc, #68]	@ (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000e86:	4a12      	ldr	r2, [pc, #72]	@ (8000ed0 <MX_USART2_UART_Init+0x50>)
 8000e88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e8a:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000e8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e92:	4b0e      	ldr	r3, [pc, #56]	@ (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e98:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ea4:	4b09      	ldr	r3, [pc, #36]	@ (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000ea6:	220c      	movs	r2, #12
 8000ea8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eaa:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eb6:	4805      	ldr	r0, [pc, #20]	@ (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000eb8:	f002 f9e8 	bl	800328c <HAL_UART_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ec2:	f000 f88d 	bl	8000fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	20000244 	.word	0x20000244
 8000ed0:	40004400 	.word	0x40004400

08000ed4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b088      	sub	sp, #32
 8000ed8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eda:	f107 0310 	add.w	r3, r7, #16
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ee8:	4b39      	ldr	r3, [pc, #228]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	4a38      	ldr	r2, [pc, #224]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000eee:	f043 0310 	orr.w	r3, r3, #16
 8000ef2:	6193      	str	r3, [r2, #24]
 8000ef4:	4b36      	ldr	r3, [pc, #216]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	f003 0310 	and.w	r3, r3, #16
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f00:	4b33      	ldr	r3, [pc, #204]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000f02:	699b      	ldr	r3, [r3, #24]
 8000f04:	4a32      	ldr	r2, [pc, #200]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000f06:	f043 0320 	orr.w	r3, r3, #32
 8000f0a:	6193      	str	r3, [r2, #24]
 8000f0c:	4b30      	ldr	r3, [pc, #192]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	f003 0320 	and.w	r3, r3, #32
 8000f14:	60bb      	str	r3, [r7, #8]
 8000f16:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f18:	4b2d      	ldr	r3, [pc, #180]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000f1a:	699b      	ldr	r3, [r3, #24]
 8000f1c:	4a2c      	ldr	r2, [pc, #176]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000f1e:	f043 0304 	orr.w	r3, r3, #4
 8000f22:	6193      	str	r3, [r2, #24]
 8000f24:	4b2a      	ldr	r3, [pc, #168]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	f003 0304 	and.w	r3, r3, #4
 8000f2c:	607b      	str	r3, [r7, #4]
 8000f2e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f30:	4b27      	ldr	r3, [pc, #156]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	4a26      	ldr	r2, [pc, #152]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000f36:	f043 0308 	orr.w	r3, r3, #8
 8000f3a:	6193      	str	r3, [r2, #24]
 8000f3c:	4b24      	ldr	r3, [pc, #144]	@ (8000fd0 <MX_GPIO_Init+0xfc>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	f003 0308 	and.w	r3, r3, #8
 8000f44:	603b      	str	r3, [r7, #0]
 8000f46:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f4e:	4821      	ldr	r0, [pc, #132]	@ (8000fd4 <MX_GPIO_Init+0x100>)
 8000f50:	f000 fd0e 	bl	8001970 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8000f54:	2200      	movs	r2, #0
 8000f56:	f44f 411e 	mov.w	r1, #40448	@ 0x9e00
 8000f5a:	481f      	ldr	r0, [pc, #124]	@ (8000fd8 <MX_GPIO_Init+0x104>)
 8000f5c:	f000 fd08 	bl	8001970 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 8000f60:	2200      	movs	r2, #0
 8000f62:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8000f66:	481d      	ldr	r0, [pc, #116]	@ (8000fdc <MX_GPIO_Init+0x108>)
 8000f68:	f000 fd02 	bl	8001970 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f72:	2301      	movs	r3, #1
 8000f74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7e:	f107 0310 	add.w	r3, r7, #16
 8000f82:	4619      	mov	r1, r3
 8000f84:	4813      	ldr	r0, [pc, #76]	@ (8000fd4 <MX_GPIO_Init+0x100>)
 8000f86:	f000 fb6f 	bl	8001668 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8000f8a:	f44f 431e 	mov.w	r3, #40448	@ 0x9e00
 8000f8e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f90:	2301      	movs	r3, #1
 8000f92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9c:	f107 0310 	add.w	r3, r7, #16
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	480d      	ldr	r0, [pc, #52]	@ (8000fd8 <MX_GPIO_Init+0x104>)
 8000fa4:	f000 fb60 	bl	8001668 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 8000fa8:	f44f 734e 	mov.w	r3, #824	@ 0x338
 8000fac:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fba:	f107 0310 	add.w	r3, r7, #16
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4806      	ldr	r0, [pc, #24]	@ (8000fdc <MX_GPIO_Init+0x108>)
 8000fc2:	f000 fb51 	bl	8001668 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fc6:	bf00      	nop
 8000fc8:	3720      	adds	r7, #32
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	40011000 	.word	0x40011000
 8000fd8:	40010800 	.word	0x40010800
 8000fdc:	40010c00 	.word	0x40010c00

08000fe0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe4:	b672      	cpsid	i
}
 8000fe6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <Error_Handler+0x8>

08000fec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ff2:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <HAL_MspInit+0x5c>)
 8000ff4:	699b      	ldr	r3, [r3, #24]
 8000ff6:	4a14      	ldr	r2, [pc, #80]	@ (8001048 <HAL_MspInit+0x5c>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	6193      	str	r3, [r2, #24]
 8000ffe:	4b12      	ldr	r3, [pc, #72]	@ (8001048 <HAL_MspInit+0x5c>)
 8001000:	699b      	ldr	r3, [r3, #24]
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	60bb      	str	r3, [r7, #8]
 8001008:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800100a:	4b0f      	ldr	r3, [pc, #60]	@ (8001048 <HAL_MspInit+0x5c>)
 800100c:	69db      	ldr	r3, [r3, #28]
 800100e:	4a0e      	ldr	r2, [pc, #56]	@ (8001048 <HAL_MspInit+0x5c>)
 8001010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001014:	61d3      	str	r3, [r2, #28]
 8001016:	4b0c      	ldr	r3, [pc, #48]	@ (8001048 <HAL_MspInit+0x5c>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001022:	4b0a      	ldr	r3, [pc, #40]	@ (800104c <HAL_MspInit+0x60>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	4a04      	ldr	r2, [pc, #16]	@ (800104c <HAL_MspInit+0x60>)
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800103e:	bf00      	nop
 8001040:	3714      	adds	r7, #20
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	40021000 	.word	0x40021000
 800104c:	40010000 	.word	0x40010000

08001050 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	f107 0310 	add.w	r3, r7, #16
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a15      	ldr	r2, [pc, #84]	@ (80010c0 <HAL_I2C_MspInit+0x70>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d123      	bne.n	80010b8 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001070:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <HAL_I2C_MspInit+0x74>)
 8001072:	699b      	ldr	r3, [r3, #24]
 8001074:	4a13      	ldr	r2, [pc, #76]	@ (80010c4 <HAL_I2C_MspInit+0x74>)
 8001076:	f043 0308 	orr.w	r3, r3, #8
 800107a:	6193      	str	r3, [r2, #24]
 800107c:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <HAL_I2C_MspInit+0x74>)
 800107e:	699b      	ldr	r3, [r3, #24]
 8001080:	f003 0308 	and.w	r3, r3, #8
 8001084:	60fb      	str	r3, [r7, #12]
 8001086:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001088:	23c0      	movs	r3, #192	@ 0xc0
 800108a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800108c:	2312      	movs	r3, #18
 800108e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001090:	2303      	movs	r3, #3
 8001092:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001094:	f107 0310 	add.w	r3, r7, #16
 8001098:	4619      	mov	r1, r3
 800109a:	480b      	ldr	r0, [pc, #44]	@ (80010c8 <HAL_I2C_MspInit+0x78>)
 800109c:	f000 fae4 	bl	8001668 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010a0:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <HAL_I2C_MspInit+0x74>)
 80010a2:	69db      	ldr	r3, [r3, #28]
 80010a4:	4a07      	ldr	r2, [pc, #28]	@ (80010c4 <HAL_I2C_MspInit+0x74>)
 80010a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010aa:	61d3      	str	r3, [r2, #28]
 80010ac:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <HAL_I2C_MspInit+0x74>)
 80010ae:	69db      	ldr	r3, [r3, #28]
 80010b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80010b8:	bf00      	nop
 80010ba:	3720      	adds	r7, #32
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40005400 	.word	0x40005400
 80010c4:	40021000 	.word	0x40021000
 80010c8:	40010c00 	.word	0x40010c00

080010cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 0310 	add.w	r3, r7, #16
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001154 <HAL_UART_MspInit+0x88>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d12f      	bne.n	800114c <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001158 <HAL_UART_MspInit+0x8c>)
 80010ee:	69db      	ldr	r3, [r3, #28]
 80010f0:	4a19      	ldr	r2, [pc, #100]	@ (8001158 <HAL_UART_MspInit+0x8c>)
 80010f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f6:	61d3      	str	r3, [r2, #28]
 80010f8:	4b17      	ldr	r3, [pc, #92]	@ (8001158 <HAL_UART_MspInit+0x8c>)
 80010fa:	69db      	ldr	r3, [r3, #28]
 80010fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001104:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <HAL_UART_MspInit+0x8c>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	4a13      	ldr	r2, [pc, #76]	@ (8001158 <HAL_UART_MspInit+0x8c>)
 800110a:	f043 0304 	orr.w	r3, r3, #4
 800110e:	6193      	str	r3, [r2, #24]
 8001110:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <HAL_UART_MspInit+0x8c>)
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	f003 0304 	and.w	r3, r3, #4
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800111c:	2304      	movs	r3, #4
 800111e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001120:	2302      	movs	r3, #2
 8001122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001124:	2303      	movs	r3, #3
 8001126:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001128:	f107 0310 	add.w	r3, r7, #16
 800112c:	4619      	mov	r1, r3
 800112e:	480b      	ldr	r0, [pc, #44]	@ (800115c <HAL_UART_MspInit+0x90>)
 8001130:	f000 fa9a 	bl	8001668 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001134:	2308      	movs	r3, #8
 8001136:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001140:	f107 0310 	add.w	r3, r7, #16
 8001144:	4619      	mov	r1, r3
 8001146:	4805      	ldr	r0, [pc, #20]	@ (800115c <HAL_UART_MspInit+0x90>)
 8001148:	f000 fa8e 	bl	8001668 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800114c:	bf00      	nop
 800114e:	3720      	adds	r7, #32
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40004400 	.word	0x40004400
 8001158:	40021000 	.word	0x40021000
 800115c:	40010800 	.word	0x40010800

08001160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <NMI_Handler+0x4>

08001168 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <MemManage_Handler+0x4>

08001178 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <BusFault_Handler+0x4>

08001180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <UsageFault_Handler+0x4>

08001188 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr

080011a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b0:	f000 f936 	bl	8001420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  return 1;
 80011bc:	2301      	movs	r3, #1
}
 80011be:	4618      	mov	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr

080011c6 <_kill>:

int _kill(int pid, int sig)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b082      	sub	sp, #8
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
 80011ce:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011d0:	f003 f946 	bl	8004460 <__errno>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2216      	movs	r2, #22
 80011d8:	601a      	str	r2, [r3, #0]
  return -1;
 80011da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <_exit>:

void _exit (int status)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b082      	sub	sp, #8
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011ee:	f04f 31ff 	mov.w	r1, #4294967295
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ffe7 	bl	80011c6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <_exit+0x12>

080011fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	e00a      	b.n	8001224 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800120e:	f3af 8000 	nop.w
 8001212:	4601      	mov	r1, r0
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	1c5a      	adds	r2, r3, #1
 8001218:	60ba      	str	r2, [r7, #8]
 800121a:	b2ca      	uxtb	r2, r1
 800121c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	3301      	adds	r3, #1
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	697a      	ldr	r2, [r7, #20]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	429a      	cmp	r2, r3
 800122a:	dbf0      	blt.n	800120e <_read+0x12>
  }

  return len;
 800122c:	687b      	ldr	r3, [r7, #4]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b086      	sub	sp, #24
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	e009      	b.n	800125c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	60ba      	str	r2, [r7, #8]
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3301      	adds	r3, #1
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	429a      	cmp	r2, r3
 8001262:	dbf1      	blt.n	8001248 <_write+0x12>
  }
  return len;
 8001264:	687b      	ldr	r3, [r7, #4]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <_close>:

int _close(int file)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
}
 800127a:	4618      	mov	r0, r3
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr

08001284 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001294:	605a      	str	r2, [r3, #4]
  return 0;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr

080012a2 <_isatty>:

int _isatty(int file)
{
 80012a2:	b480      	push	{r7}
 80012a4:	b083      	sub	sp, #12
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bc80      	pop	{r7}
 80012b4:	4770      	bx	lr

080012b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b085      	sub	sp, #20
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	60f8      	str	r0, [r7, #12]
 80012be:	60b9      	str	r1, [r7, #8]
 80012c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012c2:	2300      	movs	r3, #0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3714      	adds	r7, #20
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr
	...

080012d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012d8:	4a14      	ldr	r2, [pc, #80]	@ (800132c <_sbrk+0x5c>)
 80012da:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <_sbrk+0x60>)
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012e4:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <_sbrk+0x64>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d102      	bne.n	80012f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <_sbrk+0x64>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <_sbrk+0x68>)
 80012f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <_sbrk+0x64>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d207      	bcs.n	8001310 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001300:	f003 f8ae 	bl	8004460 <__errno>
 8001304:	4603      	mov	r3, r0
 8001306:	220c      	movs	r2, #12
 8001308:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
 800130e:	e009      	b.n	8001324 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001310:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <_sbrk+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001316:	4b07      	ldr	r3, [pc, #28]	@ (8001334 <_sbrk+0x64>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	4a05      	ldr	r2, [pc, #20]	@ (8001334 <_sbrk+0x64>)
 8001320:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001322:	68fb      	ldr	r3, [r7, #12]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20005000 	.word	0x20005000
 8001330:	00000400 	.word	0x00000400
 8001334:	200002c4 	.word	0x200002c4
 8001338:	20000418 	.word	0x20000418

0800133c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001348:	f7ff fff8 	bl	800133c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800134c:	480b      	ldr	r0, [pc, #44]	@ (800137c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800134e:	490c      	ldr	r1, [pc, #48]	@ (8001380 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001350:	4a0c      	ldr	r2, [pc, #48]	@ (8001384 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001352:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001354:	e002      	b.n	800135c <LoopCopyDataInit>

08001356 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001356:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001358:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800135a:	3304      	adds	r3, #4

0800135c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800135c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001360:	d3f9      	bcc.n	8001356 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001362:	4a09      	ldr	r2, [pc, #36]	@ (8001388 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001364:	4c09      	ldr	r4, [pc, #36]	@ (800138c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001366:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001368:	e001      	b.n	800136e <LoopFillZerobss>

0800136a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800136a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800136c:	3204      	adds	r2, #4

0800136e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001370:	d3fb      	bcc.n	800136a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001372:	f003 f87b 	bl	800446c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001376:	f7ff fba7 	bl	8000ac8 <main>
  bx lr
 800137a:	4770      	bx	lr
  ldr r0, =_sdata
 800137c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001380:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001384:	0800682c 	.word	0x0800682c
  ldr r2, =_sbss
 8001388:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800138c:	20000418 	.word	0x20000418

08001390 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC1_2_IRQHandler>
	...

08001394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001398:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <HAL_Init+0x28>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a07      	ldr	r2, [pc, #28]	@ (80013bc <HAL_Init+0x28>)
 800139e:	f043 0310 	orr.w	r3, r3, #16
 80013a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a4:	2003      	movs	r0, #3
 80013a6:	f000 f92b 	bl	8001600 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013aa:	200f      	movs	r0, #15
 80013ac:	f000 f808 	bl	80013c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013b0:	f7ff fe1c 	bl	8000fec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40022000 	.word	0x40022000

080013c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c8:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <HAL_InitTick+0x54>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <HAL_InitTick+0x58>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4619      	mov	r1, r3
 80013d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013da:	fbb2 f3f3 	udiv	r3, r2, r3
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 f935 	bl	800164e <HAL_SYSTICK_Config>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e00e      	b.n	800140c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b0f      	cmp	r3, #15
 80013f2:	d80a      	bhi.n	800140a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f4:	2200      	movs	r2, #0
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	f04f 30ff 	mov.w	r0, #4294967295
 80013fc:	f000 f90b 	bl	8001616 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001400:	4a06      	ldr	r2, [pc, #24]	@ (800141c <HAL_InitTick+0x5c>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	e000      	b.n	800140c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
}
 800140c:	4618      	mov	r0, r3
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000000 	.word	0x20000000
 8001418:	20000008 	.word	0x20000008
 800141c:	20000004 	.word	0x20000004

08001420 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001424:	4b05      	ldr	r3, [pc, #20]	@ (800143c <HAL_IncTick+0x1c>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <HAL_IncTick+0x20>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4413      	add	r3, r2
 8001430:	4a03      	ldr	r2, [pc, #12]	@ (8001440 <HAL_IncTick+0x20>)
 8001432:	6013      	str	r3, [r2, #0]
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr
 800143c:	20000008 	.word	0x20000008
 8001440:	200002c8 	.word	0x200002c8

08001444 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  return uwTick;
 8001448:	4b02      	ldr	r3, [pc, #8]	@ (8001454 <HAL_GetTick+0x10>)
 800144a:	681b      	ldr	r3, [r3, #0]
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	200002c8 	.word	0x200002c8

08001458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001460:	f7ff fff0 	bl	8001444 <HAL_GetTick>
 8001464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001470:	d005      	beq.n	800147e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001472:	4b0a      	ldr	r3, [pc, #40]	@ (800149c <HAL_Delay+0x44>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	461a      	mov	r2, r3
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	4413      	add	r3, r2
 800147c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800147e:	bf00      	nop
 8001480:	f7ff ffe0 	bl	8001444 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	429a      	cmp	r2, r3
 800148e:	d8f7      	bhi.n	8001480 <HAL_Delay+0x28>
  {
  }
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000008 	.word	0x20000008

080014a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b0:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014bc:	4013      	ands	r3, r2
 80014be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014d2:	4a04      	ldr	r2, [pc, #16]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	60d3      	str	r3, [r2, #12]
}
 80014d8:	bf00      	nop
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	bc80      	pop	{r7}
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ec:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <__NVIC_GetPriorityGrouping+0x18>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	0a1b      	lsrs	r3, r3, #8
 80014f2:	f003 0307 	and.w	r3, r3, #7
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bc80      	pop	{r7}
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	6039      	str	r1, [r7, #0]
 800150e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001514:	2b00      	cmp	r3, #0
 8001516:	db0a      	blt.n	800152e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	b2da      	uxtb	r2, r3
 800151c:	490c      	ldr	r1, [pc, #48]	@ (8001550 <__NVIC_SetPriority+0x4c>)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	0112      	lsls	r2, r2, #4
 8001524:	b2d2      	uxtb	r2, r2
 8001526:	440b      	add	r3, r1
 8001528:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800152c:	e00a      	b.n	8001544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4908      	ldr	r1, [pc, #32]	@ (8001554 <__NVIC_SetPriority+0x50>)
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	f003 030f 	and.w	r3, r3, #15
 800153a:	3b04      	subs	r3, #4
 800153c:	0112      	lsls	r2, r2, #4
 800153e:	b2d2      	uxtb	r2, r2
 8001540:	440b      	add	r3, r1
 8001542:	761a      	strb	r2, [r3, #24]
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000e100 	.word	0xe000e100
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001558:	b480      	push	{r7}
 800155a:	b089      	sub	sp, #36	@ 0x24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f003 0307 	and.w	r3, r3, #7
 800156a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	f1c3 0307 	rsb	r3, r3, #7
 8001572:	2b04      	cmp	r3, #4
 8001574:	bf28      	it	cs
 8001576:	2304      	movcs	r3, #4
 8001578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3304      	adds	r3, #4
 800157e:	2b06      	cmp	r3, #6
 8001580:	d902      	bls.n	8001588 <NVIC_EncodePriority+0x30>
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3b03      	subs	r3, #3
 8001586:	e000      	b.n	800158a <NVIC_EncodePriority+0x32>
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	f04f 32ff 	mov.w	r2, #4294967295
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	43da      	mvns	r2, r3
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	401a      	ands	r2, r3
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a0:	f04f 31ff 	mov.w	r1, #4294967295
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	fa01 f303 	lsl.w	r3, r1, r3
 80015aa:	43d9      	mvns	r1, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b0:	4313      	orrs	r3, r2
         );
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3724      	adds	r7, #36	@ 0x24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr

080015bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015cc:	d301      	bcc.n	80015d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ce:	2301      	movs	r3, #1
 80015d0:	e00f      	b.n	80015f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015d2:	4a0a      	ldr	r2, [pc, #40]	@ (80015fc <SysTick_Config+0x40>)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3b01      	subs	r3, #1
 80015d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015da:	210f      	movs	r1, #15
 80015dc:	f04f 30ff 	mov.w	r0, #4294967295
 80015e0:	f7ff ff90 	bl	8001504 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015e4:	4b05      	ldr	r3, [pc, #20]	@ (80015fc <SysTick_Config+0x40>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ea:	4b04      	ldr	r3, [pc, #16]	@ (80015fc <SysTick_Config+0x40>)
 80015ec:	2207      	movs	r2, #7
 80015ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	e000e010 	.word	0xe000e010

08001600 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff ff49 	bl	80014a0 <__NVIC_SetPriorityGrouping>
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001616:	b580      	push	{r7, lr}
 8001618:	b086      	sub	sp, #24
 800161a:	af00      	add	r7, sp, #0
 800161c:	4603      	mov	r3, r0
 800161e:	60b9      	str	r1, [r7, #8]
 8001620:	607a      	str	r2, [r7, #4]
 8001622:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001628:	f7ff ff5e 	bl	80014e8 <__NVIC_GetPriorityGrouping>
 800162c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	68b9      	ldr	r1, [r7, #8]
 8001632:	6978      	ldr	r0, [r7, #20]
 8001634:	f7ff ff90 	bl	8001558 <NVIC_EncodePriority>
 8001638:	4602      	mov	r2, r0
 800163a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800163e:	4611      	mov	r1, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff ff5f 	bl	8001504 <__NVIC_SetPriority>
}
 8001646:	bf00      	nop
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b082      	sub	sp, #8
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff ffb0 	bl	80015bc <SysTick_Config>
 800165c:	4603      	mov	r3, r0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
	...

08001668 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001668:	b480      	push	{r7}
 800166a:	b08b      	sub	sp, #44	@ 0x2c
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001672:	2300      	movs	r3, #0
 8001674:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001676:	2300      	movs	r3, #0
 8001678:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800167a:	e169      	b.n	8001950 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800167c:	2201      	movs	r2, #1
 800167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	69fa      	ldr	r2, [r7, #28]
 800168c:	4013      	ands	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	429a      	cmp	r2, r3
 8001696:	f040 8158 	bne.w	800194a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	4a9a      	ldr	r2, [pc, #616]	@ (8001908 <HAL_GPIO_Init+0x2a0>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d05e      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016a4:	4a98      	ldr	r2, [pc, #608]	@ (8001908 <HAL_GPIO_Init+0x2a0>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d875      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016aa:	4a98      	ldr	r2, [pc, #608]	@ (800190c <HAL_GPIO_Init+0x2a4>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d058      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016b0:	4a96      	ldr	r2, [pc, #600]	@ (800190c <HAL_GPIO_Init+0x2a4>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d86f      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016b6:	4a96      	ldr	r2, [pc, #600]	@ (8001910 <HAL_GPIO_Init+0x2a8>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d052      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016bc:	4a94      	ldr	r2, [pc, #592]	@ (8001910 <HAL_GPIO_Init+0x2a8>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d869      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016c2:	4a94      	ldr	r2, [pc, #592]	@ (8001914 <HAL_GPIO_Init+0x2ac>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d04c      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016c8:	4a92      	ldr	r2, [pc, #584]	@ (8001914 <HAL_GPIO_Init+0x2ac>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d863      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016ce:	4a92      	ldr	r2, [pc, #584]	@ (8001918 <HAL_GPIO_Init+0x2b0>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d046      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016d4:	4a90      	ldr	r2, [pc, #576]	@ (8001918 <HAL_GPIO_Init+0x2b0>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d85d      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016da:	2b12      	cmp	r3, #18
 80016dc:	d82a      	bhi.n	8001734 <HAL_GPIO_Init+0xcc>
 80016de:	2b12      	cmp	r3, #18
 80016e0:	d859      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016e2:	a201      	add	r2, pc, #4	@ (adr r2, 80016e8 <HAL_GPIO_Init+0x80>)
 80016e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e8:	08001763 	.word	0x08001763
 80016ec:	0800173d 	.word	0x0800173d
 80016f0:	0800174f 	.word	0x0800174f
 80016f4:	08001791 	.word	0x08001791
 80016f8:	08001797 	.word	0x08001797
 80016fc:	08001797 	.word	0x08001797
 8001700:	08001797 	.word	0x08001797
 8001704:	08001797 	.word	0x08001797
 8001708:	08001797 	.word	0x08001797
 800170c:	08001797 	.word	0x08001797
 8001710:	08001797 	.word	0x08001797
 8001714:	08001797 	.word	0x08001797
 8001718:	08001797 	.word	0x08001797
 800171c:	08001797 	.word	0x08001797
 8001720:	08001797 	.word	0x08001797
 8001724:	08001797 	.word	0x08001797
 8001728:	08001797 	.word	0x08001797
 800172c:	08001745 	.word	0x08001745
 8001730:	08001759 	.word	0x08001759
 8001734:	4a79      	ldr	r2, [pc, #484]	@ (800191c <HAL_GPIO_Init+0x2b4>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d013      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800173a:	e02c      	b.n	8001796 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	623b      	str	r3, [r7, #32]
          break;
 8001742:	e029      	b.n	8001798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	3304      	adds	r3, #4
 800174a:	623b      	str	r3, [r7, #32]
          break;
 800174c:	e024      	b.n	8001798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	3308      	adds	r3, #8
 8001754:	623b      	str	r3, [r7, #32]
          break;
 8001756:	e01f      	b.n	8001798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	330c      	adds	r3, #12
 800175e:	623b      	str	r3, [r7, #32]
          break;
 8001760:	e01a      	b.n	8001798 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d102      	bne.n	8001770 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800176a:	2304      	movs	r3, #4
 800176c:	623b      	str	r3, [r7, #32]
          break;
 800176e:	e013      	b.n	8001798 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d105      	bne.n	8001784 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001778:	2308      	movs	r3, #8
 800177a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	69fa      	ldr	r2, [r7, #28]
 8001780:	611a      	str	r2, [r3, #16]
          break;
 8001782:	e009      	b.n	8001798 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001784:	2308      	movs	r3, #8
 8001786:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	69fa      	ldr	r2, [r7, #28]
 800178c:	615a      	str	r2, [r3, #20]
          break;
 800178e:	e003      	b.n	8001798 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001790:	2300      	movs	r3, #0
 8001792:	623b      	str	r3, [r7, #32]
          break;
 8001794:	e000      	b.n	8001798 <HAL_GPIO_Init+0x130>
          break;
 8001796:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	2bff      	cmp	r3, #255	@ 0xff
 800179c:	d801      	bhi.n	80017a2 <HAL_GPIO_Init+0x13a>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	e001      	b.n	80017a6 <HAL_GPIO_Init+0x13e>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	3304      	adds	r3, #4
 80017a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	2bff      	cmp	r3, #255	@ 0xff
 80017ac:	d802      	bhi.n	80017b4 <HAL_GPIO_Init+0x14c>
 80017ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	e002      	b.n	80017ba <HAL_GPIO_Init+0x152>
 80017b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b6:	3b08      	subs	r3, #8
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	210f      	movs	r1, #15
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	fa01 f303 	lsl.w	r3, r1, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	401a      	ands	r2, r3
 80017cc:	6a39      	ldr	r1, [r7, #32]
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	fa01 f303 	lsl.w	r3, r1, r3
 80017d4:	431a      	orrs	r2, r3
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	f000 80b1 	beq.w	800194a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001920 <HAL_GPIO_Init+0x2b8>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	4a4c      	ldr	r2, [pc, #304]	@ (8001920 <HAL_GPIO_Init+0x2b8>)
 80017ee:	f043 0301 	orr.w	r3, r3, #1
 80017f2:	6193      	str	r3, [r2, #24]
 80017f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001920 <HAL_GPIO_Init+0x2b8>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	60bb      	str	r3, [r7, #8]
 80017fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001800:	4a48      	ldr	r2, [pc, #288]	@ (8001924 <HAL_GPIO_Init+0x2bc>)
 8001802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001804:	089b      	lsrs	r3, r3, #2
 8001806:	3302      	adds	r3, #2
 8001808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800180c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800180e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001810:	f003 0303 	and.w	r3, r3, #3
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	220f      	movs	r2, #15
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	43db      	mvns	r3, r3
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	4013      	ands	r3, r2
 8001822:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a40      	ldr	r2, [pc, #256]	@ (8001928 <HAL_GPIO_Init+0x2c0>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d013      	beq.n	8001854 <HAL_GPIO_Init+0x1ec>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a3f      	ldr	r2, [pc, #252]	@ (800192c <HAL_GPIO_Init+0x2c4>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d00d      	beq.n	8001850 <HAL_GPIO_Init+0x1e8>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a3e      	ldr	r2, [pc, #248]	@ (8001930 <HAL_GPIO_Init+0x2c8>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d007      	beq.n	800184c <HAL_GPIO_Init+0x1e4>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a3d      	ldr	r2, [pc, #244]	@ (8001934 <HAL_GPIO_Init+0x2cc>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d101      	bne.n	8001848 <HAL_GPIO_Init+0x1e0>
 8001844:	2303      	movs	r3, #3
 8001846:	e006      	b.n	8001856 <HAL_GPIO_Init+0x1ee>
 8001848:	2304      	movs	r3, #4
 800184a:	e004      	b.n	8001856 <HAL_GPIO_Init+0x1ee>
 800184c:	2302      	movs	r3, #2
 800184e:	e002      	b.n	8001856 <HAL_GPIO_Init+0x1ee>
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <HAL_GPIO_Init+0x1ee>
 8001854:	2300      	movs	r3, #0
 8001856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001858:	f002 0203 	and.w	r2, r2, #3
 800185c:	0092      	lsls	r2, r2, #2
 800185e:	4093      	lsls	r3, r2
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	4313      	orrs	r3, r2
 8001864:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001866:	492f      	ldr	r1, [pc, #188]	@ (8001924 <HAL_GPIO_Init+0x2bc>)
 8001868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800186a:	089b      	lsrs	r3, r3, #2
 800186c:	3302      	adds	r3, #2
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d006      	beq.n	800188e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001880:	4b2d      	ldr	r3, [pc, #180]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	492c      	ldr	r1, [pc, #176]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	4313      	orrs	r3, r2
 800188a:	608b      	str	r3, [r1, #8]
 800188c:	e006      	b.n	800189c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800188e:	4b2a      	ldr	r3, [pc, #168]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	43db      	mvns	r3, r3
 8001896:	4928      	ldr	r1, [pc, #160]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 8001898:	4013      	ands	r3, r2
 800189a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d006      	beq.n	80018b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018a8:	4b23      	ldr	r3, [pc, #140]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018aa:	68da      	ldr	r2, [r3, #12]
 80018ac:	4922      	ldr	r1, [pc, #136]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	60cb      	str	r3, [r1, #12]
 80018b4:	e006      	b.n	80018c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018b6:	4b20      	ldr	r3, [pc, #128]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018b8:	68da      	ldr	r2, [r3, #12]
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	43db      	mvns	r3, r3
 80018be:	491e      	ldr	r1, [pc, #120]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018c0:	4013      	ands	r3, r2
 80018c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d006      	beq.n	80018de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018d0:	4b19      	ldr	r3, [pc, #100]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018d2:	685a      	ldr	r2, [r3, #4]
 80018d4:	4918      	ldr	r1, [pc, #96]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	4313      	orrs	r3, r2
 80018da:	604b      	str	r3, [r1, #4]
 80018dc:	e006      	b.n	80018ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018de:	4b16      	ldr	r3, [pc, #88]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	43db      	mvns	r3, r3
 80018e6:	4914      	ldr	r1, [pc, #80]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018e8:	4013      	ands	r3, r2
 80018ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d021      	beq.n	800193c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	490e      	ldr	r1, [pc, #56]	@ (8001938 <HAL_GPIO_Init+0x2d0>)
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	4313      	orrs	r3, r2
 8001902:	600b      	str	r3, [r1, #0]
 8001904:	e021      	b.n	800194a <HAL_GPIO_Init+0x2e2>
 8001906:	bf00      	nop
 8001908:	10320000 	.word	0x10320000
 800190c:	10310000 	.word	0x10310000
 8001910:	10220000 	.word	0x10220000
 8001914:	10210000 	.word	0x10210000
 8001918:	10120000 	.word	0x10120000
 800191c:	10110000 	.word	0x10110000
 8001920:	40021000 	.word	0x40021000
 8001924:	40010000 	.word	0x40010000
 8001928:	40010800 	.word	0x40010800
 800192c:	40010c00 	.word	0x40010c00
 8001930:	40011000 	.word	0x40011000
 8001934:	40011400 	.word	0x40011400
 8001938:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800193c:	4b0b      	ldr	r3, [pc, #44]	@ (800196c <HAL_GPIO_Init+0x304>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	43db      	mvns	r3, r3
 8001944:	4909      	ldr	r1, [pc, #36]	@ (800196c <HAL_GPIO_Init+0x304>)
 8001946:	4013      	ands	r3, r2
 8001948:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800194a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194c:	3301      	adds	r3, #1
 800194e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001956:	fa22 f303 	lsr.w	r3, r2, r3
 800195a:	2b00      	cmp	r3, #0
 800195c:	f47f ae8e 	bne.w	800167c <HAL_GPIO_Init+0x14>
  }
}
 8001960:	bf00      	nop
 8001962:	bf00      	nop
 8001964:	372c      	adds	r7, #44	@ 0x2c
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr
 800196c:	40010400 	.word	0x40010400

08001970 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	807b      	strh	r3, [r7, #2]
 800197c:	4613      	mov	r3, r2
 800197e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001980:	787b      	ldrb	r3, [r7, #1]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d003      	beq.n	800198e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001986:	887a      	ldrh	r2, [r7, #2]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800198c:	e003      	b.n	8001996 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800198e:	887b      	ldrh	r3, [r7, #2]
 8001990:	041a      	lsls	r2, r3, #16
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	611a      	str	r2, [r3, #16]
}
 8001996:	bf00      	nop
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr

080019a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e12b      	b.n	8001c0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d106      	bne.n	80019cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff fb42 	bl	8001050 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2224      	movs	r2, #36	@ 0x24
 80019d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f022 0201 	bic.w	r2, r2, #1
 80019e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80019f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a04:	f001 fbfc 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
 8001a08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	4a81      	ldr	r2, [pc, #516]	@ (8001c14 <HAL_I2C_Init+0x274>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d807      	bhi.n	8001a24 <HAL_I2C_Init+0x84>
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	4a80      	ldr	r2, [pc, #512]	@ (8001c18 <HAL_I2C_Init+0x278>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	bf94      	ite	ls
 8001a1c:	2301      	movls	r3, #1
 8001a1e:	2300      	movhi	r3, #0
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	e006      	b.n	8001a32 <HAL_I2C_Init+0x92>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	4a7d      	ldr	r2, [pc, #500]	@ (8001c1c <HAL_I2C_Init+0x27c>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	bf94      	ite	ls
 8001a2c:	2301      	movls	r3, #1
 8001a2e:	2300      	movhi	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e0e7      	b.n	8001c0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	4a78      	ldr	r2, [pc, #480]	@ (8001c20 <HAL_I2C_Init+0x280>)
 8001a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a42:	0c9b      	lsrs	r3, r3, #18
 8001a44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	430a      	orrs	r2, r1
 8001a58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	4a6a      	ldr	r2, [pc, #424]	@ (8001c14 <HAL_I2C_Init+0x274>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d802      	bhi.n	8001a74 <HAL_I2C_Init+0xd4>
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	3301      	adds	r3, #1
 8001a72:	e009      	b.n	8001a88 <HAL_I2C_Init+0xe8>
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001a7a:	fb02 f303 	mul.w	r3, r2, r3
 8001a7e:	4a69      	ldr	r2, [pc, #420]	@ (8001c24 <HAL_I2C_Init+0x284>)
 8001a80:	fba2 2303 	umull	r2, r3, r2, r3
 8001a84:	099b      	lsrs	r3, r3, #6
 8001a86:	3301      	adds	r3, #1
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	6812      	ldr	r2, [r2, #0]
 8001a8c:	430b      	orrs	r3, r1
 8001a8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001a9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	495c      	ldr	r1, [pc, #368]	@ (8001c14 <HAL_I2C_Init+0x274>)
 8001aa4:	428b      	cmp	r3, r1
 8001aa6:	d819      	bhi.n	8001adc <HAL_I2C_Init+0x13c>
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	1e59      	subs	r1, r3, #1
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ab6:	1c59      	adds	r1, r3, #1
 8001ab8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001abc:	400b      	ands	r3, r1
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d00a      	beq.n	8001ad8 <HAL_I2C_Init+0x138>
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	1e59      	subs	r1, r3, #1
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ad6:	e051      	b.n	8001b7c <HAL_I2C_Init+0x1dc>
 8001ad8:	2304      	movs	r3, #4
 8001ada:	e04f      	b.n	8001b7c <HAL_I2C_Init+0x1dc>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d111      	bne.n	8001b08 <HAL_I2C_Init+0x168>
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	1e58      	subs	r0, r3, #1
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6859      	ldr	r1, [r3, #4]
 8001aec:	460b      	mov	r3, r1
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	440b      	add	r3, r1
 8001af2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001af6:	3301      	adds	r3, #1
 8001af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	bf0c      	ite	eq
 8001b00:	2301      	moveq	r3, #1
 8001b02:	2300      	movne	r3, #0
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	e012      	b.n	8001b2e <HAL_I2C_Init+0x18e>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	1e58      	subs	r0, r3, #1
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6859      	ldr	r1, [r3, #4]
 8001b10:	460b      	mov	r3, r1
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	440b      	add	r3, r1
 8001b16:	0099      	lsls	r1, r3, #2
 8001b18:	440b      	add	r3, r1
 8001b1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b1e:	3301      	adds	r3, #1
 8001b20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	bf0c      	ite	eq
 8001b28:	2301      	moveq	r3, #1
 8001b2a:	2300      	movne	r3, #0
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <HAL_I2C_Init+0x196>
 8001b32:	2301      	movs	r3, #1
 8001b34:	e022      	b.n	8001b7c <HAL_I2C_Init+0x1dc>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d10e      	bne.n	8001b5c <HAL_I2C_Init+0x1bc>
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	1e58      	subs	r0, r3, #1
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6859      	ldr	r1, [r3, #4]
 8001b46:	460b      	mov	r3, r1
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	440b      	add	r3, r1
 8001b4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b50:	3301      	adds	r3, #1
 8001b52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b5a:	e00f      	b.n	8001b7c <HAL_I2C_Init+0x1dc>
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	1e58      	subs	r0, r3, #1
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6859      	ldr	r1, [r3, #4]
 8001b64:	460b      	mov	r3, r1
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	440b      	add	r3, r1
 8001b6a:	0099      	lsls	r1, r3, #2
 8001b6c:	440b      	add	r3, r1
 8001b6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b72:	3301      	adds	r3, #1
 8001b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b7c:	6879      	ldr	r1, [r7, #4]
 8001b7e:	6809      	ldr	r1, [r1, #0]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69da      	ldr	r2, [r3, #28]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	431a      	orrs	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001baa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	6911      	ldr	r1, [r2, #16]
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	68d2      	ldr	r2, [r2, #12]
 8001bb6:	4311      	orrs	r1, r2
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	6812      	ldr	r2, [r2, #0]
 8001bbc:	430b      	orrs	r3, r1
 8001bbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	695a      	ldr	r2, [r3, #20]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f042 0201 	orr.w	r2, r2, #1
 8001bea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2220      	movs	r2, #32
 8001bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	000186a0 	.word	0x000186a0
 8001c18:	001e847f 	.word	0x001e847f
 8001c1c:	003d08ff 	.word	0x003d08ff
 8001c20:	431bde83 	.word	0x431bde83
 8001c24:	10624dd3 	.word	0x10624dd3

08001c28 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af02      	add	r7, sp, #8
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	4608      	mov	r0, r1
 8001c32:	4611      	mov	r1, r2
 8001c34:	461a      	mov	r2, r3
 8001c36:	4603      	mov	r3, r0
 8001c38:	817b      	strh	r3, [r7, #10]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	813b      	strh	r3, [r7, #8]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001c42:	f7ff fbff 	bl	8001444 <HAL_GetTick>
 8001c46:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b20      	cmp	r3, #32
 8001c52:	f040 80d9 	bne.w	8001e08 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	2319      	movs	r3, #25
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	496d      	ldr	r1, [pc, #436]	@ (8001e14 <HAL_I2C_Mem_Write+0x1ec>)
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f000 fccd 	bl	8002600 <I2C_WaitOnFlagUntilTimeout>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	e0cc      	b.n	8001e0a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d101      	bne.n	8001c7e <HAL_I2C_Mem_Write+0x56>
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	e0c5      	b.n	8001e0a <HAL_I2C_Mem_Write+0x1e2>
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2201      	movs	r2, #1
 8001c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d007      	beq.n	8001ca4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f042 0201 	orr.w	r2, r2, #1
 8001ca2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2221      	movs	r2, #33	@ 0x21
 8001cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2240      	movs	r2, #64	@ 0x40
 8001cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6a3a      	ldr	r2, [r7, #32]
 8001cce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001cd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4a4d      	ldr	r2, [pc, #308]	@ (8001e18 <HAL_I2C_Mem_Write+0x1f0>)
 8001ce4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ce6:	88f8      	ldrh	r0, [r7, #6]
 8001ce8:	893a      	ldrh	r2, [r7, #8]
 8001cea:	8979      	ldrh	r1, [r7, #10]
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	9301      	str	r3, [sp, #4]
 8001cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	68f8      	ldr	r0, [r7, #12]
 8001cf8:	f000 fb04 	bl	8002304 <I2C_RequestMemoryWrite>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d052      	beq.n	8001da8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e081      	b.n	8001e0a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d0a:	68f8      	ldr	r0, [r7, #12]
 8001d0c:	f000 fd92 	bl	8002834 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00d      	beq.n	8001d32 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	2b04      	cmp	r3, #4
 8001d1c:	d107      	bne.n	8001d2e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e06b      	b.n	8001e0a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d36:	781a      	ldrb	r2, [r3, #0]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	d11b      	bne.n	8001da8 <HAL_I2C_Mem_Write+0x180>
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d017      	beq.n	8001da8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7c:	781a      	ldrb	r2, [r3, #0]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	1c5a      	adds	r2, r3, #1
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d92:	3b01      	subs	r3, #1
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	3b01      	subs	r3, #1
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d1aa      	bne.n	8001d06 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001db4:	68f8      	ldr	r0, [r7, #12]
 8001db6:	f000 fd85 	bl	80028c4 <I2C_WaitOnBTFFlagUntilTimeout>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d00d      	beq.n	8001ddc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc4:	2b04      	cmp	r3, #4
 8001dc6:	d107      	bne.n	8001dd8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dd6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e016      	b.n	8001e0a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2220      	movs	r2, #32
 8001df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e04:	2300      	movs	r3, #0
 8001e06:	e000      	b.n	8001e0a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001e08:	2302      	movs	r3, #2
  }
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3718      	adds	r7, #24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	00100002 	.word	0x00100002
 8001e18:	ffff0000 	.word	0xffff0000

08001e1c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08c      	sub	sp, #48	@ 0x30
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	4608      	mov	r0, r1
 8001e26:	4611      	mov	r1, r2
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	817b      	strh	r3, [r7, #10]
 8001e2e:	460b      	mov	r3, r1
 8001e30:	813b      	strh	r3, [r7, #8]
 8001e32:	4613      	mov	r3, r2
 8001e34:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8001e36:	2300      	movs	r3, #0
 8001e38:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e3a:	f7ff fb03 	bl	8001444 <HAL_GetTick>
 8001e3e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2b20      	cmp	r3, #32
 8001e4a:	f040 8250 	bne.w	80022ee <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	2319      	movs	r3, #25
 8001e54:	2201      	movs	r2, #1
 8001e56:	4982      	ldr	r1, [pc, #520]	@ (8002060 <HAL_I2C_Mem_Read+0x244>)
 8001e58:	68f8      	ldr	r0, [r7, #12]
 8001e5a:	f000 fbd1 	bl	8002600 <I2C_WaitOnFlagUntilTimeout>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8001e64:	2302      	movs	r3, #2
 8001e66:	e243      	b.n	80022f0 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d101      	bne.n	8001e76 <HAL_I2C_Mem_Read+0x5a>
 8001e72:	2302      	movs	r3, #2
 8001e74:	e23c      	b.n	80022f0 <HAL_I2C_Mem_Read+0x4d4>
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0301 	and.w	r3, r3, #1
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d007      	beq.n	8001e9c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f042 0201 	orr.w	r2, r2, #1
 8001e9a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001eaa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2222      	movs	r2, #34	@ 0x22
 8001eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2240      	movs	r2, #64	@ 0x40
 8001eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ec6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001ecc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4a62      	ldr	r2, [pc, #392]	@ (8002064 <HAL_I2C_Mem_Read+0x248>)
 8001edc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ede:	88f8      	ldrh	r0, [r7, #6]
 8001ee0:	893a      	ldrh	r2, [r7, #8]
 8001ee2:	8979      	ldrh	r1, [r7, #10]
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee6:	9301      	str	r3, [sp, #4]
 8001ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001eea:	9300      	str	r3, [sp, #0]
 8001eec:	4603      	mov	r3, r0
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	f000 fa9e 	bl	8002430 <I2C_RequestMemoryRead>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e1f8      	b.n	80022f0 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d113      	bne.n	8001f2e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f06:	2300      	movs	r3, #0
 8001f08:	61fb      	str	r3, [r7, #28]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	695b      	ldr	r3, [r3, #20]
 8001f10:	61fb      	str	r3, [r7, #28]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	61fb      	str	r3, [r7, #28]
 8001f1a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	e1cc      	b.n	80022c8 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d11e      	bne.n	8001f74 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f44:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f46:	b672      	cpsid	i
}
 8001f48:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61bb      	str	r3, [r7, #24]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	695b      	ldr	r3, [r3, #20]
 8001f54:	61bb      	str	r3, [r7, #24]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	61bb      	str	r3, [r7, #24]
 8001f5e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f6e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f70:	b662      	cpsie	i
}
 8001f72:	e035      	b.n	8001fe0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d11e      	bne.n	8001fba <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f8a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f8c:	b672      	cpsid	i
}
 8001f8e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	699b      	ldr	r3, [r3, #24]
 8001fa2:	617b      	str	r3, [r7, #20]
 8001fa4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001fb4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001fb6:	b662      	cpsie	i
}
 8001fb8:	e012      	b.n	8001fe0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001fc8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fca:	2300      	movs	r3, #0
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	695b      	ldr	r3, [r3, #20]
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	613b      	str	r3, [r7, #16]
 8001fde:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001fe0:	e172      	b.n	80022c8 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fe6:	2b03      	cmp	r3, #3
 8001fe8:	f200 811f 	bhi.w	800222a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d123      	bne.n	800203c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ff6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001ff8:	68f8      	ldr	r0, [r7, #12]
 8001ffa:	f000 fcab 	bl	8002954 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e173      	b.n	80022f0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	691a      	ldr	r2, [r3, #16]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201a:	1c5a      	adds	r2, r3, #1
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002024:	3b01      	subs	r3, #1
 8002026:	b29a      	uxth	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002030:	b29b      	uxth	r3, r3
 8002032:	3b01      	subs	r3, #1
 8002034:	b29a      	uxth	r2, r3
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800203a:	e145      	b.n	80022c8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002040:	2b02      	cmp	r3, #2
 8002042:	d152      	bne.n	80020ea <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800204a:	2200      	movs	r2, #0
 800204c:	4906      	ldr	r1, [pc, #24]	@ (8002068 <HAL_I2C_Mem_Read+0x24c>)
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 fad6 	bl	8002600 <I2C_WaitOnFlagUntilTimeout>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d008      	beq.n	800206c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e148      	b.n	80022f0 <HAL_I2C_Mem_Read+0x4d4>
 800205e:	bf00      	nop
 8002060:	00100002 	.word	0x00100002
 8002064:	ffff0000 	.word	0xffff0000
 8002068:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800206c:	b672      	cpsid	i
}
 800206e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800207e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	691a      	ldr	r2, [r3, #16]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208a:	b2d2      	uxtb	r2, r2
 800208c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002092:	1c5a      	adds	r2, r3, #1
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800209c:	3b01      	subs	r3, #1
 800209e:	b29a      	uxth	r2, r3
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	3b01      	subs	r3, #1
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80020b2:	b662      	cpsie	i
}
 80020b4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	691a      	ldr	r2, [r3, #16]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	b2d2      	uxtb	r2, r2
 80020c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020d2:	3b01      	subs	r3, #1
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020de:	b29b      	uxth	r3, r3
 80020e0:	3b01      	subs	r3, #1
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80020e8:	e0ee      	b.n	80022c8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020f0:	2200      	movs	r2, #0
 80020f2:	4981      	ldr	r1, [pc, #516]	@ (80022f8 <HAL_I2C_Mem_Read+0x4dc>)
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f000 fa83 	bl	8002600 <I2C_WaitOnFlagUntilTimeout>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e0f5      	b.n	80022f0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002112:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002114:	b672      	cpsid	i
}
 8002116:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	691a      	ldr	r2, [r3, #16]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002122:	b2d2      	uxtb	r2, r2
 8002124:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212a:	1c5a      	adds	r2, r3, #1
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002134:	3b01      	subs	r3, #1
 8002136:	b29a      	uxth	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002140:	b29b      	uxth	r3, r3
 8002142:	3b01      	subs	r3, #1
 8002144:	b29a      	uxth	r2, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800214a:	4b6c      	ldr	r3, [pc, #432]	@ (80022fc <HAL_I2C_Mem_Read+0x4e0>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	08db      	lsrs	r3, r3, #3
 8002150:	4a6b      	ldr	r2, [pc, #428]	@ (8002300 <HAL_I2C_Mem_Read+0x4e4>)
 8002152:	fba2 2303 	umull	r2, r3, r2, r3
 8002156:	0a1a      	lsrs	r2, r3, #8
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	00da      	lsls	r2, r3, #3
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002164:	6a3b      	ldr	r3, [r7, #32]
 8002166:	3b01      	subs	r3, #1
 8002168:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800216a:	6a3b      	ldr	r3, [r7, #32]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d118      	bne.n	80021a2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2200      	movs	r2, #0
 8002174:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2220      	movs	r2, #32
 800217a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	f043 0220 	orr.w	r2, r3, #32
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002192:	b662      	cpsie	i
}
 8002194:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e0a6      	b.n	80022f0 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	695b      	ldr	r3, [r3, #20]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d1d9      	bne.n	8002164 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80021be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	691a      	ldr	r2, [r3, #16]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d2:	1c5a      	adds	r2, r3, #1
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021dc:	3b01      	subs	r3, #1
 80021de:	b29a      	uxth	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	3b01      	subs	r3, #1
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80021f2:	b662      	cpsie	i
}
 80021f4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	691a      	ldr	r2, [r3, #16]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002200:	b2d2      	uxtb	r2, r2
 8002202:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002208:	1c5a      	adds	r2, r3, #1
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002212:	3b01      	subs	r3, #1
 8002214:	b29a      	uxth	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800221e:	b29b      	uxth	r3, r3
 8002220:	3b01      	subs	r3, #1
 8002222:	b29a      	uxth	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002228:	e04e      	b.n	80022c8 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800222a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800222c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800222e:	68f8      	ldr	r0, [r7, #12]
 8002230:	f000 fb90 	bl	8002954 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e058      	b.n	80022f0 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002248:	b2d2      	uxtb	r2, r2
 800224a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002250:	1c5a      	adds	r2, r3, #1
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800225a:	3b01      	subs	r3, #1
 800225c:	b29a      	uxth	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002266:	b29b      	uxth	r3, r3
 8002268:	3b01      	subs	r3, #1
 800226a:	b29a      	uxth	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	2b04      	cmp	r3, #4
 800227c:	d124      	bne.n	80022c8 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002282:	2b03      	cmp	r3, #3
 8002284:	d107      	bne.n	8002296 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002294:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	691a      	ldr	r2, [r3, #16]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a0:	b2d2      	uxtb	r2, r2
 80022a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a8:	1c5a      	adds	r2, r3, #1
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022b2:	3b01      	subs	r3, #1
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022be:	b29b      	uxth	r3, r3
 80022c0:	3b01      	subs	r3, #1
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	f47f ae88 	bne.w	8001fe2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2220      	movs	r2, #32
 80022d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80022ea:	2300      	movs	r3, #0
 80022ec:	e000      	b.n	80022f0 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80022ee:	2302      	movs	r3, #2
  }
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3728      	adds	r7, #40	@ 0x28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	00010004 	.word	0x00010004
 80022fc:	20000000 	.word	0x20000000
 8002300:	14f8b589 	.word	0x14f8b589

08002304 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b088      	sub	sp, #32
 8002308:	af02      	add	r7, sp, #8
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	4608      	mov	r0, r1
 800230e:	4611      	mov	r1, r2
 8002310:	461a      	mov	r2, r3
 8002312:	4603      	mov	r3, r0
 8002314:	817b      	strh	r3, [r7, #10]
 8002316:	460b      	mov	r3, r1
 8002318:	813b      	strh	r3, [r7, #8]
 800231a:	4613      	mov	r3, r2
 800231c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800232c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800232e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	6a3b      	ldr	r3, [r7, #32]
 8002334:	2200      	movs	r2, #0
 8002336:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f960 	bl	8002600 <I2C_WaitOnFlagUntilTimeout>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00d      	beq.n	8002362 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002350:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002354:	d103      	bne.n	800235e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800235c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e05f      	b.n	8002422 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002362:	897b      	ldrh	r3, [r7, #10]
 8002364:	b2db      	uxtb	r3, r3
 8002366:	461a      	mov	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002370:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002374:	6a3a      	ldr	r2, [r7, #32]
 8002376:	492d      	ldr	r1, [pc, #180]	@ (800242c <I2C_RequestMemoryWrite+0x128>)
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f000 f9bb 	bl	80026f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e04c      	b.n	8002422 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800239e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023a0:	6a39      	ldr	r1, [r7, #32]
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 fa46 	bl	8002834 <I2C_WaitOnTXEFlagUntilTimeout>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00d      	beq.n	80023ca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d107      	bne.n	80023c6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e02b      	b.n	8002422 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023ca:	88fb      	ldrh	r3, [r7, #6]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d105      	bne.n	80023dc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80023d0:	893b      	ldrh	r3, [r7, #8]
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	611a      	str	r2, [r3, #16]
 80023da:	e021      	b.n	8002420 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80023dc:	893b      	ldrh	r3, [r7, #8]
 80023de:	0a1b      	lsrs	r3, r3, #8
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023ec:	6a39      	ldr	r1, [r7, #32]
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f000 fa20 	bl	8002834 <I2C_WaitOnTXEFlagUntilTimeout>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00d      	beq.n	8002416 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fe:	2b04      	cmp	r3, #4
 8002400:	d107      	bne.n	8002412 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002410:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e005      	b.n	8002422 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002416:	893b      	ldrh	r3, [r7, #8]
 8002418:	b2da      	uxtb	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	00010002 	.word	0x00010002

08002430 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af02      	add	r7, sp, #8
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	4608      	mov	r0, r1
 800243a:	4611      	mov	r1, r2
 800243c:	461a      	mov	r2, r3
 800243e:	4603      	mov	r3, r0
 8002440:	817b      	strh	r3, [r7, #10]
 8002442:	460b      	mov	r3, r1
 8002444:	813b      	strh	r3, [r7, #8]
 8002446:	4613      	mov	r3, r2
 8002448:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002458:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002468:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800246a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246c:	9300      	str	r3, [sp, #0]
 800246e:	6a3b      	ldr	r3, [r7, #32]
 8002470:	2200      	movs	r2, #0
 8002472:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002476:	68f8      	ldr	r0, [r7, #12]
 8002478:	f000 f8c2 	bl	8002600 <I2C_WaitOnFlagUntilTimeout>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00d      	beq.n	800249e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800248c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002490:	d103      	bne.n	800249a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002498:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e0aa      	b.n	80025f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800249e:	897b      	ldrh	r3, [r7, #10]
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	461a      	mov	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80024ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b0:	6a3a      	ldr	r2, [r7, #32]
 80024b2:	4952      	ldr	r1, [pc, #328]	@ (80025fc <I2C_RequestMemoryRead+0x1cc>)
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 f91d 	bl	80026f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e097      	b.n	80025f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	617b      	str	r3, [r7, #20]
 80024d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024dc:	6a39      	ldr	r1, [r7, #32]
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f000 f9a8 	bl	8002834 <I2C_WaitOnTXEFlagUntilTimeout>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00d      	beq.n	8002506 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ee:	2b04      	cmp	r3, #4
 80024f0:	d107      	bne.n	8002502 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002500:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e076      	b.n	80025f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002506:	88fb      	ldrh	r3, [r7, #6]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d105      	bne.n	8002518 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800250c:	893b      	ldrh	r3, [r7, #8]
 800250e:	b2da      	uxtb	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	611a      	str	r2, [r3, #16]
 8002516:	e021      	b.n	800255c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002518:	893b      	ldrh	r3, [r7, #8]
 800251a:	0a1b      	lsrs	r3, r3, #8
 800251c:	b29b      	uxth	r3, r3
 800251e:	b2da      	uxtb	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002528:	6a39      	ldr	r1, [r7, #32]
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f000 f982 	bl	8002834 <I2C_WaitOnTXEFlagUntilTimeout>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00d      	beq.n	8002552 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253a:	2b04      	cmp	r3, #4
 800253c:	d107      	bne.n	800254e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800254c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e050      	b.n	80025f4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002552:	893b      	ldrh	r3, [r7, #8]
 8002554:	b2da      	uxtb	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800255c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800255e:	6a39      	ldr	r1, [r7, #32]
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f000 f967 	bl	8002834 <I2C_WaitOnTXEFlagUntilTimeout>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d00d      	beq.n	8002588 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002570:	2b04      	cmp	r3, #4
 8002572:	d107      	bne.n	8002584 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002582:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e035      	b.n	80025f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002596:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259a:	9300      	str	r3, [sp, #0]
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	2200      	movs	r2, #0
 80025a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f000 f82b 	bl	8002600 <I2C_WaitOnFlagUntilTimeout>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00d      	beq.n	80025cc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025be:	d103      	bne.n	80025c8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e013      	b.n	80025f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80025cc:	897b      	ldrh	r3, [r7, #10]
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	f043 0301 	orr.w	r3, r3, #1
 80025d4:	b2da      	uxtb	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025de:	6a3a      	ldr	r2, [r7, #32]
 80025e0:	4906      	ldr	r1, [pc, #24]	@ (80025fc <I2C_RequestMemoryRead+0x1cc>)
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f000 f886 	bl	80026f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e000      	b.n	80025f4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3718      	adds	r7, #24
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	00010002 	.word	0x00010002

08002600 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	603b      	str	r3, [r7, #0]
 800260c:	4613      	mov	r3, r2
 800260e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002610:	e048      	b.n	80026a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002618:	d044      	beq.n	80026a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800261a:	f7fe ff13 	bl	8001444 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	429a      	cmp	r2, r3
 8002628:	d302      	bcc.n	8002630 <I2C_WaitOnFlagUntilTimeout+0x30>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d139      	bne.n	80026a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	0c1b      	lsrs	r3, r3, #16
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b01      	cmp	r3, #1
 8002638:	d10d      	bne.n	8002656 <I2C_WaitOnFlagUntilTimeout+0x56>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	43da      	mvns	r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	4013      	ands	r3, r2
 8002646:	b29b      	uxth	r3, r3
 8002648:	2b00      	cmp	r3, #0
 800264a:	bf0c      	ite	eq
 800264c:	2301      	moveq	r3, #1
 800264e:	2300      	movne	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	461a      	mov	r2, r3
 8002654:	e00c      	b.n	8002670 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	43da      	mvns	r2, r3
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	4013      	ands	r3, r2
 8002662:	b29b      	uxth	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	bf0c      	ite	eq
 8002668:	2301      	moveq	r3, #1
 800266a:	2300      	movne	r3, #0
 800266c:	b2db      	uxtb	r3, r3
 800266e:	461a      	mov	r2, r3
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	429a      	cmp	r2, r3
 8002674:	d116      	bne.n	80026a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2220      	movs	r2, #32
 8002680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002690:	f043 0220 	orr.w	r2, r3, #32
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e023      	b.n	80026ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	0c1b      	lsrs	r3, r3, #16
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d10d      	bne.n	80026ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	695b      	ldr	r3, [r3, #20]
 80026b4:	43da      	mvns	r2, r3
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	4013      	ands	r3, r2
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	bf0c      	ite	eq
 80026c0:	2301      	moveq	r3, #1
 80026c2:	2300      	movne	r3, #0
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	461a      	mov	r2, r3
 80026c8:	e00c      	b.n	80026e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	43da      	mvns	r2, r3
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	4013      	ands	r3, r2
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	2b00      	cmp	r3, #0
 80026da:	bf0c      	ite	eq
 80026dc:	2301      	moveq	r3, #1
 80026de:	2300      	movne	r3, #0
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	461a      	mov	r2, r3
 80026e4:	79fb      	ldrb	r3, [r7, #7]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d093      	beq.n	8002612 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
 8002700:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002702:	e071      	b.n	80027e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	695b      	ldr	r3, [r3, #20]
 800270a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800270e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002712:	d123      	bne.n	800275c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002722:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800272c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002748:	f043 0204 	orr.w	r2, r3, #4
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e067      	b.n	800282c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002762:	d041      	beq.n	80027e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002764:	f7fe fe6e 	bl	8001444 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	429a      	cmp	r2, r3
 8002772:	d302      	bcc.n	800277a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d136      	bne.n	80027e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	0c1b      	lsrs	r3, r3, #16
 800277e:	b2db      	uxtb	r3, r3
 8002780:	2b01      	cmp	r3, #1
 8002782:	d10c      	bne.n	800279e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	43da      	mvns	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	4013      	ands	r3, r2
 8002790:	b29b      	uxth	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	bf14      	ite	ne
 8002796:	2301      	movne	r3, #1
 8002798:	2300      	moveq	r3, #0
 800279a:	b2db      	uxtb	r3, r3
 800279c:	e00b      	b.n	80027b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	43da      	mvns	r2, r3
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	4013      	ands	r3, r2
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	bf14      	ite	ne
 80027b0:	2301      	movne	r3, #1
 80027b2:	2300      	moveq	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d016      	beq.n	80027e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2200      	movs	r2, #0
 80027be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2220      	movs	r2, #32
 80027c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d4:	f043 0220 	orr.w	r2, r3, #32
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e021      	b.n	800282c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	0c1b      	lsrs	r3, r3, #16
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d10c      	bne.n	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	43da      	mvns	r2, r3
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	4013      	ands	r3, r2
 80027fe:	b29b      	uxth	r3, r3
 8002800:	2b00      	cmp	r3, #0
 8002802:	bf14      	ite	ne
 8002804:	2301      	movne	r3, #1
 8002806:	2300      	moveq	r3, #0
 8002808:	b2db      	uxtb	r3, r3
 800280a:	e00b      	b.n	8002824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	43da      	mvns	r2, r3
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	4013      	ands	r3, r2
 8002818:	b29b      	uxth	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	bf14      	ite	ne
 800281e:	2301      	movne	r3, #1
 8002820:	2300      	moveq	r3, #0
 8002822:	b2db      	uxtb	r3, r3
 8002824:	2b00      	cmp	r3, #0
 8002826:	f47f af6d 	bne.w	8002704 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800282a:	2300      	movs	r3, #0
}
 800282c:	4618      	mov	r0, r3
 800282e:	3710      	adds	r7, #16
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002840:	e034      	b.n	80028ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 f8e3 	bl	8002a0e <I2C_IsAcknowledgeFailed>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e034      	b.n	80028bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002858:	d028      	beq.n	80028ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800285a:	f7fe fdf3 	bl	8001444 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	429a      	cmp	r2, r3
 8002868:	d302      	bcc.n	8002870 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d11d      	bne.n	80028ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800287a:	2b80      	cmp	r3, #128	@ 0x80
 800287c:	d016      	beq.n	80028ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2220      	movs	r2, #32
 8002888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002898:	f043 0220 	orr.w	r2, r3, #32
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e007      	b.n	80028bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028b6:	2b80      	cmp	r3, #128	@ 0x80
 80028b8:	d1c3      	bne.n	8002842 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3710      	adds	r7, #16
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028d0:	e034      	b.n	800293c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f89b 	bl	8002a0e <I2C_IsAcknowledgeFailed>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e034      	b.n	800294c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e8:	d028      	beq.n	800293c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ea:	f7fe fdab 	bl	8001444 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d302      	bcc.n	8002900 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d11d      	bne.n	800293c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	f003 0304 	and.w	r3, r3, #4
 800290a:	2b04      	cmp	r3, #4
 800290c:	d016      	beq.n	800293c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2200      	movs	r2, #0
 8002912:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2220      	movs	r2, #32
 8002918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002928:	f043 0220 	orr.w	r2, r3, #32
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e007      	b.n	800294c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	f003 0304 	and.w	r3, r3, #4
 8002946:	2b04      	cmp	r3, #4
 8002948:	d1c3      	bne.n	80028d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	3710      	adds	r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002960:	e049      	b.n	80029f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	695b      	ldr	r3, [r3, #20]
 8002968:	f003 0310 	and.w	r3, r3, #16
 800296c:	2b10      	cmp	r3, #16
 800296e:	d119      	bne.n	80029a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 0210 	mvn.w	r2, #16
 8002978:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2220      	movs	r2, #32
 8002984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e030      	b.n	8002a06 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029a4:	f7fe fd4e 	bl	8001444 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	68ba      	ldr	r2, [r7, #8]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d302      	bcc.n	80029ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d11d      	bne.n	80029f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029c4:	2b40      	cmp	r3, #64	@ 0x40
 80029c6:	d016      	beq.n	80029f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2220      	movs	r2, #32
 80029d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	f043 0220 	orr.w	r2, r3, #32
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e007      	b.n	8002a06 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a00:	2b40      	cmp	r3, #64	@ 0x40
 8002a02:	d1ae      	bne.n	8002962 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b083      	sub	sp, #12
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a24:	d11b      	bne.n	8002a5e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002a2e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	f043 0204 	orr.w	r2, r3, #4
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr
	...

08002a6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e272      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	f000 8087 	beq.w	8002b9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a8c:	4b92      	ldr	r3, [pc, #584]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f003 030c 	and.w	r3, r3, #12
 8002a94:	2b04      	cmp	r3, #4
 8002a96:	d00c      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a98:	4b8f      	ldr	r3, [pc, #572]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 030c 	and.w	r3, r3, #12
 8002aa0:	2b08      	cmp	r3, #8
 8002aa2:	d112      	bne.n	8002aca <HAL_RCC_OscConfig+0x5e>
 8002aa4:	4b8c      	ldr	r3, [pc, #560]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ab0:	d10b      	bne.n	8002aca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab2:	4b89      	ldr	r3, [pc, #548]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d06c      	beq.n	8002b98 <HAL_RCC_OscConfig+0x12c>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d168      	bne.n	8002b98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e24c      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ad2:	d106      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x76>
 8002ad4:	4b80      	ldr	r3, [pc, #512]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a7f      	ldr	r2, [pc, #508]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002ada:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ade:	6013      	str	r3, [r2, #0]
 8002ae0:	e02e      	b.n	8002b40 <HAL_RCC_OscConfig+0xd4>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10c      	bne.n	8002b04 <HAL_RCC_OscConfig+0x98>
 8002aea:	4b7b      	ldr	r3, [pc, #492]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a7a      	ldr	r2, [pc, #488]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002af0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002af4:	6013      	str	r3, [r2, #0]
 8002af6:	4b78      	ldr	r3, [pc, #480]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a77      	ldr	r2, [pc, #476]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002afc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b00:	6013      	str	r3, [r2, #0]
 8002b02:	e01d      	b.n	8002b40 <HAL_RCC_OscConfig+0xd4>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b0c:	d10c      	bne.n	8002b28 <HAL_RCC_OscConfig+0xbc>
 8002b0e:	4b72      	ldr	r3, [pc, #456]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a71      	ldr	r2, [pc, #452]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b18:	6013      	str	r3, [r2, #0]
 8002b1a:	4b6f      	ldr	r3, [pc, #444]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a6e      	ldr	r2, [pc, #440]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	e00b      	b.n	8002b40 <HAL_RCC_OscConfig+0xd4>
 8002b28:	4b6b      	ldr	r3, [pc, #428]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a6a      	ldr	r2, [pc, #424]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b32:	6013      	str	r3, [r2, #0]
 8002b34:	4b68      	ldr	r3, [pc, #416]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a67      	ldr	r2, [pc, #412]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d013      	beq.n	8002b70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b48:	f7fe fc7c 	bl	8001444 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b50:	f7fe fc78 	bl	8001444 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b64      	cmp	r3, #100	@ 0x64
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e200      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b62:	4b5d      	ldr	r3, [pc, #372]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d0f0      	beq.n	8002b50 <HAL_RCC_OscConfig+0xe4>
 8002b6e:	e014      	b.n	8002b9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b70:	f7fe fc68 	bl	8001444 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b78:	f7fe fc64 	bl	8001444 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b64      	cmp	r3, #100	@ 0x64
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e1ec      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b8a:	4b53      	ldr	r3, [pc, #332]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f0      	bne.n	8002b78 <HAL_RCC_OscConfig+0x10c>
 8002b96:	e000      	b.n	8002b9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d063      	beq.n	8002c6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ba6:	4b4c      	ldr	r3, [pc, #304]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 030c 	and.w	r3, r3, #12
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00b      	beq.n	8002bca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002bb2:	4b49      	ldr	r3, [pc, #292]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f003 030c 	and.w	r3, r3, #12
 8002bba:	2b08      	cmp	r3, #8
 8002bbc:	d11c      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x18c>
 8002bbe:	4b46      	ldr	r3, [pc, #280]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d116      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bca:	4b43      	ldr	r3, [pc, #268]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d005      	beq.n	8002be2 <HAL_RCC_OscConfig+0x176>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d001      	beq.n	8002be2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e1c0      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be2:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	00db      	lsls	r3, r3, #3
 8002bf0:	4939      	ldr	r1, [pc, #228]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf6:	e03a      	b.n	8002c6e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d020      	beq.n	8002c42 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c00:	4b36      	ldr	r3, [pc, #216]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c06:	f7fe fc1d 	bl	8001444 <HAL_GetTick>
 8002c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0c:	e008      	b.n	8002c20 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c0e:	f7fe fc19 	bl	8001444 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e1a1      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c20:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d0f0      	beq.n	8002c0e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c2c:	4b2a      	ldr	r3, [pc, #168]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	695b      	ldr	r3, [r3, #20]
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	4927      	ldr	r1, [pc, #156]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	600b      	str	r3, [r1, #0]
 8002c40:	e015      	b.n	8002c6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c42:	4b26      	ldr	r3, [pc, #152]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c48:	f7fe fbfc 	bl	8001444 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c50:	f7fe fbf8 	bl	8001444 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e180      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c62:	4b1d      	ldr	r3, [pc, #116]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1f0      	bne.n	8002c50 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0308 	and.w	r3, r3, #8
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d03a      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d019      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c82:	4b17      	ldr	r3, [pc, #92]	@ (8002ce0 <HAL_RCC_OscConfig+0x274>)
 8002c84:	2201      	movs	r2, #1
 8002c86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c88:	f7fe fbdc 	bl	8001444 <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c90:	f7fe fbd8 	bl	8001444 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e160      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd8 <HAL_RCC_OscConfig+0x26c>)
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f0      	beq.n	8002c90 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002cae:	2001      	movs	r0, #1
 8002cb0:	f000 face 	bl	8003250 <RCC_Delay>
 8002cb4:	e01c      	b.n	8002cf0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce0 <HAL_RCC_OscConfig+0x274>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cbc:	f7fe fbc2 	bl	8001444 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cc2:	e00f      	b.n	8002ce4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cc4:	f7fe fbbe 	bl	8001444 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d908      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e146      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
 8002cd6:	bf00      	nop
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	42420000 	.word	0x42420000
 8002ce0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce4:	4b92      	ldr	r3, [pc, #584]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1e9      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 80a6 	beq.w	8002e4a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d02:	4b8b      	ldr	r3, [pc, #556]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10d      	bne.n	8002d2a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d0e:	4b88      	ldr	r3, [pc, #544]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	4a87      	ldr	r2, [pc, #540]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d18:	61d3      	str	r3, [r2, #28]
 8002d1a:	4b85      	ldr	r3, [pc, #532]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d22:	60bb      	str	r3, [r7, #8]
 8002d24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d26:	2301      	movs	r3, #1
 8002d28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d2a:	4b82      	ldr	r3, [pc, #520]	@ (8002f34 <HAL_RCC_OscConfig+0x4c8>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d118      	bne.n	8002d68 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d36:	4b7f      	ldr	r3, [pc, #508]	@ (8002f34 <HAL_RCC_OscConfig+0x4c8>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a7e      	ldr	r2, [pc, #504]	@ (8002f34 <HAL_RCC_OscConfig+0x4c8>)
 8002d3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d42:	f7fe fb7f 	bl	8001444 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d48:	e008      	b.n	8002d5c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d4a:	f7fe fb7b 	bl	8001444 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b64      	cmp	r3, #100	@ 0x64
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e103      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d5c:	4b75      	ldr	r3, [pc, #468]	@ (8002f34 <HAL_RCC_OscConfig+0x4c8>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0f0      	beq.n	8002d4a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d106      	bne.n	8002d7e <HAL_RCC_OscConfig+0x312>
 8002d70:	4b6f      	ldr	r3, [pc, #444]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	4a6e      	ldr	r2, [pc, #440]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d76:	f043 0301 	orr.w	r3, r3, #1
 8002d7a:	6213      	str	r3, [r2, #32]
 8002d7c:	e02d      	b.n	8002dda <HAL_RCC_OscConfig+0x36e>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10c      	bne.n	8002da0 <HAL_RCC_OscConfig+0x334>
 8002d86:	4b6a      	ldr	r3, [pc, #424]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	4a69      	ldr	r2, [pc, #420]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d8c:	f023 0301 	bic.w	r3, r3, #1
 8002d90:	6213      	str	r3, [r2, #32]
 8002d92:	4b67      	ldr	r3, [pc, #412]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	4a66      	ldr	r2, [pc, #408]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002d98:	f023 0304 	bic.w	r3, r3, #4
 8002d9c:	6213      	str	r3, [r2, #32]
 8002d9e:	e01c      	b.n	8002dda <HAL_RCC_OscConfig+0x36e>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	2b05      	cmp	r3, #5
 8002da6:	d10c      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x356>
 8002da8:	4b61      	ldr	r3, [pc, #388]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	4a60      	ldr	r2, [pc, #384]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002dae:	f043 0304 	orr.w	r3, r3, #4
 8002db2:	6213      	str	r3, [r2, #32]
 8002db4:	4b5e      	ldr	r3, [pc, #376]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	4a5d      	ldr	r2, [pc, #372]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002dba:	f043 0301 	orr.w	r3, r3, #1
 8002dbe:	6213      	str	r3, [r2, #32]
 8002dc0:	e00b      	b.n	8002dda <HAL_RCC_OscConfig+0x36e>
 8002dc2:	4b5b      	ldr	r3, [pc, #364]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	4a5a      	ldr	r2, [pc, #360]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002dc8:	f023 0301 	bic.w	r3, r3, #1
 8002dcc:	6213      	str	r3, [r2, #32]
 8002dce:	4b58      	ldr	r3, [pc, #352]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	4a57      	ldr	r2, [pc, #348]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002dd4:	f023 0304 	bic.w	r3, r3, #4
 8002dd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d015      	beq.n	8002e0e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de2:	f7fe fb2f 	bl	8001444 <HAL_GetTick>
 8002de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de8:	e00a      	b.n	8002e00 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dea:	f7fe fb2b 	bl	8001444 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e0b1      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e00:	4b4b      	ldr	r3, [pc, #300]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0ee      	beq.n	8002dea <HAL_RCC_OscConfig+0x37e>
 8002e0c:	e014      	b.n	8002e38 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e0e:	f7fe fb19 	bl	8001444 <HAL_GetTick>
 8002e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e14:	e00a      	b.n	8002e2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e16:	f7fe fb15 	bl	8001444 <HAL_GetTick>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d901      	bls.n	8002e2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e09b      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e2c:	4b40      	ldr	r3, [pc, #256]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	f003 0302 	and.w	r3, r3, #2
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1ee      	bne.n	8002e16 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e38:	7dfb      	ldrb	r3, [r7, #23]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d105      	bne.n	8002e4a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e3e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	4a3b      	ldr	r2, [pc, #236]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002e44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f000 8087 	beq.w	8002f62 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e54:	4b36      	ldr	r3, [pc, #216]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f003 030c 	and.w	r3, r3, #12
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d061      	beq.n	8002f24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	69db      	ldr	r3, [r3, #28]
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d146      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e68:	4b33      	ldr	r3, [pc, #204]	@ (8002f38 <HAL_RCC_OscConfig+0x4cc>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6e:	f7fe fae9 	bl	8001444 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e74:	e008      	b.n	8002e88 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e76:	f7fe fae5 	bl	8001444 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d901      	bls.n	8002e88 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e06d      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e88:	4b29      	ldr	r3, [pc, #164]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1f0      	bne.n	8002e76 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e9c:	d108      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e9e:	4b24      	ldr	r3, [pc, #144]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	4921      	ldr	r1, [pc, #132]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a19      	ldr	r1, [r3, #32]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec0:	430b      	orrs	r3, r1
 8002ec2:	491b      	ldr	r1, [pc, #108]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f38 <HAL_RCC_OscConfig+0x4cc>)
 8002eca:	2201      	movs	r2, #1
 8002ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ece:	f7fe fab9 	bl	8001444 <HAL_GetTick>
 8002ed2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ed4:	e008      	b.n	8002ee8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed6:	f7fe fab5 	bl	8001444 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e03d      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ee8:	4b11      	ldr	r3, [pc, #68]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0f0      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x46a>
 8002ef4:	e035      	b.n	8002f62 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef6:	4b10      	ldr	r3, [pc, #64]	@ (8002f38 <HAL_RCC_OscConfig+0x4cc>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efc:	f7fe faa2 	bl	8001444 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f02:	e008      	b.n	8002f16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f04:	f7fe fa9e 	bl	8001444 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e026      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f16:	4b06      	ldr	r3, [pc, #24]	@ (8002f30 <HAL_RCC_OscConfig+0x4c4>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f0      	bne.n	8002f04 <HAL_RCC_OscConfig+0x498>
 8002f22:	e01e      	b.n	8002f62 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d107      	bne.n	8002f3c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e019      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
 8002f30:	40021000 	.word	0x40021000
 8002f34:	40007000 	.word	0x40007000
 8002f38:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f6c <HAL_RCC_OscConfig+0x500>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d106      	bne.n	8002f5e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d001      	beq.n	8002f62 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e000      	b.n	8002f64 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3718      	adds	r7, #24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40021000 	.word	0x40021000

08002f70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d101      	bne.n	8002f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e0d0      	b.n	8003126 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f84:	4b6a      	ldr	r3, [pc, #424]	@ (8003130 <HAL_RCC_ClockConfig+0x1c0>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0307 	and.w	r3, r3, #7
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d910      	bls.n	8002fb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f92:	4b67      	ldr	r3, [pc, #412]	@ (8003130 <HAL_RCC_ClockConfig+0x1c0>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f023 0207 	bic.w	r2, r3, #7
 8002f9a:	4965      	ldr	r1, [pc, #404]	@ (8003130 <HAL_RCC_ClockConfig+0x1c0>)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa2:	4b63      	ldr	r3, [pc, #396]	@ (8003130 <HAL_RCC_ClockConfig+0x1c0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0307 	and.w	r3, r3, #7
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d001      	beq.n	8002fb4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e0b8      	b.n	8003126 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d020      	beq.n	8003002 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0304 	and.w	r3, r3, #4
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fcc:	4b59      	ldr	r3, [pc, #356]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	4a58      	ldr	r2, [pc, #352]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002fd6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0308 	and.w	r3, r3, #8
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fe4:	4b53      	ldr	r3, [pc, #332]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	4a52      	ldr	r2, [pc, #328]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8002fea:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002fee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ff0:	4b50      	ldr	r3, [pc, #320]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	494d      	ldr	r1, [pc, #308]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	d040      	beq.n	8003090 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d107      	bne.n	8003026 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003016:	4b47      	ldr	r3, [pc, #284]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d115      	bne.n	800304e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e07f      	b.n	8003126 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b02      	cmp	r3, #2
 800302c:	d107      	bne.n	800303e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800302e:	4b41      	ldr	r3, [pc, #260]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d109      	bne.n	800304e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e073      	b.n	8003126 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800303e:	4b3d      	ldr	r3, [pc, #244]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e06b      	b.n	8003126 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800304e:	4b39      	ldr	r3, [pc, #228]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f023 0203 	bic.w	r2, r3, #3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	4936      	ldr	r1, [pc, #216]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 800305c:	4313      	orrs	r3, r2
 800305e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003060:	f7fe f9f0 	bl	8001444 <HAL_GetTick>
 8003064:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003066:	e00a      	b.n	800307e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003068:	f7fe f9ec 	bl	8001444 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003076:	4293      	cmp	r3, r2
 8003078:	d901      	bls.n	800307e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e053      	b.n	8003126 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800307e:	4b2d      	ldr	r3, [pc, #180]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f003 020c 	and.w	r2, r3, #12
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	429a      	cmp	r2, r3
 800308e:	d1eb      	bne.n	8003068 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003090:	4b27      	ldr	r3, [pc, #156]	@ (8003130 <HAL_RCC_ClockConfig+0x1c0>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	683a      	ldr	r2, [r7, #0]
 800309a:	429a      	cmp	r2, r3
 800309c:	d210      	bcs.n	80030c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800309e:	4b24      	ldr	r3, [pc, #144]	@ (8003130 <HAL_RCC_ClockConfig+0x1c0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f023 0207 	bic.w	r2, r3, #7
 80030a6:	4922      	ldr	r1, [pc, #136]	@ (8003130 <HAL_RCC_ClockConfig+0x1c0>)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ae:	4b20      	ldr	r3, [pc, #128]	@ (8003130 <HAL_RCC_ClockConfig+0x1c0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0307 	and.w	r3, r3, #7
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d001      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e032      	b.n	8003126 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0304 	and.w	r3, r3, #4
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d008      	beq.n	80030de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030cc:	4b19      	ldr	r3, [pc, #100]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4916      	ldr	r1, [pc, #88]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0308 	and.w	r3, r3, #8
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d009      	beq.n	80030fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030ea:	4b12      	ldr	r3, [pc, #72]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	00db      	lsls	r3, r3, #3
 80030f8:	490e      	ldr	r1, [pc, #56]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030fe:	f000 f821 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 8003102:	4602      	mov	r2, r0
 8003104:	4b0b      	ldr	r3, [pc, #44]	@ (8003134 <HAL_RCC_ClockConfig+0x1c4>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	091b      	lsrs	r3, r3, #4
 800310a:	f003 030f 	and.w	r3, r3, #15
 800310e:	490a      	ldr	r1, [pc, #40]	@ (8003138 <HAL_RCC_ClockConfig+0x1c8>)
 8003110:	5ccb      	ldrb	r3, [r1, r3]
 8003112:	fa22 f303 	lsr.w	r3, r2, r3
 8003116:	4a09      	ldr	r2, [pc, #36]	@ (800313c <HAL_RCC_ClockConfig+0x1cc>)
 8003118:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800311a:	4b09      	ldr	r3, [pc, #36]	@ (8003140 <HAL_RCC_ClockConfig+0x1d0>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f7fe f94e 	bl	80013c0 <HAL_InitTick>

  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	40022000 	.word	0x40022000
 8003134:	40021000 	.word	0x40021000
 8003138:	08006480 	.word	0x08006480
 800313c:	20000000 	.word	0x20000000
 8003140:	20000004 	.word	0x20000004

08003144 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003144:	b480      	push	{r7}
 8003146:	b087      	sub	sp, #28
 8003148:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800314a:	2300      	movs	r3, #0
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	2300      	movs	r3, #0
 8003150:	60bb      	str	r3, [r7, #8]
 8003152:	2300      	movs	r3, #0
 8003154:	617b      	str	r3, [r7, #20]
 8003156:	2300      	movs	r3, #0
 8003158:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800315a:	2300      	movs	r3, #0
 800315c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800315e:	4b1e      	ldr	r3, [pc, #120]	@ (80031d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f003 030c 	and.w	r3, r3, #12
 800316a:	2b04      	cmp	r3, #4
 800316c:	d002      	beq.n	8003174 <HAL_RCC_GetSysClockFreq+0x30>
 800316e:	2b08      	cmp	r3, #8
 8003170:	d003      	beq.n	800317a <HAL_RCC_GetSysClockFreq+0x36>
 8003172:	e027      	b.n	80031c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003174:	4b19      	ldr	r3, [pc, #100]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x98>)
 8003176:	613b      	str	r3, [r7, #16]
      break;
 8003178:	e027      	b.n	80031ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	0c9b      	lsrs	r3, r3, #18
 800317e:	f003 030f 	and.w	r3, r3, #15
 8003182:	4a17      	ldr	r2, [pc, #92]	@ (80031e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003184:	5cd3      	ldrb	r3, [r2, r3]
 8003186:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d010      	beq.n	80031b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003192:	4b11      	ldr	r3, [pc, #68]	@ (80031d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	0c5b      	lsrs	r3, r3, #17
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	4a11      	ldr	r2, [pc, #68]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800319e:	5cd3      	ldrb	r3, [r2, r3]
 80031a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a0d      	ldr	r2, [pc, #52]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x98>)
 80031a6:	fb03 f202 	mul.w	r2, r3, r2
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	e004      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a0c      	ldr	r2, [pc, #48]	@ (80031e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80031b8:	fb02 f303 	mul.w	r3, r2, r3
 80031bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	613b      	str	r3, [r7, #16]
      break;
 80031c2:	e002      	b.n	80031ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031c4:	4b05      	ldr	r3, [pc, #20]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x98>)
 80031c6:	613b      	str	r3, [r7, #16]
      break;
 80031c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ca:	693b      	ldr	r3, [r7, #16]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	371c      	adds	r7, #28
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bc80      	pop	{r7}
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	40021000 	.word	0x40021000
 80031dc:	007a1200 	.word	0x007a1200
 80031e0:	08006498 	.word	0x08006498
 80031e4:	080064a8 	.word	0x080064a8
 80031e8:	003d0900 	.word	0x003d0900

080031ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031f0:	4b02      	ldr	r3, [pc, #8]	@ (80031fc <HAL_RCC_GetHCLKFreq+0x10>)
 80031f2:	681b      	ldr	r3, [r3, #0]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bc80      	pop	{r7}
 80031fa:	4770      	bx	lr
 80031fc:	20000000 	.word	0x20000000

08003200 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003204:	f7ff fff2 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8003208:	4602      	mov	r2, r0
 800320a:	4b05      	ldr	r3, [pc, #20]	@ (8003220 <HAL_RCC_GetPCLK1Freq+0x20>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	0a1b      	lsrs	r3, r3, #8
 8003210:	f003 0307 	and.w	r3, r3, #7
 8003214:	4903      	ldr	r1, [pc, #12]	@ (8003224 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003216:	5ccb      	ldrb	r3, [r1, r3]
 8003218:	fa22 f303 	lsr.w	r3, r2, r3
}
 800321c:	4618      	mov	r0, r3
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40021000 	.word	0x40021000
 8003224:	08006490 	.word	0x08006490

08003228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800322c:	f7ff ffde 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8003230:	4602      	mov	r2, r0
 8003232:	4b05      	ldr	r3, [pc, #20]	@ (8003248 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	0adb      	lsrs	r3, r3, #11
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	4903      	ldr	r1, [pc, #12]	@ (800324c <HAL_RCC_GetPCLK2Freq+0x24>)
 800323e:	5ccb      	ldrb	r3, [r1, r3]
 8003240:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003244:	4618      	mov	r0, r3
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40021000 	.word	0x40021000
 800324c:	08006490 	.word	0x08006490

08003250 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003258:	4b0a      	ldr	r3, [pc, #40]	@ (8003284 <RCC_Delay+0x34>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a0a      	ldr	r2, [pc, #40]	@ (8003288 <RCC_Delay+0x38>)
 800325e:	fba2 2303 	umull	r2, r3, r2, r3
 8003262:	0a5b      	lsrs	r3, r3, #9
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	fb02 f303 	mul.w	r3, r2, r3
 800326a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800326c:	bf00      	nop
  }
  while (Delay --);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	1e5a      	subs	r2, r3, #1
 8003272:	60fa      	str	r2, [r7, #12]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1f9      	bne.n	800326c <RCC_Delay+0x1c>
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop
 800327c:	3714      	adds	r7, #20
 800327e:	46bd      	mov	sp, r7
 8003280:	bc80      	pop	{r7}
 8003282:	4770      	bx	lr
 8003284:	20000000 	.word	0x20000000
 8003288:	10624dd3 	.word	0x10624dd3

0800328c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e042      	b.n	8003324 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d106      	bne.n	80032b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7fd ff0a 	bl	80010cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2224      	movs	r2, #36	@ 0x24
 80032bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80032ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f971 	bl	80035b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80032e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695a      	ldr	r2, [r3, #20]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80032f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68da      	ldr	r2, [r3, #12]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003304:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2220      	movs	r2, #32
 8003310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2220      	movs	r2, #32
 8003318:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b08a      	sub	sp, #40	@ 0x28
 8003330:	af02      	add	r7, sp, #8
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	603b      	str	r3, [r7, #0]
 8003338:	4613      	mov	r3, r2
 800333a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b20      	cmp	r3, #32
 800334a:	d175      	bne.n	8003438 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <HAL_UART_Transmit+0x2c>
 8003352:	88fb      	ldrh	r3, [r7, #6]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d101      	bne.n	800335c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e06e      	b.n	800343a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2221      	movs	r2, #33	@ 0x21
 8003366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800336a:	f7fe f86b 	bl	8001444 <HAL_GetTick>
 800336e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	88fa      	ldrh	r2, [r7, #6]
 8003374:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	88fa      	ldrh	r2, [r7, #6]
 800337a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003384:	d108      	bne.n	8003398 <HAL_UART_Transmit+0x6c>
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d104      	bne.n	8003398 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800338e:	2300      	movs	r3, #0
 8003390:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	61bb      	str	r3, [r7, #24]
 8003396:	e003      	b.n	80033a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800339c:	2300      	movs	r3, #0
 800339e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033a0:	e02e      	b.n	8003400 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	2200      	movs	r2, #0
 80033aa:	2180      	movs	r1, #128	@ 0x80
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 f848 	bl	8003442 <UART_WaitOnFlagUntilTimeout>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d005      	beq.n	80033c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2220      	movs	r2, #32
 80033bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e03a      	b.n	800343a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10b      	bne.n	80033e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	881b      	ldrh	r3, [r3, #0]
 80033ce:	461a      	mov	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	3302      	adds	r3, #2
 80033de:	61bb      	str	r3, [r7, #24]
 80033e0:	e007      	b.n	80033f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	781a      	ldrb	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	3301      	adds	r3, #1
 80033f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	3b01      	subs	r3, #1
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003404:	b29b      	uxth	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1cb      	bne.n	80033a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	9300      	str	r3, [sp, #0]
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	2200      	movs	r2, #0
 8003412:	2140      	movs	r1, #64	@ 0x40
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	f000 f814 	bl	8003442 <UART_WaitOnFlagUntilTimeout>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2220      	movs	r2, #32
 8003424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e006      	b.n	800343a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2220      	movs	r2, #32
 8003430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003434:	2300      	movs	r3, #0
 8003436:	e000      	b.n	800343a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003438:	2302      	movs	r3, #2
  }
}
 800343a:	4618      	mov	r0, r3
 800343c:	3720      	adds	r7, #32
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b086      	sub	sp, #24
 8003446:	af00      	add	r7, sp, #0
 8003448:	60f8      	str	r0, [r7, #12]
 800344a:	60b9      	str	r1, [r7, #8]
 800344c:	603b      	str	r3, [r7, #0]
 800344e:	4613      	mov	r3, r2
 8003450:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003452:	e03b      	b.n	80034cc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003454:	6a3b      	ldr	r3, [r7, #32]
 8003456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800345a:	d037      	beq.n	80034cc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800345c:	f7fd fff2 	bl	8001444 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	6a3a      	ldr	r2, [r7, #32]
 8003468:	429a      	cmp	r2, r3
 800346a:	d302      	bcc.n	8003472 <UART_WaitOnFlagUntilTimeout+0x30>
 800346c:	6a3b      	ldr	r3, [r7, #32]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e03a      	b.n	80034ec <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	2b00      	cmp	r3, #0
 8003482:	d023      	beq.n	80034cc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2b80      	cmp	r3, #128	@ 0x80
 8003488:	d020      	beq.n	80034cc <UART_WaitOnFlagUntilTimeout+0x8a>
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	2b40      	cmp	r3, #64	@ 0x40
 800348e:	d01d      	beq.n	80034cc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	2b08      	cmp	r3, #8
 800349c:	d116      	bne.n	80034cc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800349e:	2300      	movs	r3, #0
 80034a0:	617b      	str	r3, [r7, #20]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	617b      	str	r3, [r7, #20]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	617b      	str	r3, [r7, #20]
 80034b2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f000 f81d 	bl	80034f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2208      	movs	r2, #8
 80034be:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e00f      	b.n	80034ec <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	4013      	ands	r3, r2
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	429a      	cmp	r2, r3
 80034da:	bf0c      	ite	eq
 80034dc:	2301      	moveq	r3, #1
 80034de:	2300      	movne	r3, #0
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	461a      	mov	r2, r3
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d0b4      	beq.n	8003454 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3718      	adds	r7, #24
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b095      	sub	sp, #84	@ 0x54
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	330c      	adds	r3, #12
 8003502:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003506:	e853 3f00 	ldrex	r3, [r3]
 800350a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800350c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800350e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	330c      	adds	r3, #12
 800351a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800351c:	643a      	str	r2, [r7, #64]	@ 0x40
 800351e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003520:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003522:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003524:	e841 2300 	strex	r3, r2, [r1]
 8003528:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800352a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1e5      	bne.n	80034fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	3314      	adds	r3, #20
 8003536:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	e853 3f00 	ldrex	r3, [r3]
 800353e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	f023 0301 	bic.w	r3, r3, #1
 8003546:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3314      	adds	r3, #20
 800354e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003550:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003552:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003554:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003558:	e841 2300 	strex	r3, r2, [r1]
 800355c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800355e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e5      	bne.n	8003530 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003568:	2b01      	cmp	r3, #1
 800356a:	d119      	bne.n	80035a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	330c      	adds	r3, #12
 8003572:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	e853 3f00 	ldrex	r3, [r3]
 800357a:	60bb      	str	r3, [r7, #8]
   return(result);
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	f023 0310 	bic.w	r3, r3, #16
 8003582:	647b      	str	r3, [r7, #68]	@ 0x44
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	330c      	adds	r3, #12
 800358a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800358c:	61ba      	str	r2, [r7, #24]
 800358e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003590:	6979      	ldr	r1, [r7, #20]
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	e841 2300 	strex	r3, r2, [r1]
 8003598:	613b      	str	r3, [r7, #16]
   return(result);
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1e5      	bne.n	800356c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2220      	movs	r2, #32
 80035a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035ae:	bf00      	nop
 80035b0:	3754      	adds	r7, #84	@ 0x54
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr

080035b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689a      	ldr	r2, [r3, #8]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	431a      	orrs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80035f2:	f023 030c 	bic.w	r3, r3, #12
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6812      	ldr	r2, [r2, #0]
 80035fa:	68b9      	ldr	r1, [r7, #8]
 80035fc:	430b      	orrs	r3, r1
 80035fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	699a      	ldr	r2, [r3, #24]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a2c      	ldr	r2, [pc, #176]	@ (80036cc <UART_SetConfig+0x114>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d103      	bne.n	8003628 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003620:	f7ff fe02 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 8003624:	60f8      	str	r0, [r7, #12]
 8003626:	e002      	b.n	800362e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003628:	f7ff fdea 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
 800362c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	4613      	mov	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	009a      	lsls	r2, r3, #2
 8003638:	441a      	add	r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	fbb2 f3f3 	udiv	r3, r2, r3
 8003644:	4a22      	ldr	r2, [pc, #136]	@ (80036d0 <UART_SetConfig+0x118>)
 8003646:	fba2 2303 	umull	r2, r3, r2, r3
 800364a:	095b      	lsrs	r3, r3, #5
 800364c:	0119      	lsls	r1, r3, #4
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	009a      	lsls	r2, r3, #2
 8003658:	441a      	add	r2, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	fbb2 f2f3 	udiv	r2, r2, r3
 8003664:	4b1a      	ldr	r3, [pc, #104]	@ (80036d0 <UART_SetConfig+0x118>)
 8003666:	fba3 0302 	umull	r0, r3, r3, r2
 800366a:	095b      	lsrs	r3, r3, #5
 800366c:	2064      	movs	r0, #100	@ 0x64
 800366e:	fb00 f303 	mul.w	r3, r0, r3
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	3332      	adds	r3, #50	@ 0x32
 8003678:	4a15      	ldr	r2, [pc, #84]	@ (80036d0 <UART_SetConfig+0x118>)
 800367a:	fba2 2303 	umull	r2, r3, r2, r3
 800367e:	095b      	lsrs	r3, r3, #5
 8003680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003684:	4419      	add	r1, r3
 8003686:	68fa      	ldr	r2, [r7, #12]
 8003688:	4613      	mov	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	009a      	lsls	r2, r3, #2
 8003690:	441a      	add	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	fbb2 f2f3 	udiv	r2, r2, r3
 800369c:	4b0c      	ldr	r3, [pc, #48]	@ (80036d0 <UART_SetConfig+0x118>)
 800369e:	fba3 0302 	umull	r0, r3, r3, r2
 80036a2:	095b      	lsrs	r3, r3, #5
 80036a4:	2064      	movs	r0, #100	@ 0x64
 80036a6:	fb00 f303 	mul.w	r3, r0, r3
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	011b      	lsls	r3, r3, #4
 80036ae:	3332      	adds	r3, #50	@ 0x32
 80036b0:	4a07      	ldr	r2, [pc, #28]	@ (80036d0 <UART_SetConfig+0x118>)
 80036b2:	fba2 2303 	umull	r2, r3, r2, r3
 80036b6:	095b      	lsrs	r3, r3, #5
 80036b8:	f003 020f 	and.w	r2, r3, #15
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	440a      	add	r2, r1
 80036c2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80036c4:	bf00      	nop
 80036c6:	3710      	adds	r7, #16
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40013800 	.word	0x40013800
 80036d0:	51eb851f 	.word	0x51eb851f

080036d4 <__cvt>:
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036da:	461d      	mov	r5, r3
 80036dc:	bfbb      	ittet	lt
 80036de:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80036e2:	461d      	movlt	r5, r3
 80036e4:	2300      	movge	r3, #0
 80036e6:	232d      	movlt	r3, #45	@ 0x2d
 80036e8:	b088      	sub	sp, #32
 80036ea:	4614      	mov	r4, r2
 80036ec:	bfb8      	it	lt
 80036ee:	4614      	movlt	r4, r2
 80036f0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80036f2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80036f4:	7013      	strb	r3, [r2, #0]
 80036f6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80036f8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80036fc:	f023 0820 	bic.w	r8, r3, #32
 8003700:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003704:	d005      	beq.n	8003712 <__cvt+0x3e>
 8003706:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800370a:	d100      	bne.n	800370e <__cvt+0x3a>
 800370c:	3601      	adds	r6, #1
 800370e:	2302      	movs	r3, #2
 8003710:	e000      	b.n	8003714 <__cvt+0x40>
 8003712:	2303      	movs	r3, #3
 8003714:	aa07      	add	r2, sp, #28
 8003716:	9204      	str	r2, [sp, #16]
 8003718:	aa06      	add	r2, sp, #24
 800371a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800371e:	e9cd 3600 	strd	r3, r6, [sp]
 8003722:	4622      	mov	r2, r4
 8003724:	462b      	mov	r3, r5
 8003726:	f000 ff5f 	bl	80045e8 <_dtoa_r>
 800372a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800372e:	4607      	mov	r7, r0
 8003730:	d119      	bne.n	8003766 <__cvt+0x92>
 8003732:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003734:	07db      	lsls	r3, r3, #31
 8003736:	d50e      	bpl.n	8003756 <__cvt+0x82>
 8003738:	eb00 0906 	add.w	r9, r0, r6
 800373c:	2200      	movs	r2, #0
 800373e:	2300      	movs	r3, #0
 8003740:	4620      	mov	r0, r4
 8003742:	4629      	mov	r1, r5
 8003744:	f7fd f930 	bl	80009a8 <__aeabi_dcmpeq>
 8003748:	b108      	cbz	r0, 800374e <__cvt+0x7a>
 800374a:	f8cd 901c 	str.w	r9, [sp, #28]
 800374e:	2230      	movs	r2, #48	@ 0x30
 8003750:	9b07      	ldr	r3, [sp, #28]
 8003752:	454b      	cmp	r3, r9
 8003754:	d31e      	bcc.n	8003794 <__cvt+0xc0>
 8003756:	4638      	mov	r0, r7
 8003758:	9b07      	ldr	r3, [sp, #28]
 800375a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800375c:	1bdb      	subs	r3, r3, r7
 800375e:	6013      	str	r3, [r2, #0]
 8003760:	b008      	add	sp, #32
 8003762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003766:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800376a:	eb00 0906 	add.w	r9, r0, r6
 800376e:	d1e5      	bne.n	800373c <__cvt+0x68>
 8003770:	7803      	ldrb	r3, [r0, #0]
 8003772:	2b30      	cmp	r3, #48	@ 0x30
 8003774:	d10a      	bne.n	800378c <__cvt+0xb8>
 8003776:	2200      	movs	r2, #0
 8003778:	2300      	movs	r3, #0
 800377a:	4620      	mov	r0, r4
 800377c:	4629      	mov	r1, r5
 800377e:	f7fd f913 	bl	80009a8 <__aeabi_dcmpeq>
 8003782:	b918      	cbnz	r0, 800378c <__cvt+0xb8>
 8003784:	f1c6 0601 	rsb	r6, r6, #1
 8003788:	f8ca 6000 	str.w	r6, [sl]
 800378c:	f8da 3000 	ldr.w	r3, [sl]
 8003790:	4499      	add	r9, r3
 8003792:	e7d3      	b.n	800373c <__cvt+0x68>
 8003794:	1c59      	adds	r1, r3, #1
 8003796:	9107      	str	r1, [sp, #28]
 8003798:	701a      	strb	r2, [r3, #0]
 800379a:	e7d9      	b.n	8003750 <__cvt+0x7c>

0800379c <__exponent>:
 800379c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800379e:	2900      	cmp	r1, #0
 80037a0:	bfb6      	itet	lt
 80037a2:	232d      	movlt	r3, #45	@ 0x2d
 80037a4:	232b      	movge	r3, #43	@ 0x2b
 80037a6:	4249      	neglt	r1, r1
 80037a8:	2909      	cmp	r1, #9
 80037aa:	7002      	strb	r2, [r0, #0]
 80037ac:	7043      	strb	r3, [r0, #1]
 80037ae:	dd29      	ble.n	8003804 <__exponent+0x68>
 80037b0:	f10d 0307 	add.w	r3, sp, #7
 80037b4:	461d      	mov	r5, r3
 80037b6:	270a      	movs	r7, #10
 80037b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80037bc:	461a      	mov	r2, r3
 80037be:	fb07 1416 	mls	r4, r7, r6, r1
 80037c2:	3430      	adds	r4, #48	@ 0x30
 80037c4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80037c8:	460c      	mov	r4, r1
 80037ca:	2c63      	cmp	r4, #99	@ 0x63
 80037cc:	4631      	mov	r1, r6
 80037ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80037d2:	dcf1      	bgt.n	80037b8 <__exponent+0x1c>
 80037d4:	3130      	adds	r1, #48	@ 0x30
 80037d6:	1e94      	subs	r4, r2, #2
 80037d8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80037dc:	4623      	mov	r3, r4
 80037de:	1c41      	adds	r1, r0, #1
 80037e0:	42ab      	cmp	r3, r5
 80037e2:	d30a      	bcc.n	80037fa <__exponent+0x5e>
 80037e4:	f10d 0309 	add.w	r3, sp, #9
 80037e8:	1a9b      	subs	r3, r3, r2
 80037ea:	42ac      	cmp	r4, r5
 80037ec:	bf88      	it	hi
 80037ee:	2300      	movhi	r3, #0
 80037f0:	3302      	adds	r3, #2
 80037f2:	4403      	add	r3, r0
 80037f4:	1a18      	subs	r0, r3, r0
 80037f6:	b003      	add	sp, #12
 80037f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037fa:	f813 6b01 	ldrb.w	r6, [r3], #1
 80037fe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003802:	e7ed      	b.n	80037e0 <__exponent+0x44>
 8003804:	2330      	movs	r3, #48	@ 0x30
 8003806:	3130      	adds	r1, #48	@ 0x30
 8003808:	7083      	strb	r3, [r0, #2]
 800380a:	70c1      	strb	r1, [r0, #3]
 800380c:	1d03      	adds	r3, r0, #4
 800380e:	e7f1      	b.n	80037f4 <__exponent+0x58>

08003810 <_printf_float>:
 8003810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003814:	b091      	sub	sp, #68	@ 0x44
 8003816:	460c      	mov	r4, r1
 8003818:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800381c:	4616      	mov	r6, r2
 800381e:	461f      	mov	r7, r3
 8003820:	4605      	mov	r5, r0
 8003822:	f000 fdd3 	bl	80043cc <_localeconv_r>
 8003826:	6803      	ldr	r3, [r0, #0]
 8003828:	4618      	mov	r0, r3
 800382a:	9308      	str	r3, [sp, #32]
 800382c:	f7fc fc90 	bl	8000150 <strlen>
 8003830:	2300      	movs	r3, #0
 8003832:	930e      	str	r3, [sp, #56]	@ 0x38
 8003834:	f8d8 3000 	ldr.w	r3, [r8]
 8003838:	9009      	str	r0, [sp, #36]	@ 0x24
 800383a:	3307      	adds	r3, #7
 800383c:	f023 0307 	bic.w	r3, r3, #7
 8003840:	f103 0208 	add.w	r2, r3, #8
 8003844:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003848:	f8d4 b000 	ldr.w	fp, [r4]
 800384c:	f8c8 2000 	str.w	r2, [r8]
 8003850:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003854:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003858:	930b      	str	r3, [sp, #44]	@ 0x2c
 800385a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800385e:	f04f 32ff 	mov.w	r2, #4294967295
 8003862:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003866:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800386a:	4b9c      	ldr	r3, [pc, #624]	@ (8003adc <_printf_float+0x2cc>)
 800386c:	f7fd f8ce 	bl	8000a0c <__aeabi_dcmpun>
 8003870:	bb70      	cbnz	r0, 80038d0 <_printf_float+0xc0>
 8003872:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003876:	f04f 32ff 	mov.w	r2, #4294967295
 800387a:	4b98      	ldr	r3, [pc, #608]	@ (8003adc <_printf_float+0x2cc>)
 800387c:	f7fd f8a8 	bl	80009d0 <__aeabi_dcmple>
 8003880:	bb30      	cbnz	r0, 80038d0 <_printf_float+0xc0>
 8003882:	2200      	movs	r2, #0
 8003884:	2300      	movs	r3, #0
 8003886:	4640      	mov	r0, r8
 8003888:	4649      	mov	r1, r9
 800388a:	f7fd f897 	bl	80009bc <__aeabi_dcmplt>
 800388e:	b110      	cbz	r0, 8003896 <_printf_float+0x86>
 8003890:	232d      	movs	r3, #45	@ 0x2d
 8003892:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003896:	4a92      	ldr	r2, [pc, #584]	@ (8003ae0 <_printf_float+0x2d0>)
 8003898:	4b92      	ldr	r3, [pc, #584]	@ (8003ae4 <_printf_float+0x2d4>)
 800389a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800389e:	bf8c      	ite	hi
 80038a0:	4690      	movhi	r8, r2
 80038a2:	4698      	movls	r8, r3
 80038a4:	2303      	movs	r3, #3
 80038a6:	f04f 0900 	mov.w	r9, #0
 80038aa:	6123      	str	r3, [r4, #16]
 80038ac:	f02b 0304 	bic.w	r3, fp, #4
 80038b0:	6023      	str	r3, [r4, #0]
 80038b2:	4633      	mov	r3, r6
 80038b4:	4621      	mov	r1, r4
 80038b6:	4628      	mov	r0, r5
 80038b8:	9700      	str	r7, [sp, #0]
 80038ba:	aa0f      	add	r2, sp, #60	@ 0x3c
 80038bc:	f000 f9d4 	bl	8003c68 <_printf_common>
 80038c0:	3001      	adds	r0, #1
 80038c2:	f040 8090 	bne.w	80039e6 <_printf_float+0x1d6>
 80038c6:	f04f 30ff 	mov.w	r0, #4294967295
 80038ca:	b011      	add	sp, #68	@ 0x44
 80038cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038d0:	4642      	mov	r2, r8
 80038d2:	464b      	mov	r3, r9
 80038d4:	4640      	mov	r0, r8
 80038d6:	4649      	mov	r1, r9
 80038d8:	f7fd f898 	bl	8000a0c <__aeabi_dcmpun>
 80038dc:	b148      	cbz	r0, 80038f2 <_printf_float+0xe2>
 80038de:	464b      	mov	r3, r9
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	bfb8      	it	lt
 80038e4:	232d      	movlt	r3, #45	@ 0x2d
 80038e6:	4a80      	ldr	r2, [pc, #512]	@ (8003ae8 <_printf_float+0x2d8>)
 80038e8:	bfb8      	it	lt
 80038ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80038ee:	4b7f      	ldr	r3, [pc, #508]	@ (8003aec <_printf_float+0x2dc>)
 80038f0:	e7d3      	b.n	800389a <_printf_float+0x8a>
 80038f2:	6863      	ldr	r3, [r4, #4]
 80038f4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80038f8:	1c5a      	adds	r2, r3, #1
 80038fa:	d13f      	bne.n	800397c <_printf_float+0x16c>
 80038fc:	2306      	movs	r3, #6
 80038fe:	6063      	str	r3, [r4, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003906:	6023      	str	r3, [r4, #0]
 8003908:	9206      	str	r2, [sp, #24]
 800390a:	aa0e      	add	r2, sp, #56	@ 0x38
 800390c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003910:	aa0d      	add	r2, sp, #52	@ 0x34
 8003912:	9203      	str	r2, [sp, #12]
 8003914:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003918:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800391c:	6863      	ldr	r3, [r4, #4]
 800391e:	4642      	mov	r2, r8
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	4628      	mov	r0, r5
 8003924:	464b      	mov	r3, r9
 8003926:	910a      	str	r1, [sp, #40]	@ 0x28
 8003928:	f7ff fed4 	bl	80036d4 <__cvt>
 800392c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800392e:	4680      	mov	r8, r0
 8003930:	2947      	cmp	r1, #71	@ 0x47
 8003932:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003934:	d128      	bne.n	8003988 <_printf_float+0x178>
 8003936:	1cc8      	adds	r0, r1, #3
 8003938:	db02      	blt.n	8003940 <_printf_float+0x130>
 800393a:	6863      	ldr	r3, [r4, #4]
 800393c:	4299      	cmp	r1, r3
 800393e:	dd40      	ble.n	80039c2 <_printf_float+0x1b2>
 8003940:	f1aa 0a02 	sub.w	sl, sl, #2
 8003944:	fa5f fa8a 	uxtb.w	sl, sl
 8003948:	4652      	mov	r2, sl
 800394a:	3901      	subs	r1, #1
 800394c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003950:	910d      	str	r1, [sp, #52]	@ 0x34
 8003952:	f7ff ff23 	bl	800379c <__exponent>
 8003956:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003958:	4681      	mov	r9, r0
 800395a:	1813      	adds	r3, r2, r0
 800395c:	2a01      	cmp	r2, #1
 800395e:	6123      	str	r3, [r4, #16]
 8003960:	dc02      	bgt.n	8003968 <_printf_float+0x158>
 8003962:	6822      	ldr	r2, [r4, #0]
 8003964:	07d2      	lsls	r2, r2, #31
 8003966:	d501      	bpl.n	800396c <_printf_float+0x15c>
 8003968:	3301      	adds	r3, #1
 800396a:	6123      	str	r3, [r4, #16]
 800396c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003970:	2b00      	cmp	r3, #0
 8003972:	d09e      	beq.n	80038b2 <_printf_float+0xa2>
 8003974:	232d      	movs	r3, #45	@ 0x2d
 8003976:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800397a:	e79a      	b.n	80038b2 <_printf_float+0xa2>
 800397c:	2947      	cmp	r1, #71	@ 0x47
 800397e:	d1bf      	bne.n	8003900 <_printf_float+0xf0>
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1bd      	bne.n	8003900 <_printf_float+0xf0>
 8003984:	2301      	movs	r3, #1
 8003986:	e7ba      	b.n	80038fe <_printf_float+0xee>
 8003988:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800398c:	d9dc      	bls.n	8003948 <_printf_float+0x138>
 800398e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003992:	d118      	bne.n	80039c6 <_printf_float+0x1b6>
 8003994:	2900      	cmp	r1, #0
 8003996:	6863      	ldr	r3, [r4, #4]
 8003998:	dd0b      	ble.n	80039b2 <_printf_float+0x1a2>
 800399a:	6121      	str	r1, [r4, #16]
 800399c:	b913      	cbnz	r3, 80039a4 <_printf_float+0x194>
 800399e:	6822      	ldr	r2, [r4, #0]
 80039a0:	07d0      	lsls	r0, r2, #31
 80039a2:	d502      	bpl.n	80039aa <_printf_float+0x19a>
 80039a4:	3301      	adds	r3, #1
 80039a6:	440b      	add	r3, r1
 80039a8:	6123      	str	r3, [r4, #16]
 80039aa:	f04f 0900 	mov.w	r9, #0
 80039ae:	65a1      	str	r1, [r4, #88]	@ 0x58
 80039b0:	e7dc      	b.n	800396c <_printf_float+0x15c>
 80039b2:	b913      	cbnz	r3, 80039ba <_printf_float+0x1aa>
 80039b4:	6822      	ldr	r2, [r4, #0]
 80039b6:	07d2      	lsls	r2, r2, #31
 80039b8:	d501      	bpl.n	80039be <_printf_float+0x1ae>
 80039ba:	3302      	adds	r3, #2
 80039bc:	e7f4      	b.n	80039a8 <_printf_float+0x198>
 80039be:	2301      	movs	r3, #1
 80039c0:	e7f2      	b.n	80039a8 <_printf_float+0x198>
 80039c2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80039c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80039c8:	4299      	cmp	r1, r3
 80039ca:	db05      	blt.n	80039d8 <_printf_float+0x1c8>
 80039cc:	6823      	ldr	r3, [r4, #0]
 80039ce:	6121      	str	r1, [r4, #16]
 80039d0:	07d8      	lsls	r0, r3, #31
 80039d2:	d5ea      	bpl.n	80039aa <_printf_float+0x19a>
 80039d4:	1c4b      	adds	r3, r1, #1
 80039d6:	e7e7      	b.n	80039a8 <_printf_float+0x198>
 80039d8:	2900      	cmp	r1, #0
 80039da:	bfcc      	ite	gt
 80039dc:	2201      	movgt	r2, #1
 80039de:	f1c1 0202 	rsble	r2, r1, #2
 80039e2:	4413      	add	r3, r2
 80039e4:	e7e0      	b.n	80039a8 <_printf_float+0x198>
 80039e6:	6823      	ldr	r3, [r4, #0]
 80039e8:	055a      	lsls	r2, r3, #21
 80039ea:	d407      	bmi.n	80039fc <_printf_float+0x1ec>
 80039ec:	6923      	ldr	r3, [r4, #16]
 80039ee:	4642      	mov	r2, r8
 80039f0:	4631      	mov	r1, r6
 80039f2:	4628      	mov	r0, r5
 80039f4:	47b8      	blx	r7
 80039f6:	3001      	adds	r0, #1
 80039f8:	d12b      	bne.n	8003a52 <_printf_float+0x242>
 80039fa:	e764      	b.n	80038c6 <_printf_float+0xb6>
 80039fc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003a00:	f240 80dc 	bls.w	8003bbc <_printf_float+0x3ac>
 8003a04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003a08:	2200      	movs	r2, #0
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	f7fc ffcc 	bl	80009a8 <__aeabi_dcmpeq>
 8003a10:	2800      	cmp	r0, #0
 8003a12:	d033      	beq.n	8003a7c <_printf_float+0x26c>
 8003a14:	2301      	movs	r3, #1
 8003a16:	4631      	mov	r1, r6
 8003a18:	4628      	mov	r0, r5
 8003a1a:	4a35      	ldr	r2, [pc, #212]	@ (8003af0 <_printf_float+0x2e0>)
 8003a1c:	47b8      	blx	r7
 8003a1e:	3001      	adds	r0, #1
 8003a20:	f43f af51 	beq.w	80038c6 <_printf_float+0xb6>
 8003a24:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003a28:	4543      	cmp	r3, r8
 8003a2a:	db02      	blt.n	8003a32 <_printf_float+0x222>
 8003a2c:	6823      	ldr	r3, [r4, #0]
 8003a2e:	07d8      	lsls	r0, r3, #31
 8003a30:	d50f      	bpl.n	8003a52 <_printf_float+0x242>
 8003a32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003a36:	4631      	mov	r1, r6
 8003a38:	4628      	mov	r0, r5
 8003a3a:	47b8      	blx	r7
 8003a3c:	3001      	adds	r0, #1
 8003a3e:	f43f af42 	beq.w	80038c6 <_printf_float+0xb6>
 8003a42:	f04f 0900 	mov.w	r9, #0
 8003a46:	f108 38ff 	add.w	r8, r8, #4294967295
 8003a4a:	f104 0a1a 	add.w	sl, r4, #26
 8003a4e:	45c8      	cmp	r8, r9
 8003a50:	dc09      	bgt.n	8003a66 <_printf_float+0x256>
 8003a52:	6823      	ldr	r3, [r4, #0]
 8003a54:	079b      	lsls	r3, r3, #30
 8003a56:	f100 8102 	bmi.w	8003c5e <_printf_float+0x44e>
 8003a5a:	68e0      	ldr	r0, [r4, #12]
 8003a5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003a5e:	4298      	cmp	r0, r3
 8003a60:	bfb8      	it	lt
 8003a62:	4618      	movlt	r0, r3
 8003a64:	e731      	b.n	80038ca <_printf_float+0xba>
 8003a66:	2301      	movs	r3, #1
 8003a68:	4652      	mov	r2, sl
 8003a6a:	4631      	mov	r1, r6
 8003a6c:	4628      	mov	r0, r5
 8003a6e:	47b8      	blx	r7
 8003a70:	3001      	adds	r0, #1
 8003a72:	f43f af28 	beq.w	80038c6 <_printf_float+0xb6>
 8003a76:	f109 0901 	add.w	r9, r9, #1
 8003a7a:	e7e8      	b.n	8003a4e <_printf_float+0x23e>
 8003a7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	dc38      	bgt.n	8003af4 <_printf_float+0x2e4>
 8003a82:	2301      	movs	r3, #1
 8003a84:	4631      	mov	r1, r6
 8003a86:	4628      	mov	r0, r5
 8003a88:	4a19      	ldr	r2, [pc, #100]	@ (8003af0 <_printf_float+0x2e0>)
 8003a8a:	47b8      	blx	r7
 8003a8c:	3001      	adds	r0, #1
 8003a8e:	f43f af1a 	beq.w	80038c6 <_printf_float+0xb6>
 8003a92:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003a96:	ea59 0303 	orrs.w	r3, r9, r3
 8003a9a:	d102      	bne.n	8003aa2 <_printf_float+0x292>
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	07d9      	lsls	r1, r3, #31
 8003aa0:	d5d7      	bpl.n	8003a52 <_printf_float+0x242>
 8003aa2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003aa6:	4631      	mov	r1, r6
 8003aa8:	4628      	mov	r0, r5
 8003aaa:	47b8      	blx	r7
 8003aac:	3001      	adds	r0, #1
 8003aae:	f43f af0a 	beq.w	80038c6 <_printf_float+0xb6>
 8003ab2:	f04f 0a00 	mov.w	sl, #0
 8003ab6:	f104 0b1a 	add.w	fp, r4, #26
 8003aba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003abc:	425b      	negs	r3, r3
 8003abe:	4553      	cmp	r3, sl
 8003ac0:	dc01      	bgt.n	8003ac6 <_printf_float+0x2b6>
 8003ac2:	464b      	mov	r3, r9
 8003ac4:	e793      	b.n	80039ee <_printf_float+0x1de>
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	465a      	mov	r2, fp
 8003aca:	4631      	mov	r1, r6
 8003acc:	4628      	mov	r0, r5
 8003ace:	47b8      	blx	r7
 8003ad0:	3001      	adds	r0, #1
 8003ad2:	f43f aef8 	beq.w	80038c6 <_printf_float+0xb6>
 8003ad6:	f10a 0a01 	add.w	sl, sl, #1
 8003ada:	e7ee      	b.n	8003aba <_printf_float+0x2aa>
 8003adc:	7fefffff 	.word	0x7fefffff
 8003ae0:	080064ae 	.word	0x080064ae
 8003ae4:	080064aa 	.word	0x080064aa
 8003ae8:	080064b6 	.word	0x080064b6
 8003aec:	080064b2 	.word	0x080064b2
 8003af0:	080064ba 	.word	0x080064ba
 8003af4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003af6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003afa:	4553      	cmp	r3, sl
 8003afc:	bfa8      	it	ge
 8003afe:	4653      	movge	r3, sl
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	4699      	mov	r9, r3
 8003b04:	dc36      	bgt.n	8003b74 <_printf_float+0x364>
 8003b06:	f04f 0b00 	mov.w	fp, #0
 8003b0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b0e:	f104 021a 	add.w	r2, r4, #26
 8003b12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003b14:	930a      	str	r3, [sp, #40]	@ 0x28
 8003b16:	eba3 0309 	sub.w	r3, r3, r9
 8003b1a:	455b      	cmp	r3, fp
 8003b1c:	dc31      	bgt.n	8003b82 <_printf_float+0x372>
 8003b1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b20:	459a      	cmp	sl, r3
 8003b22:	dc3a      	bgt.n	8003b9a <_printf_float+0x38a>
 8003b24:	6823      	ldr	r3, [r4, #0]
 8003b26:	07da      	lsls	r2, r3, #31
 8003b28:	d437      	bmi.n	8003b9a <_printf_float+0x38a>
 8003b2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b2c:	ebaa 0903 	sub.w	r9, sl, r3
 8003b30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003b32:	ebaa 0303 	sub.w	r3, sl, r3
 8003b36:	4599      	cmp	r9, r3
 8003b38:	bfa8      	it	ge
 8003b3a:	4699      	movge	r9, r3
 8003b3c:	f1b9 0f00 	cmp.w	r9, #0
 8003b40:	dc33      	bgt.n	8003baa <_printf_float+0x39a>
 8003b42:	f04f 0800 	mov.w	r8, #0
 8003b46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b4a:	f104 0b1a 	add.w	fp, r4, #26
 8003b4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b50:	ebaa 0303 	sub.w	r3, sl, r3
 8003b54:	eba3 0309 	sub.w	r3, r3, r9
 8003b58:	4543      	cmp	r3, r8
 8003b5a:	f77f af7a 	ble.w	8003a52 <_printf_float+0x242>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	465a      	mov	r2, fp
 8003b62:	4631      	mov	r1, r6
 8003b64:	4628      	mov	r0, r5
 8003b66:	47b8      	blx	r7
 8003b68:	3001      	adds	r0, #1
 8003b6a:	f43f aeac 	beq.w	80038c6 <_printf_float+0xb6>
 8003b6e:	f108 0801 	add.w	r8, r8, #1
 8003b72:	e7ec      	b.n	8003b4e <_printf_float+0x33e>
 8003b74:	4642      	mov	r2, r8
 8003b76:	4631      	mov	r1, r6
 8003b78:	4628      	mov	r0, r5
 8003b7a:	47b8      	blx	r7
 8003b7c:	3001      	adds	r0, #1
 8003b7e:	d1c2      	bne.n	8003b06 <_printf_float+0x2f6>
 8003b80:	e6a1      	b.n	80038c6 <_printf_float+0xb6>
 8003b82:	2301      	movs	r3, #1
 8003b84:	4631      	mov	r1, r6
 8003b86:	4628      	mov	r0, r5
 8003b88:	920a      	str	r2, [sp, #40]	@ 0x28
 8003b8a:	47b8      	blx	r7
 8003b8c:	3001      	adds	r0, #1
 8003b8e:	f43f ae9a 	beq.w	80038c6 <_printf_float+0xb6>
 8003b92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003b94:	f10b 0b01 	add.w	fp, fp, #1
 8003b98:	e7bb      	b.n	8003b12 <_printf_float+0x302>
 8003b9a:	4631      	mov	r1, r6
 8003b9c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003ba0:	4628      	mov	r0, r5
 8003ba2:	47b8      	blx	r7
 8003ba4:	3001      	adds	r0, #1
 8003ba6:	d1c0      	bne.n	8003b2a <_printf_float+0x31a>
 8003ba8:	e68d      	b.n	80038c6 <_printf_float+0xb6>
 8003baa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003bac:	464b      	mov	r3, r9
 8003bae:	4631      	mov	r1, r6
 8003bb0:	4628      	mov	r0, r5
 8003bb2:	4442      	add	r2, r8
 8003bb4:	47b8      	blx	r7
 8003bb6:	3001      	adds	r0, #1
 8003bb8:	d1c3      	bne.n	8003b42 <_printf_float+0x332>
 8003bba:	e684      	b.n	80038c6 <_printf_float+0xb6>
 8003bbc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003bc0:	f1ba 0f01 	cmp.w	sl, #1
 8003bc4:	dc01      	bgt.n	8003bca <_printf_float+0x3ba>
 8003bc6:	07db      	lsls	r3, r3, #31
 8003bc8:	d536      	bpl.n	8003c38 <_printf_float+0x428>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	4642      	mov	r2, r8
 8003bce:	4631      	mov	r1, r6
 8003bd0:	4628      	mov	r0, r5
 8003bd2:	47b8      	blx	r7
 8003bd4:	3001      	adds	r0, #1
 8003bd6:	f43f ae76 	beq.w	80038c6 <_printf_float+0xb6>
 8003bda:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003bde:	4631      	mov	r1, r6
 8003be0:	4628      	mov	r0, r5
 8003be2:	47b8      	blx	r7
 8003be4:	3001      	adds	r0, #1
 8003be6:	f43f ae6e 	beq.w	80038c6 <_printf_float+0xb6>
 8003bea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003bee:	2200      	movs	r2, #0
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003bf6:	f7fc fed7 	bl	80009a8 <__aeabi_dcmpeq>
 8003bfa:	b9c0      	cbnz	r0, 8003c2e <_printf_float+0x41e>
 8003bfc:	4653      	mov	r3, sl
 8003bfe:	f108 0201 	add.w	r2, r8, #1
 8003c02:	4631      	mov	r1, r6
 8003c04:	4628      	mov	r0, r5
 8003c06:	47b8      	blx	r7
 8003c08:	3001      	adds	r0, #1
 8003c0a:	d10c      	bne.n	8003c26 <_printf_float+0x416>
 8003c0c:	e65b      	b.n	80038c6 <_printf_float+0xb6>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	465a      	mov	r2, fp
 8003c12:	4631      	mov	r1, r6
 8003c14:	4628      	mov	r0, r5
 8003c16:	47b8      	blx	r7
 8003c18:	3001      	adds	r0, #1
 8003c1a:	f43f ae54 	beq.w	80038c6 <_printf_float+0xb6>
 8003c1e:	f108 0801 	add.w	r8, r8, #1
 8003c22:	45d0      	cmp	r8, sl
 8003c24:	dbf3      	blt.n	8003c0e <_printf_float+0x3fe>
 8003c26:	464b      	mov	r3, r9
 8003c28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003c2c:	e6e0      	b.n	80039f0 <_printf_float+0x1e0>
 8003c2e:	f04f 0800 	mov.w	r8, #0
 8003c32:	f104 0b1a 	add.w	fp, r4, #26
 8003c36:	e7f4      	b.n	8003c22 <_printf_float+0x412>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	4642      	mov	r2, r8
 8003c3c:	e7e1      	b.n	8003c02 <_printf_float+0x3f2>
 8003c3e:	2301      	movs	r3, #1
 8003c40:	464a      	mov	r2, r9
 8003c42:	4631      	mov	r1, r6
 8003c44:	4628      	mov	r0, r5
 8003c46:	47b8      	blx	r7
 8003c48:	3001      	adds	r0, #1
 8003c4a:	f43f ae3c 	beq.w	80038c6 <_printf_float+0xb6>
 8003c4e:	f108 0801 	add.w	r8, r8, #1
 8003c52:	68e3      	ldr	r3, [r4, #12]
 8003c54:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003c56:	1a5b      	subs	r3, r3, r1
 8003c58:	4543      	cmp	r3, r8
 8003c5a:	dcf0      	bgt.n	8003c3e <_printf_float+0x42e>
 8003c5c:	e6fd      	b.n	8003a5a <_printf_float+0x24a>
 8003c5e:	f04f 0800 	mov.w	r8, #0
 8003c62:	f104 0919 	add.w	r9, r4, #25
 8003c66:	e7f4      	b.n	8003c52 <_printf_float+0x442>

08003c68 <_printf_common>:
 8003c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c6c:	4616      	mov	r6, r2
 8003c6e:	4698      	mov	r8, r3
 8003c70:	688a      	ldr	r2, [r1, #8]
 8003c72:	690b      	ldr	r3, [r1, #16]
 8003c74:	4607      	mov	r7, r0
 8003c76:	4293      	cmp	r3, r2
 8003c78:	bfb8      	it	lt
 8003c7a:	4613      	movlt	r3, r2
 8003c7c:	6033      	str	r3, [r6, #0]
 8003c7e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003c82:	460c      	mov	r4, r1
 8003c84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003c88:	b10a      	cbz	r2, 8003c8e <_printf_common+0x26>
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	6033      	str	r3, [r6, #0]
 8003c8e:	6823      	ldr	r3, [r4, #0]
 8003c90:	0699      	lsls	r1, r3, #26
 8003c92:	bf42      	ittt	mi
 8003c94:	6833      	ldrmi	r3, [r6, #0]
 8003c96:	3302      	addmi	r3, #2
 8003c98:	6033      	strmi	r3, [r6, #0]
 8003c9a:	6825      	ldr	r5, [r4, #0]
 8003c9c:	f015 0506 	ands.w	r5, r5, #6
 8003ca0:	d106      	bne.n	8003cb0 <_printf_common+0x48>
 8003ca2:	f104 0a19 	add.w	sl, r4, #25
 8003ca6:	68e3      	ldr	r3, [r4, #12]
 8003ca8:	6832      	ldr	r2, [r6, #0]
 8003caa:	1a9b      	subs	r3, r3, r2
 8003cac:	42ab      	cmp	r3, r5
 8003cae:	dc2b      	bgt.n	8003d08 <_printf_common+0xa0>
 8003cb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003cb4:	6822      	ldr	r2, [r4, #0]
 8003cb6:	3b00      	subs	r3, #0
 8003cb8:	bf18      	it	ne
 8003cba:	2301      	movne	r3, #1
 8003cbc:	0692      	lsls	r2, r2, #26
 8003cbe:	d430      	bmi.n	8003d22 <_printf_common+0xba>
 8003cc0:	4641      	mov	r1, r8
 8003cc2:	4638      	mov	r0, r7
 8003cc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003cc8:	47c8      	blx	r9
 8003cca:	3001      	adds	r0, #1
 8003ccc:	d023      	beq.n	8003d16 <_printf_common+0xae>
 8003cce:	6823      	ldr	r3, [r4, #0]
 8003cd0:	6922      	ldr	r2, [r4, #16]
 8003cd2:	f003 0306 	and.w	r3, r3, #6
 8003cd6:	2b04      	cmp	r3, #4
 8003cd8:	bf14      	ite	ne
 8003cda:	2500      	movne	r5, #0
 8003cdc:	6833      	ldreq	r3, [r6, #0]
 8003cde:	f04f 0600 	mov.w	r6, #0
 8003ce2:	bf08      	it	eq
 8003ce4:	68e5      	ldreq	r5, [r4, #12]
 8003ce6:	f104 041a 	add.w	r4, r4, #26
 8003cea:	bf08      	it	eq
 8003cec:	1aed      	subeq	r5, r5, r3
 8003cee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003cf2:	bf08      	it	eq
 8003cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	bfc4      	itt	gt
 8003cfc:	1a9b      	subgt	r3, r3, r2
 8003cfe:	18ed      	addgt	r5, r5, r3
 8003d00:	42b5      	cmp	r5, r6
 8003d02:	d11a      	bne.n	8003d3a <_printf_common+0xd2>
 8003d04:	2000      	movs	r0, #0
 8003d06:	e008      	b.n	8003d1a <_printf_common+0xb2>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	4652      	mov	r2, sl
 8003d0c:	4641      	mov	r1, r8
 8003d0e:	4638      	mov	r0, r7
 8003d10:	47c8      	blx	r9
 8003d12:	3001      	adds	r0, #1
 8003d14:	d103      	bne.n	8003d1e <_printf_common+0xb6>
 8003d16:	f04f 30ff 	mov.w	r0, #4294967295
 8003d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d1e:	3501      	adds	r5, #1
 8003d20:	e7c1      	b.n	8003ca6 <_printf_common+0x3e>
 8003d22:	2030      	movs	r0, #48	@ 0x30
 8003d24:	18e1      	adds	r1, r4, r3
 8003d26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d2a:	1c5a      	adds	r2, r3, #1
 8003d2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d30:	4422      	add	r2, r4
 8003d32:	3302      	adds	r3, #2
 8003d34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d38:	e7c2      	b.n	8003cc0 <_printf_common+0x58>
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	4622      	mov	r2, r4
 8003d3e:	4641      	mov	r1, r8
 8003d40:	4638      	mov	r0, r7
 8003d42:	47c8      	blx	r9
 8003d44:	3001      	adds	r0, #1
 8003d46:	d0e6      	beq.n	8003d16 <_printf_common+0xae>
 8003d48:	3601      	adds	r6, #1
 8003d4a:	e7d9      	b.n	8003d00 <_printf_common+0x98>

08003d4c <_printf_i>:
 8003d4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d50:	7e0f      	ldrb	r7, [r1, #24]
 8003d52:	4691      	mov	r9, r2
 8003d54:	2f78      	cmp	r7, #120	@ 0x78
 8003d56:	4680      	mov	r8, r0
 8003d58:	460c      	mov	r4, r1
 8003d5a:	469a      	mov	sl, r3
 8003d5c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003d5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003d62:	d807      	bhi.n	8003d74 <_printf_i+0x28>
 8003d64:	2f62      	cmp	r7, #98	@ 0x62
 8003d66:	d80a      	bhi.n	8003d7e <_printf_i+0x32>
 8003d68:	2f00      	cmp	r7, #0
 8003d6a:	f000 80d1 	beq.w	8003f10 <_printf_i+0x1c4>
 8003d6e:	2f58      	cmp	r7, #88	@ 0x58
 8003d70:	f000 80b8 	beq.w	8003ee4 <_printf_i+0x198>
 8003d74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003d7c:	e03a      	b.n	8003df4 <_printf_i+0xa8>
 8003d7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003d82:	2b15      	cmp	r3, #21
 8003d84:	d8f6      	bhi.n	8003d74 <_printf_i+0x28>
 8003d86:	a101      	add	r1, pc, #4	@ (adr r1, 8003d8c <_printf_i+0x40>)
 8003d88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d8c:	08003de5 	.word	0x08003de5
 8003d90:	08003df9 	.word	0x08003df9
 8003d94:	08003d75 	.word	0x08003d75
 8003d98:	08003d75 	.word	0x08003d75
 8003d9c:	08003d75 	.word	0x08003d75
 8003da0:	08003d75 	.word	0x08003d75
 8003da4:	08003df9 	.word	0x08003df9
 8003da8:	08003d75 	.word	0x08003d75
 8003dac:	08003d75 	.word	0x08003d75
 8003db0:	08003d75 	.word	0x08003d75
 8003db4:	08003d75 	.word	0x08003d75
 8003db8:	08003ef7 	.word	0x08003ef7
 8003dbc:	08003e23 	.word	0x08003e23
 8003dc0:	08003eb1 	.word	0x08003eb1
 8003dc4:	08003d75 	.word	0x08003d75
 8003dc8:	08003d75 	.word	0x08003d75
 8003dcc:	08003f19 	.word	0x08003f19
 8003dd0:	08003d75 	.word	0x08003d75
 8003dd4:	08003e23 	.word	0x08003e23
 8003dd8:	08003d75 	.word	0x08003d75
 8003ddc:	08003d75 	.word	0x08003d75
 8003de0:	08003eb9 	.word	0x08003eb9
 8003de4:	6833      	ldr	r3, [r6, #0]
 8003de6:	1d1a      	adds	r2, r3, #4
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6032      	str	r2, [r6, #0]
 8003dec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003df0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003df4:	2301      	movs	r3, #1
 8003df6:	e09c      	b.n	8003f32 <_printf_i+0x1e6>
 8003df8:	6833      	ldr	r3, [r6, #0]
 8003dfa:	6820      	ldr	r0, [r4, #0]
 8003dfc:	1d19      	adds	r1, r3, #4
 8003dfe:	6031      	str	r1, [r6, #0]
 8003e00:	0606      	lsls	r6, r0, #24
 8003e02:	d501      	bpl.n	8003e08 <_printf_i+0xbc>
 8003e04:	681d      	ldr	r5, [r3, #0]
 8003e06:	e003      	b.n	8003e10 <_printf_i+0xc4>
 8003e08:	0645      	lsls	r5, r0, #25
 8003e0a:	d5fb      	bpl.n	8003e04 <_printf_i+0xb8>
 8003e0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003e10:	2d00      	cmp	r5, #0
 8003e12:	da03      	bge.n	8003e1c <_printf_i+0xd0>
 8003e14:	232d      	movs	r3, #45	@ 0x2d
 8003e16:	426d      	negs	r5, r5
 8003e18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e1c:	230a      	movs	r3, #10
 8003e1e:	4858      	ldr	r0, [pc, #352]	@ (8003f80 <_printf_i+0x234>)
 8003e20:	e011      	b.n	8003e46 <_printf_i+0xfa>
 8003e22:	6821      	ldr	r1, [r4, #0]
 8003e24:	6833      	ldr	r3, [r6, #0]
 8003e26:	0608      	lsls	r0, r1, #24
 8003e28:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e2c:	d402      	bmi.n	8003e34 <_printf_i+0xe8>
 8003e2e:	0649      	lsls	r1, r1, #25
 8003e30:	bf48      	it	mi
 8003e32:	b2ad      	uxthmi	r5, r5
 8003e34:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e36:	6033      	str	r3, [r6, #0]
 8003e38:	bf14      	ite	ne
 8003e3a:	230a      	movne	r3, #10
 8003e3c:	2308      	moveq	r3, #8
 8003e3e:	4850      	ldr	r0, [pc, #320]	@ (8003f80 <_printf_i+0x234>)
 8003e40:	2100      	movs	r1, #0
 8003e42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003e46:	6866      	ldr	r6, [r4, #4]
 8003e48:	2e00      	cmp	r6, #0
 8003e4a:	60a6      	str	r6, [r4, #8]
 8003e4c:	db05      	blt.n	8003e5a <_printf_i+0x10e>
 8003e4e:	6821      	ldr	r1, [r4, #0]
 8003e50:	432e      	orrs	r6, r5
 8003e52:	f021 0104 	bic.w	r1, r1, #4
 8003e56:	6021      	str	r1, [r4, #0]
 8003e58:	d04b      	beq.n	8003ef2 <_printf_i+0x1a6>
 8003e5a:	4616      	mov	r6, r2
 8003e5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e60:	fb03 5711 	mls	r7, r3, r1, r5
 8003e64:	5dc7      	ldrb	r7, [r0, r7]
 8003e66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e6a:	462f      	mov	r7, r5
 8003e6c:	42bb      	cmp	r3, r7
 8003e6e:	460d      	mov	r5, r1
 8003e70:	d9f4      	bls.n	8003e5c <_printf_i+0x110>
 8003e72:	2b08      	cmp	r3, #8
 8003e74:	d10b      	bne.n	8003e8e <_printf_i+0x142>
 8003e76:	6823      	ldr	r3, [r4, #0]
 8003e78:	07df      	lsls	r7, r3, #31
 8003e7a:	d508      	bpl.n	8003e8e <_printf_i+0x142>
 8003e7c:	6923      	ldr	r3, [r4, #16]
 8003e7e:	6861      	ldr	r1, [r4, #4]
 8003e80:	4299      	cmp	r1, r3
 8003e82:	bfde      	ittt	le
 8003e84:	2330      	movle	r3, #48	@ 0x30
 8003e86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e8e:	1b92      	subs	r2, r2, r6
 8003e90:	6122      	str	r2, [r4, #16]
 8003e92:	464b      	mov	r3, r9
 8003e94:	4621      	mov	r1, r4
 8003e96:	4640      	mov	r0, r8
 8003e98:	f8cd a000 	str.w	sl, [sp]
 8003e9c:	aa03      	add	r2, sp, #12
 8003e9e:	f7ff fee3 	bl	8003c68 <_printf_common>
 8003ea2:	3001      	adds	r0, #1
 8003ea4:	d14a      	bne.n	8003f3c <_printf_i+0x1f0>
 8003ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eaa:	b004      	add	sp, #16
 8003eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eb0:	6823      	ldr	r3, [r4, #0]
 8003eb2:	f043 0320 	orr.w	r3, r3, #32
 8003eb6:	6023      	str	r3, [r4, #0]
 8003eb8:	2778      	movs	r7, #120	@ 0x78
 8003eba:	4832      	ldr	r0, [pc, #200]	@ (8003f84 <_printf_i+0x238>)
 8003ebc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003ec0:	6823      	ldr	r3, [r4, #0]
 8003ec2:	6831      	ldr	r1, [r6, #0]
 8003ec4:	061f      	lsls	r7, r3, #24
 8003ec6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003eca:	d402      	bmi.n	8003ed2 <_printf_i+0x186>
 8003ecc:	065f      	lsls	r7, r3, #25
 8003ece:	bf48      	it	mi
 8003ed0:	b2ad      	uxthmi	r5, r5
 8003ed2:	6031      	str	r1, [r6, #0]
 8003ed4:	07d9      	lsls	r1, r3, #31
 8003ed6:	bf44      	itt	mi
 8003ed8:	f043 0320 	orrmi.w	r3, r3, #32
 8003edc:	6023      	strmi	r3, [r4, #0]
 8003ede:	b11d      	cbz	r5, 8003ee8 <_printf_i+0x19c>
 8003ee0:	2310      	movs	r3, #16
 8003ee2:	e7ad      	b.n	8003e40 <_printf_i+0xf4>
 8003ee4:	4826      	ldr	r0, [pc, #152]	@ (8003f80 <_printf_i+0x234>)
 8003ee6:	e7e9      	b.n	8003ebc <_printf_i+0x170>
 8003ee8:	6823      	ldr	r3, [r4, #0]
 8003eea:	f023 0320 	bic.w	r3, r3, #32
 8003eee:	6023      	str	r3, [r4, #0]
 8003ef0:	e7f6      	b.n	8003ee0 <_printf_i+0x194>
 8003ef2:	4616      	mov	r6, r2
 8003ef4:	e7bd      	b.n	8003e72 <_printf_i+0x126>
 8003ef6:	6833      	ldr	r3, [r6, #0]
 8003ef8:	6825      	ldr	r5, [r4, #0]
 8003efa:	1d18      	adds	r0, r3, #4
 8003efc:	6961      	ldr	r1, [r4, #20]
 8003efe:	6030      	str	r0, [r6, #0]
 8003f00:	062e      	lsls	r6, r5, #24
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	d501      	bpl.n	8003f0a <_printf_i+0x1be>
 8003f06:	6019      	str	r1, [r3, #0]
 8003f08:	e002      	b.n	8003f10 <_printf_i+0x1c4>
 8003f0a:	0668      	lsls	r0, r5, #25
 8003f0c:	d5fb      	bpl.n	8003f06 <_printf_i+0x1ba>
 8003f0e:	8019      	strh	r1, [r3, #0]
 8003f10:	2300      	movs	r3, #0
 8003f12:	4616      	mov	r6, r2
 8003f14:	6123      	str	r3, [r4, #16]
 8003f16:	e7bc      	b.n	8003e92 <_printf_i+0x146>
 8003f18:	6833      	ldr	r3, [r6, #0]
 8003f1a:	2100      	movs	r1, #0
 8003f1c:	1d1a      	adds	r2, r3, #4
 8003f1e:	6032      	str	r2, [r6, #0]
 8003f20:	681e      	ldr	r6, [r3, #0]
 8003f22:	6862      	ldr	r2, [r4, #4]
 8003f24:	4630      	mov	r0, r6
 8003f26:	f000 fac8 	bl	80044ba <memchr>
 8003f2a:	b108      	cbz	r0, 8003f30 <_printf_i+0x1e4>
 8003f2c:	1b80      	subs	r0, r0, r6
 8003f2e:	6060      	str	r0, [r4, #4]
 8003f30:	6863      	ldr	r3, [r4, #4]
 8003f32:	6123      	str	r3, [r4, #16]
 8003f34:	2300      	movs	r3, #0
 8003f36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f3a:	e7aa      	b.n	8003e92 <_printf_i+0x146>
 8003f3c:	4632      	mov	r2, r6
 8003f3e:	4649      	mov	r1, r9
 8003f40:	4640      	mov	r0, r8
 8003f42:	6923      	ldr	r3, [r4, #16]
 8003f44:	47d0      	blx	sl
 8003f46:	3001      	adds	r0, #1
 8003f48:	d0ad      	beq.n	8003ea6 <_printf_i+0x15a>
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	079b      	lsls	r3, r3, #30
 8003f4e:	d413      	bmi.n	8003f78 <_printf_i+0x22c>
 8003f50:	68e0      	ldr	r0, [r4, #12]
 8003f52:	9b03      	ldr	r3, [sp, #12]
 8003f54:	4298      	cmp	r0, r3
 8003f56:	bfb8      	it	lt
 8003f58:	4618      	movlt	r0, r3
 8003f5a:	e7a6      	b.n	8003eaa <_printf_i+0x15e>
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	4632      	mov	r2, r6
 8003f60:	4649      	mov	r1, r9
 8003f62:	4640      	mov	r0, r8
 8003f64:	47d0      	blx	sl
 8003f66:	3001      	adds	r0, #1
 8003f68:	d09d      	beq.n	8003ea6 <_printf_i+0x15a>
 8003f6a:	3501      	adds	r5, #1
 8003f6c:	68e3      	ldr	r3, [r4, #12]
 8003f6e:	9903      	ldr	r1, [sp, #12]
 8003f70:	1a5b      	subs	r3, r3, r1
 8003f72:	42ab      	cmp	r3, r5
 8003f74:	dcf2      	bgt.n	8003f5c <_printf_i+0x210>
 8003f76:	e7eb      	b.n	8003f50 <_printf_i+0x204>
 8003f78:	2500      	movs	r5, #0
 8003f7a:	f104 0619 	add.w	r6, r4, #25
 8003f7e:	e7f5      	b.n	8003f6c <_printf_i+0x220>
 8003f80:	080064bc 	.word	0x080064bc
 8003f84:	080064cd 	.word	0x080064cd

08003f88 <std>:
 8003f88:	2300      	movs	r3, #0
 8003f8a:	b510      	push	{r4, lr}
 8003f8c:	4604      	mov	r4, r0
 8003f8e:	e9c0 3300 	strd	r3, r3, [r0]
 8003f92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f96:	6083      	str	r3, [r0, #8]
 8003f98:	8181      	strh	r1, [r0, #12]
 8003f9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003f9c:	81c2      	strh	r2, [r0, #14]
 8003f9e:	6183      	str	r3, [r0, #24]
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	2208      	movs	r2, #8
 8003fa4:	305c      	adds	r0, #92	@ 0x5c
 8003fa6:	f000 fa09 	bl	80043bc <memset>
 8003faa:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe0 <std+0x58>)
 8003fac:	6224      	str	r4, [r4, #32]
 8003fae:	6263      	str	r3, [r4, #36]	@ 0x24
 8003fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe4 <std+0x5c>)
 8003fb2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe8 <std+0x60>)
 8003fb6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003fec <std+0x64>)
 8003fba:	6323      	str	r3, [r4, #48]	@ 0x30
 8003fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff0 <std+0x68>)
 8003fbe:	429c      	cmp	r4, r3
 8003fc0:	d006      	beq.n	8003fd0 <std+0x48>
 8003fc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003fc6:	4294      	cmp	r4, r2
 8003fc8:	d002      	beq.n	8003fd0 <std+0x48>
 8003fca:	33d0      	adds	r3, #208	@ 0xd0
 8003fcc:	429c      	cmp	r4, r3
 8003fce:	d105      	bne.n	8003fdc <std+0x54>
 8003fd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fd8:	f000 ba6c 	b.w	80044b4 <__retarget_lock_init_recursive>
 8003fdc:	bd10      	pop	{r4, pc}
 8003fde:	bf00      	nop
 8003fe0:	0800420d 	.word	0x0800420d
 8003fe4:	0800422f 	.word	0x0800422f
 8003fe8:	08004267 	.word	0x08004267
 8003fec:	0800428b 	.word	0x0800428b
 8003ff0:	200002cc 	.word	0x200002cc

08003ff4 <stdio_exit_handler>:
 8003ff4:	4a02      	ldr	r2, [pc, #8]	@ (8004000 <stdio_exit_handler+0xc>)
 8003ff6:	4903      	ldr	r1, [pc, #12]	@ (8004004 <stdio_exit_handler+0x10>)
 8003ff8:	4803      	ldr	r0, [pc, #12]	@ (8004008 <stdio_exit_handler+0x14>)
 8003ffa:	f000 b869 	b.w	80040d0 <_fwalk_sglue>
 8003ffe:	bf00      	nop
 8004000:	2000000c 	.word	0x2000000c
 8004004:	08005e31 	.word	0x08005e31
 8004008:	2000001c 	.word	0x2000001c

0800400c <cleanup_stdio>:
 800400c:	6841      	ldr	r1, [r0, #4]
 800400e:	4b0c      	ldr	r3, [pc, #48]	@ (8004040 <cleanup_stdio+0x34>)
 8004010:	b510      	push	{r4, lr}
 8004012:	4299      	cmp	r1, r3
 8004014:	4604      	mov	r4, r0
 8004016:	d001      	beq.n	800401c <cleanup_stdio+0x10>
 8004018:	f001 ff0a 	bl	8005e30 <_fflush_r>
 800401c:	68a1      	ldr	r1, [r4, #8]
 800401e:	4b09      	ldr	r3, [pc, #36]	@ (8004044 <cleanup_stdio+0x38>)
 8004020:	4299      	cmp	r1, r3
 8004022:	d002      	beq.n	800402a <cleanup_stdio+0x1e>
 8004024:	4620      	mov	r0, r4
 8004026:	f001 ff03 	bl	8005e30 <_fflush_r>
 800402a:	68e1      	ldr	r1, [r4, #12]
 800402c:	4b06      	ldr	r3, [pc, #24]	@ (8004048 <cleanup_stdio+0x3c>)
 800402e:	4299      	cmp	r1, r3
 8004030:	d004      	beq.n	800403c <cleanup_stdio+0x30>
 8004032:	4620      	mov	r0, r4
 8004034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004038:	f001 befa 	b.w	8005e30 <_fflush_r>
 800403c:	bd10      	pop	{r4, pc}
 800403e:	bf00      	nop
 8004040:	200002cc 	.word	0x200002cc
 8004044:	20000334 	.word	0x20000334
 8004048:	2000039c 	.word	0x2000039c

0800404c <global_stdio_init.part.0>:
 800404c:	b510      	push	{r4, lr}
 800404e:	4b0b      	ldr	r3, [pc, #44]	@ (800407c <global_stdio_init.part.0+0x30>)
 8004050:	4c0b      	ldr	r4, [pc, #44]	@ (8004080 <global_stdio_init.part.0+0x34>)
 8004052:	4a0c      	ldr	r2, [pc, #48]	@ (8004084 <global_stdio_init.part.0+0x38>)
 8004054:	4620      	mov	r0, r4
 8004056:	601a      	str	r2, [r3, #0]
 8004058:	2104      	movs	r1, #4
 800405a:	2200      	movs	r2, #0
 800405c:	f7ff ff94 	bl	8003f88 <std>
 8004060:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004064:	2201      	movs	r2, #1
 8004066:	2109      	movs	r1, #9
 8004068:	f7ff ff8e 	bl	8003f88 <std>
 800406c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004070:	2202      	movs	r2, #2
 8004072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004076:	2112      	movs	r1, #18
 8004078:	f7ff bf86 	b.w	8003f88 <std>
 800407c:	20000404 	.word	0x20000404
 8004080:	200002cc 	.word	0x200002cc
 8004084:	08003ff5 	.word	0x08003ff5

08004088 <__sfp_lock_acquire>:
 8004088:	4801      	ldr	r0, [pc, #4]	@ (8004090 <__sfp_lock_acquire+0x8>)
 800408a:	f000 ba14 	b.w	80044b6 <__retarget_lock_acquire_recursive>
 800408e:	bf00      	nop
 8004090:	2000040d 	.word	0x2000040d

08004094 <__sfp_lock_release>:
 8004094:	4801      	ldr	r0, [pc, #4]	@ (800409c <__sfp_lock_release+0x8>)
 8004096:	f000 ba0f 	b.w	80044b8 <__retarget_lock_release_recursive>
 800409a:	bf00      	nop
 800409c:	2000040d 	.word	0x2000040d

080040a0 <__sinit>:
 80040a0:	b510      	push	{r4, lr}
 80040a2:	4604      	mov	r4, r0
 80040a4:	f7ff fff0 	bl	8004088 <__sfp_lock_acquire>
 80040a8:	6a23      	ldr	r3, [r4, #32]
 80040aa:	b11b      	cbz	r3, 80040b4 <__sinit+0x14>
 80040ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040b0:	f7ff bff0 	b.w	8004094 <__sfp_lock_release>
 80040b4:	4b04      	ldr	r3, [pc, #16]	@ (80040c8 <__sinit+0x28>)
 80040b6:	6223      	str	r3, [r4, #32]
 80040b8:	4b04      	ldr	r3, [pc, #16]	@ (80040cc <__sinit+0x2c>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d1f5      	bne.n	80040ac <__sinit+0xc>
 80040c0:	f7ff ffc4 	bl	800404c <global_stdio_init.part.0>
 80040c4:	e7f2      	b.n	80040ac <__sinit+0xc>
 80040c6:	bf00      	nop
 80040c8:	0800400d 	.word	0x0800400d
 80040cc:	20000404 	.word	0x20000404

080040d0 <_fwalk_sglue>:
 80040d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040d4:	4607      	mov	r7, r0
 80040d6:	4688      	mov	r8, r1
 80040d8:	4614      	mov	r4, r2
 80040da:	2600      	movs	r6, #0
 80040dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80040e0:	f1b9 0901 	subs.w	r9, r9, #1
 80040e4:	d505      	bpl.n	80040f2 <_fwalk_sglue+0x22>
 80040e6:	6824      	ldr	r4, [r4, #0]
 80040e8:	2c00      	cmp	r4, #0
 80040ea:	d1f7      	bne.n	80040dc <_fwalk_sglue+0xc>
 80040ec:	4630      	mov	r0, r6
 80040ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040f2:	89ab      	ldrh	r3, [r5, #12]
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d907      	bls.n	8004108 <_fwalk_sglue+0x38>
 80040f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040fc:	3301      	adds	r3, #1
 80040fe:	d003      	beq.n	8004108 <_fwalk_sglue+0x38>
 8004100:	4629      	mov	r1, r5
 8004102:	4638      	mov	r0, r7
 8004104:	47c0      	blx	r8
 8004106:	4306      	orrs	r6, r0
 8004108:	3568      	adds	r5, #104	@ 0x68
 800410a:	e7e9      	b.n	80040e0 <_fwalk_sglue+0x10>

0800410c <_puts_r>:
 800410c:	6a03      	ldr	r3, [r0, #32]
 800410e:	b570      	push	{r4, r5, r6, lr}
 8004110:	4605      	mov	r5, r0
 8004112:	460e      	mov	r6, r1
 8004114:	6884      	ldr	r4, [r0, #8]
 8004116:	b90b      	cbnz	r3, 800411c <_puts_r+0x10>
 8004118:	f7ff ffc2 	bl	80040a0 <__sinit>
 800411c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800411e:	07db      	lsls	r3, r3, #31
 8004120:	d405      	bmi.n	800412e <_puts_r+0x22>
 8004122:	89a3      	ldrh	r3, [r4, #12]
 8004124:	0598      	lsls	r0, r3, #22
 8004126:	d402      	bmi.n	800412e <_puts_r+0x22>
 8004128:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800412a:	f000 f9c4 	bl	80044b6 <__retarget_lock_acquire_recursive>
 800412e:	89a3      	ldrh	r3, [r4, #12]
 8004130:	0719      	lsls	r1, r3, #28
 8004132:	d502      	bpl.n	800413a <_puts_r+0x2e>
 8004134:	6923      	ldr	r3, [r4, #16]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d135      	bne.n	80041a6 <_puts_r+0x9a>
 800413a:	4621      	mov	r1, r4
 800413c:	4628      	mov	r0, r5
 800413e:	f000 f8e7 	bl	8004310 <__swsetup_r>
 8004142:	b380      	cbz	r0, 80041a6 <_puts_r+0x9a>
 8004144:	f04f 35ff 	mov.w	r5, #4294967295
 8004148:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800414a:	07da      	lsls	r2, r3, #31
 800414c:	d405      	bmi.n	800415a <_puts_r+0x4e>
 800414e:	89a3      	ldrh	r3, [r4, #12]
 8004150:	059b      	lsls	r3, r3, #22
 8004152:	d402      	bmi.n	800415a <_puts_r+0x4e>
 8004154:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004156:	f000 f9af 	bl	80044b8 <__retarget_lock_release_recursive>
 800415a:	4628      	mov	r0, r5
 800415c:	bd70      	pop	{r4, r5, r6, pc}
 800415e:	2b00      	cmp	r3, #0
 8004160:	da04      	bge.n	800416c <_puts_r+0x60>
 8004162:	69a2      	ldr	r2, [r4, #24]
 8004164:	429a      	cmp	r2, r3
 8004166:	dc17      	bgt.n	8004198 <_puts_r+0x8c>
 8004168:	290a      	cmp	r1, #10
 800416a:	d015      	beq.n	8004198 <_puts_r+0x8c>
 800416c:	6823      	ldr	r3, [r4, #0]
 800416e:	1c5a      	adds	r2, r3, #1
 8004170:	6022      	str	r2, [r4, #0]
 8004172:	7019      	strb	r1, [r3, #0]
 8004174:	68a3      	ldr	r3, [r4, #8]
 8004176:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800417a:	3b01      	subs	r3, #1
 800417c:	60a3      	str	r3, [r4, #8]
 800417e:	2900      	cmp	r1, #0
 8004180:	d1ed      	bne.n	800415e <_puts_r+0x52>
 8004182:	2b00      	cmp	r3, #0
 8004184:	da11      	bge.n	80041aa <_puts_r+0x9e>
 8004186:	4622      	mov	r2, r4
 8004188:	210a      	movs	r1, #10
 800418a:	4628      	mov	r0, r5
 800418c:	f000 f881 	bl	8004292 <__swbuf_r>
 8004190:	3001      	adds	r0, #1
 8004192:	d0d7      	beq.n	8004144 <_puts_r+0x38>
 8004194:	250a      	movs	r5, #10
 8004196:	e7d7      	b.n	8004148 <_puts_r+0x3c>
 8004198:	4622      	mov	r2, r4
 800419a:	4628      	mov	r0, r5
 800419c:	f000 f879 	bl	8004292 <__swbuf_r>
 80041a0:	3001      	adds	r0, #1
 80041a2:	d1e7      	bne.n	8004174 <_puts_r+0x68>
 80041a4:	e7ce      	b.n	8004144 <_puts_r+0x38>
 80041a6:	3e01      	subs	r6, #1
 80041a8:	e7e4      	b.n	8004174 <_puts_r+0x68>
 80041aa:	6823      	ldr	r3, [r4, #0]
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	6022      	str	r2, [r4, #0]
 80041b0:	220a      	movs	r2, #10
 80041b2:	701a      	strb	r2, [r3, #0]
 80041b4:	e7ee      	b.n	8004194 <_puts_r+0x88>
	...

080041b8 <puts>:
 80041b8:	4b02      	ldr	r3, [pc, #8]	@ (80041c4 <puts+0xc>)
 80041ba:	4601      	mov	r1, r0
 80041bc:	6818      	ldr	r0, [r3, #0]
 80041be:	f7ff bfa5 	b.w	800410c <_puts_r>
 80041c2:	bf00      	nop
 80041c4:	20000018 	.word	0x20000018

080041c8 <siprintf>:
 80041c8:	b40e      	push	{r1, r2, r3}
 80041ca:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80041ce:	b510      	push	{r4, lr}
 80041d0:	2400      	movs	r4, #0
 80041d2:	b09d      	sub	sp, #116	@ 0x74
 80041d4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80041d6:	9002      	str	r0, [sp, #8]
 80041d8:	9006      	str	r0, [sp, #24]
 80041da:	9107      	str	r1, [sp, #28]
 80041dc:	9104      	str	r1, [sp, #16]
 80041de:	4809      	ldr	r0, [pc, #36]	@ (8004204 <siprintf+0x3c>)
 80041e0:	4909      	ldr	r1, [pc, #36]	@ (8004208 <siprintf+0x40>)
 80041e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80041e6:	9105      	str	r1, [sp, #20]
 80041e8:	6800      	ldr	r0, [r0, #0]
 80041ea:	a902      	add	r1, sp, #8
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80041f0:	f001 fca2 	bl	8005b38 <_svfiprintf_r>
 80041f4:	9b02      	ldr	r3, [sp, #8]
 80041f6:	701c      	strb	r4, [r3, #0]
 80041f8:	b01d      	add	sp, #116	@ 0x74
 80041fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041fe:	b003      	add	sp, #12
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	20000018 	.word	0x20000018
 8004208:	ffff0208 	.word	0xffff0208

0800420c <__sread>:
 800420c:	b510      	push	{r4, lr}
 800420e:	460c      	mov	r4, r1
 8004210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004214:	f000 f900 	bl	8004418 <_read_r>
 8004218:	2800      	cmp	r0, #0
 800421a:	bfab      	itete	ge
 800421c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800421e:	89a3      	ldrhlt	r3, [r4, #12]
 8004220:	181b      	addge	r3, r3, r0
 8004222:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004226:	bfac      	ite	ge
 8004228:	6563      	strge	r3, [r4, #84]	@ 0x54
 800422a:	81a3      	strhlt	r3, [r4, #12]
 800422c:	bd10      	pop	{r4, pc}

0800422e <__swrite>:
 800422e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004232:	461f      	mov	r7, r3
 8004234:	898b      	ldrh	r3, [r1, #12]
 8004236:	4605      	mov	r5, r0
 8004238:	05db      	lsls	r3, r3, #23
 800423a:	460c      	mov	r4, r1
 800423c:	4616      	mov	r6, r2
 800423e:	d505      	bpl.n	800424c <__swrite+0x1e>
 8004240:	2302      	movs	r3, #2
 8004242:	2200      	movs	r2, #0
 8004244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004248:	f000 f8d4 	bl	80043f4 <_lseek_r>
 800424c:	89a3      	ldrh	r3, [r4, #12]
 800424e:	4632      	mov	r2, r6
 8004250:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004254:	81a3      	strh	r3, [r4, #12]
 8004256:	4628      	mov	r0, r5
 8004258:	463b      	mov	r3, r7
 800425a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800425e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004262:	f000 b8eb 	b.w	800443c <_write_r>

08004266 <__sseek>:
 8004266:	b510      	push	{r4, lr}
 8004268:	460c      	mov	r4, r1
 800426a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800426e:	f000 f8c1 	bl	80043f4 <_lseek_r>
 8004272:	1c43      	adds	r3, r0, #1
 8004274:	89a3      	ldrh	r3, [r4, #12]
 8004276:	bf15      	itete	ne
 8004278:	6560      	strne	r0, [r4, #84]	@ 0x54
 800427a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800427e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004282:	81a3      	strheq	r3, [r4, #12]
 8004284:	bf18      	it	ne
 8004286:	81a3      	strhne	r3, [r4, #12]
 8004288:	bd10      	pop	{r4, pc}

0800428a <__sclose>:
 800428a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800428e:	f000 b8a1 	b.w	80043d4 <_close_r>

08004292 <__swbuf_r>:
 8004292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004294:	460e      	mov	r6, r1
 8004296:	4614      	mov	r4, r2
 8004298:	4605      	mov	r5, r0
 800429a:	b118      	cbz	r0, 80042a4 <__swbuf_r+0x12>
 800429c:	6a03      	ldr	r3, [r0, #32]
 800429e:	b90b      	cbnz	r3, 80042a4 <__swbuf_r+0x12>
 80042a0:	f7ff fefe 	bl	80040a0 <__sinit>
 80042a4:	69a3      	ldr	r3, [r4, #24]
 80042a6:	60a3      	str	r3, [r4, #8]
 80042a8:	89a3      	ldrh	r3, [r4, #12]
 80042aa:	071a      	lsls	r2, r3, #28
 80042ac:	d501      	bpl.n	80042b2 <__swbuf_r+0x20>
 80042ae:	6923      	ldr	r3, [r4, #16]
 80042b0:	b943      	cbnz	r3, 80042c4 <__swbuf_r+0x32>
 80042b2:	4621      	mov	r1, r4
 80042b4:	4628      	mov	r0, r5
 80042b6:	f000 f82b 	bl	8004310 <__swsetup_r>
 80042ba:	b118      	cbz	r0, 80042c4 <__swbuf_r+0x32>
 80042bc:	f04f 37ff 	mov.w	r7, #4294967295
 80042c0:	4638      	mov	r0, r7
 80042c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042c4:	6823      	ldr	r3, [r4, #0]
 80042c6:	6922      	ldr	r2, [r4, #16]
 80042c8:	b2f6      	uxtb	r6, r6
 80042ca:	1a98      	subs	r0, r3, r2
 80042cc:	6963      	ldr	r3, [r4, #20]
 80042ce:	4637      	mov	r7, r6
 80042d0:	4283      	cmp	r3, r0
 80042d2:	dc05      	bgt.n	80042e0 <__swbuf_r+0x4e>
 80042d4:	4621      	mov	r1, r4
 80042d6:	4628      	mov	r0, r5
 80042d8:	f001 fdaa 	bl	8005e30 <_fflush_r>
 80042dc:	2800      	cmp	r0, #0
 80042de:	d1ed      	bne.n	80042bc <__swbuf_r+0x2a>
 80042e0:	68a3      	ldr	r3, [r4, #8]
 80042e2:	3b01      	subs	r3, #1
 80042e4:	60a3      	str	r3, [r4, #8]
 80042e6:	6823      	ldr	r3, [r4, #0]
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	6022      	str	r2, [r4, #0]
 80042ec:	701e      	strb	r6, [r3, #0]
 80042ee:	6962      	ldr	r2, [r4, #20]
 80042f0:	1c43      	adds	r3, r0, #1
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d004      	beq.n	8004300 <__swbuf_r+0x6e>
 80042f6:	89a3      	ldrh	r3, [r4, #12]
 80042f8:	07db      	lsls	r3, r3, #31
 80042fa:	d5e1      	bpl.n	80042c0 <__swbuf_r+0x2e>
 80042fc:	2e0a      	cmp	r6, #10
 80042fe:	d1df      	bne.n	80042c0 <__swbuf_r+0x2e>
 8004300:	4621      	mov	r1, r4
 8004302:	4628      	mov	r0, r5
 8004304:	f001 fd94 	bl	8005e30 <_fflush_r>
 8004308:	2800      	cmp	r0, #0
 800430a:	d0d9      	beq.n	80042c0 <__swbuf_r+0x2e>
 800430c:	e7d6      	b.n	80042bc <__swbuf_r+0x2a>
	...

08004310 <__swsetup_r>:
 8004310:	b538      	push	{r3, r4, r5, lr}
 8004312:	4b29      	ldr	r3, [pc, #164]	@ (80043b8 <__swsetup_r+0xa8>)
 8004314:	4605      	mov	r5, r0
 8004316:	6818      	ldr	r0, [r3, #0]
 8004318:	460c      	mov	r4, r1
 800431a:	b118      	cbz	r0, 8004324 <__swsetup_r+0x14>
 800431c:	6a03      	ldr	r3, [r0, #32]
 800431e:	b90b      	cbnz	r3, 8004324 <__swsetup_r+0x14>
 8004320:	f7ff febe 	bl	80040a0 <__sinit>
 8004324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004328:	0719      	lsls	r1, r3, #28
 800432a:	d422      	bmi.n	8004372 <__swsetup_r+0x62>
 800432c:	06da      	lsls	r2, r3, #27
 800432e:	d407      	bmi.n	8004340 <__swsetup_r+0x30>
 8004330:	2209      	movs	r2, #9
 8004332:	602a      	str	r2, [r5, #0]
 8004334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004338:	f04f 30ff 	mov.w	r0, #4294967295
 800433c:	81a3      	strh	r3, [r4, #12]
 800433e:	e033      	b.n	80043a8 <__swsetup_r+0x98>
 8004340:	0758      	lsls	r0, r3, #29
 8004342:	d512      	bpl.n	800436a <__swsetup_r+0x5a>
 8004344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004346:	b141      	cbz	r1, 800435a <__swsetup_r+0x4a>
 8004348:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800434c:	4299      	cmp	r1, r3
 800434e:	d002      	beq.n	8004356 <__swsetup_r+0x46>
 8004350:	4628      	mov	r0, r5
 8004352:	f000 ff1d 	bl	8005190 <_free_r>
 8004356:	2300      	movs	r3, #0
 8004358:	6363      	str	r3, [r4, #52]	@ 0x34
 800435a:	89a3      	ldrh	r3, [r4, #12]
 800435c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004360:	81a3      	strh	r3, [r4, #12]
 8004362:	2300      	movs	r3, #0
 8004364:	6063      	str	r3, [r4, #4]
 8004366:	6923      	ldr	r3, [r4, #16]
 8004368:	6023      	str	r3, [r4, #0]
 800436a:	89a3      	ldrh	r3, [r4, #12]
 800436c:	f043 0308 	orr.w	r3, r3, #8
 8004370:	81a3      	strh	r3, [r4, #12]
 8004372:	6923      	ldr	r3, [r4, #16]
 8004374:	b94b      	cbnz	r3, 800438a <__swsetup_r+0x7a>
 8004376:	89a3      	ldrh	r3, [r4, #12]
 8004378:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800437c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004380:	d003      	beq.n	800438a <__swsetup_r+0x7a>
 8004382:	4621      	mov	r1, r4
 8004384:	4628      	mov	r0, r5
 8004386:	f001 fda0 	bl	8005eca <__smakebuf_r>
 800438a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800438e:	f013 0201 	ands.w	r2, r3, #1
 8004392:	d00a      	beq.n	80043aa <__swsetup_r+0x9a>
 8004394:	2200      	movs	r2, #0
 8004396:	60a2      	str	r2, [r4, #8]
 8004398:	6962      	ldr	r2, [r4, #20]
 800439a:	4252      	negs	r2, r2
 800439c:	61a2      	str	r2, [r4, #24]
 800439e:	6922      	ldr	r2, [r4, #16]
 80043a0:	b942      	cbnz	r2, 80043b4 <__swsetup_r+0xa4>
 80043a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80043a6:	d1c5      	bne.n	8004334 <__swsetup_r+0x24>
 80043a8:	bd38      	pop	{r3, r4, r5, pc}
 80043aa:	0799      	lsls	r1, r3, #30
 80043ac:	bf58      	it	pl
 80043ae:	6962      	ldrpl	r2, [r4, #20]
 80043b0:	60a2      	str	r2, [r4, #8]
 80043b2:	e7f4      	b.n	800439e <__swsetup_r+0x8e>
 80043b4:	2000      	movs	r0, #0
 80043b6:	e7f7      	b.n	80043a8 <__swsetup_r+0x98>
 80043b8:	20000018 	.word	0x20000018

080043bc <memset>:
 80043bc:	4603      	mov	r3, r0
 80043be:	4402      	add	r2, r0
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d100      	bne.n	80043c6 <memset+0xa>
 80043c4:	4770      	bx	lr
 80043c6:	f803 1b01 	strb.w	r1, [r3], #1
 80043ca:	e7f9      	b.n	80043c0 <memset+0x4>

080043cc <_localeconv_r>:
 80043cc:	4800      	ldr	r0, [pc, #0]	@ (80043d0 <_localeconv_r+0x4>)
 80043ce:	4770      	bx	lr
 80043d0:	20000158 	.word	0x20000158

080043d4 <_close_r>:
 80043d4:	b538      	push	{r3, r4, r5, lr}
 80043d6:	2300      	movs	r3, #0
 80043d8:	4d05      	ldr	r5, [pc, #20]	@ (80043f0 <_close_r+0x1c>)
 80043da:	4604      	mov	r4, r0
 80043dc:	4608      	mov	r0, r1
 80043de:	602b      	str	r3, [r5, #0]
 80043e0:	f7fc ff45 	bl	800126e <_close>
 80043e4:	1c43      	adds	r3, r0, #1
 80043e6:	d102      	bne.n	80043ee <_close_r+0x1a>
 80043e8:	682b      	ldr	r3, [r5, #0]
 80043ea:	b103      	cbz	r3, 80043ee <_close_r+0x1a>
 80043ec:	6023      	str	r3, [r4, #0]
 80043ee:	bd38      	pop	{r3, r4, r5, pc}
 80043f0:	20000408 	.word	0x20000408

080043f4 <_lseek_r>:
 80043f4:	b538      	push	{r3, r4, r5, lr}
 80043f6:	4604      	mov	r4, r0
 80043f8:	4608      	mov	r0, r1
 80043fa:	4611      	mov	r1, r2
 80043fc:	2200      	movs	r2, #0
 80043fe:	4d05      	ldr	r5, [pc, #20]	@ (8004414 <_lseek_r+0x20>)
 8004400:	602a      	str	r2, [r5, #0]
 8004402:	461a      	mov	r2, r3
 8004404:	f7fc ff57 	bl	80012b6 <_lseek>
 8004408:	1c43      	adds	r3, r0, #1
 800440a:	d102      	bne.n	8004412 <_lseek_r+0x1e>
 800440c:	682b      	ldr	r3, [r5, #0]
 800440e:	b103      	cbz	r3, 8004412 <_lseek_r+0x1e>
 8004410:	6023      	str	r3, [r4, #0]
 8004412:	bd38      	pop	{r3, r4, r5, pc}
 8004414:	20000408 	.word	0x20000408

08004418 <_read_r>:
 8004418:	b538      	push	{r3, r4, r5, lr}
 800441a:	4604      	mov	r4, r0
 800441c:	4608      	mov	r0, r1
 800441e:	4611      	mov	r1, r2
 8004420:	2200      	movs	r2, #0
 8004422:	4d05      	ldr	r5, [pc, #20]	@ (8004438 <_read_r+0x20>)
 8004424:	602a      	str	r2, [r5, #0]
 8004426:	461a      	mov	r2, r3
 8004428:	f7fc fee8 	bl	80011fc <_read>
 800442c:	1c43      	adds	r3, r0, #1
 800442e:	d102      	bne.n	8004436 <_read_r+0x1e>
 8004430:	682b      	ldr	r3, [r5, #0]
 8004432:	b103      	cbz	r3, 8004436 <_read_r+0x1e>
 8004434:	6023      	str	r3, [r4, #0]
 8004436:	bd38      	pop	{r3, r4, r5, pc}
 8004438:	20000408 	.word	0x20000408

0800443c <_write_r>:
 800443c:	b538      	push	{r3, r4, r5, lr}
 800443e:	4604      	mov	r4, r0
 8004440:	4608      	mov	r0, r1
 8004442:	4611      	mov	r1, r2
 8004444:	2200      	movs	r2, #0
 8004446:	4d05      	ldr	r5, [pc, #20]	@ (800445c <_write_r+0x20>)
 8004448:	602a      	str	r2, [r5, #0]
 800444a:	461a      	mov	r2, r3
 800444c:	f7fc fef3 	bl	8001236 <_write>
 8004450:	1c43      	adds	r3, r0, #1
 8004452:	d102      	bne.n	800445a <_write_r+0x1e>
 8004454:	682b      	ldr	r3, [r5, #0]
 8004456:	b103      	cbz	r3, 800445a <_write_r+0x1e>
 8004458:	6023      	str	r3, [r4, #0]
 800445a:	bd38      	pop	{r3, r4, r5, pc}
 800445c:	20000408 	.word	0x20000408

08004460 <__errno>:
 8004460:	4b01      	ldr	r3, [pc, #4]	@ (8004468 <__errno+0x8>)
 8004462:	6818      	ldr	r0, [r3, #0]
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	20000018 	.word	0x20000018

0800446c <__libc_init_array>:
 800446c:	b570      	push	{r4, r5, r6, lr}
 800446e:	2600      	movs	r6, #0
 8004470:	4d0c      	ldr	r5, [pc, #48]	@ (80044a4 <__libc_init_array+0x38>)
 8004472:	4c0d      	ldr	r4, [pc, #52]	@ (80044a8 <__libc_init_array+0x3c>)
 8004474:	1b64      	subs	r4, r4, r5
 8004476:	10a4      	asrs	r4, r4, #2
 8004478:	42a6      	cmp	r6, r4
 800447a:	d109      	bne.n	8004490 <__libc_init_array+0x24>
 800447c:	f001 ffe0 	bl	8006440 <_init>
 8004480:	2600      	movs	r6, #0
 8004482:	4d0a      	ldr	r5, [pc, #40]	@ (80044ac <__libc_init_array+0x40>)
 8004484:	4c0a      	ldr	r4, [pc, #40]	@ (80044b0 <__libc_init_array+0x44>)
 8004486:	1b64      	subs	r4, r4, r5
 8004488:	10a4      	asrs	r4, r4, #2
 800448a:	42a6      	cmp	r6, r4
 800448c:	d105      	bne.n	800449a <__libc_init_array+0x2e>
 800448e:	bd70      	pop	{r4, r5, r6, pc}
 8004490:	f855 3b04 	ldr.w	r3, [r5], #4
 8004494:	4798      	blx	r3
 8004496:	3601      	adds	r6, #1
 8004498:	e7ee      	b.n	8004478 <__libc_init_array+0xc>
 800449a:	f855 3b04 	ldr.w	r3, [r5], #4
 800449e:	4798      	blx	r3
 80044a0:	3601      	adds	r6, #1
 80044a2:	e7f2      	b.n	800448a <__libc_init_array+0x1e>
 80044a4:	08006824 	.word	0x08006824
 80044a8:	08006824 	.word	0x08006824
 80044ac:	08006824 	.word	0x08006824
 80044b0:	08006828 	.word	0x08006828

080044b4 <__retarget_lock_init_recursive>:
 80044b4:	4770      	bx	lr

080044b6 <__retarget_lock_acquire_recursive>:
 80044b6:	4770      	bx	lr

080044b8 <__retarget_lock_release_recursive>:
 80044b8:	4770      	bx	lr

080044ba <memchr>:
 80044ba:	4603      	mov	r3, r0
 80044bc:	b510      	push	{r4, lr}
 80044be:	b2c9      	uxtb	r1, r1
 80044c0:	4402      	add	r2, r0
 80044c2:	4293      	cmp	r3, r2
 80044c4:	4618      	mov	r0, r3
 80044c6:	d101      	bne.n	80044cc <memchr+0x12>
 80044c8:	2000      	movs	r0, #0
 80044ca:	e003      	b.n	80044d4 <memchr+0x1a>
 80044cc:	7804      	ldrb	r4, [r0, #0]
 80044ce:	3301      	adds	r3, #1
 80044d0:	428c      	cmp	r4, r1
 80044d2:	d1f6      	bne.n	80044c2 <memchr+0x8>
 80044d4:	bd10      	pop	{r4, pc}

080044d6 <quorem>:
 80044d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044da:	6903      	ldr	r3, [r0, #16]
 80044dc:	690c      	ldr	r4, [r1, #16]
 80044de:	4607      	mov	r7, r0
 80044e0:	42a3      	cmp	r3, r4
 80044e2:	db7e      	blt.n	80045e2 <quorem+0x10c>
 80044e4:	3c01      	subs	r4, #1
 80044e6:	00a3      	lsls	r3, r4, #2
 80044e8:	f100 0514 	add.w	r5, r0, #20
 80044ec:	f101 0814 	add.w	r8, r1, #20
 80044f0:	9300      	str	r3, [sp, #0]
 80044f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80044f6:	9301      	str	r3, [sp, #4]
 80044f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80044fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004500:	3301      	adds	r3, #1
 8004502:	429a      	cmp	r2, r3
 8004504:	fbb2 f6f3 	udiv	r6, r2, r3
 8004508:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800450c:	d32e      	bcc.n	800456c <quorem+0x96>
 800450e:	f04f 0a00 	mov.w	sl, #0
 8004512:	46c4      	mov	ip, r8
 8004514:	46ae      	mov	lr, r5
 8004516:	46d3      	mov	fp, sl
 8004518:	f85c 3b04 	ldr.w	r3, [ip], #4
 800451c:	b298      	uxth	r0, r3
 800451e:	fb06 a000 	mla	r0, r6, r0, sl
 8004522:	0c1b      	lsrs	r3, r3, #16
 8004524:	0c02      	lsrs	r2, r0, #16
 8004526:	fb06 2303 	mla	r3, r6, r3, r2
 800452a:	f8de 2000 	ldr.w	r2, [lr]
 800452e:	b280      	uxth	r0, r0
 8004530:	b292      	uxth	r2, r2
 8004532:	1a12      	subs	r2, r2, r0
 8004534:	445a      	add	r2, fp
 8004536:	f8de 0000 	ldr.w	r0, [lr]
 800453a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800453e:	b29b      	uxth	r3, r3
 8004540:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004544:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004548:	b292      	uxth	r2, r2
 800454a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800454e:	45e1      	cmp	r9, ip
 8004550:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004554:	f84e 2b04 	str.w	r2, [lr], #4
 8004558:	d2de      	bcs.n	8004518 <quorem+0x42>
 800455a:	9b00      	ldr	r3, [sp, #0]
 800455c:	58eb      	ldr	r3, [r5, r3]
 800455e:	b92b      	cbnz	r3, 800456c <quorem+0x96>
 8004560:	9b01      	ldr	r3, [sp, #4]
 8004562:	3b04      	subs	r3, #4
 8004564:	429d      	cmp	r5, r3
 8004566:	461a      	mov	r2, r3
 8004568:	d32f      	bcc.n	80045ca <quorem+0xf4>
 800456a:	613c      	str	r4, [r7, #16]
 800456c:	4638      	mov	r0, r7
 800456e:	f001 f97f 	bl	8005870 <__mcmp>
 8004572:	2800      	cmp	r0, #0
 8004574:	db25      	blt.n	80045c2 <quorem+0xec>
 8004576:	4629      	mov	r1, r5
 8004578:	2000      	movs	r0, #0
 800457a:	f858 2b04 	ldr.w	r2, [r8], #4
 800457e:	f8d1 c000 	ldr.w	ip, [r1]
 8004582:	fa1f fe82 	uxth.w	lr, r2
 8004586:	fa1f f38c 	uxth.w	r3, ip
 800458a:	eba3 030e 	sub.w	r3, r3, lr
 800458e:	4403      	add	r3, r0
 8004590:	0c12      	lsrs	r2, r2, #16
 8004592:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004596:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800459a:	b29b      	uxth	r3, r3
 800459c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045a0:	45c1      	cmp	r9, r8
 80045a2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80045a6:	f841 3b04 	str.w	r3, [r1], #4
 80045aa:	d2e6      	bcs.n	800457a <quorem+0xa4>
 80045ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80045b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80045b4:	b922      	cbnz	r2, 80045c0 <quorem+0xea>
 80045b6:	3b04      	subs	r3, #4
 80045b8:	429d      	cmp	r5, r3
 80045ba:	461a      	mov	r2, r3
 80045bc:	d30b      	bcc.n	80045d6 <quorem+0x100>
 80045be:	613c      	str	r4, [r7, #16]
 80045c0:	3601      	adds	r6, #1
 80045c2:	4630      	mov	r0, r6
 80045c4:	b003      	add	sp, #12
 80045c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ca:	6812      	ldr	r2, [r2, #0]
 80045cc:	3b04      	subs	r3, #4
 80045ce:	2a00      	cmp	r2, #0
 80045d0:	d1cb      	bne.n	800456a <quorem+0x94>
 80045d2:	3c01      	subs	r4, #1
 80045d4:	e7c6      	b.n	8004564 <quorem+0x8e>
 80045d6:	6812      	ldr	r2, [r2, #0]
 80045d8:	3b04      	subs	r3, #4
 80045da:	2a00      	cmp	r2, #0
 80045dc:	d1ef      	bne.n	80045be <quorem+0xe8>
 80045de:	3c01      	subs	r4, #1
 80045e0:	e7ea      	b.n	80045b8 <quorem+0xe2>
 80045e2:	2000      	movs	r0, #0
 80045e4:	e7ee      	b.n	80045c4 <quorem+0xee>
	...

080045e8 <_dtoa_r>:
 80045e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ec:	4614      	mov	r4, r2
 80045ee:	461d      	mov	r5, r3
 80045f0:	69c7      	ldr	r7, [r0, #28]
 80045f2:	b097      	sub	sp, #92	@ 0x5c
 80045f4:	4681      	mov	r9, r0
 80045f6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80045fa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80045fc:	b97f      	cbnz	r7, 800461e <_dtoa_r+0x36>
 80045fe:	2010      	movs	r0, #16
 8004600:	f000 fe0e 	bl	8005220 <malloc>
 8004604:	4602      	mov	r2, r0
 8004606:	f8c9 001c 	str.w	r0, [r9, #28]
 800460a:	b920      	cbnz	r0, 8004616 <_dtoa_r+0x2e>
 800460c:	21ef      	movs	r1, #239	@ 0xef
 800460e:	4bac      	ldr	r3, [pc, #688]	@ (80048c0 <_dtoa_r+0x2d8>)
 8004610:	48ac      	ldr	r0, [pc, #688]	@ (80048c4 <_dtoa_r+0x2dc>)
 8004612:	f001 fcf1 	bl	8005ff8 <__assert_func>
 8004616:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800461a:	6007      	str	r7, [r0, #0]
 800461c:	60c7      	str	r7, [r0, #12]
 800461e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004622:	6819      	ldr	r1, [r3, #0]
 8004624:	b159      	cbz	r1, 800463e <_dtoa_r+0x56>
 8004626:	685a      	ldr	r2, [r3, #4]
 8004628:	2301      	movs	r3, #1
 800462a:	4093      	lsls	r3, r2
 800462c:	604a      	str	r2, [r1, #4]
 800462e:	608b      	str	r3, [r1, #8]
 8004630:	4648      	mov	r0, r9
 8004632:	f000 feeb 	bl	800540c <_Bfree>
 8004636:	2200      	movs	r2, #0
 8004638:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800463c:	601a      	str	r2, [r3, #0]
 800463e:	1e2b      	subs	r3, r5, #0
 8004640:	bfaf      	iteee	ge
 8004642:	2300      	movge	r3, #0
 8004644:	2201      	movlt	r2, #1
 8004646:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800464a:	9307      	strlt	r3, [sp, #28]
 800464c:	bfa8      	it	ge
 800464e:	6033      	strge	r3, [r6, #0]
 8004650:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8004654:	4b9c      	ldr	r3, [pc, #624]	@ (80048c8 <_dtoa_r+0x2e0>)
 8004656:	bfb8      	it	lt
 8004658:	6032      	strlt	r2, [r6, #0]
 800465a:	ea33 0308 	bics.w	r3, r3, r8
 800465e:	d112      	bne.n	8004686 <_dtoa_r+0x9e>
 8004660:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004664:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004666:	6013      	str	r3, [r2, #0]
 8004668:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800466c:	4323      	orrs	r3, r4
 800466e:	f000 855e 	beq.w	800512e <_dtoa_r+0xb46>
 8004672:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004674:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80048cc <_dtoa_r+0x2e4>
 8004678:	2b00      	cmp	r3, #0
 800467a:	f000 8560 	beq.w	800513e <_dtoa_r+0xb56>
 800467e:	f10a 0303 	add.w	r3, sl, #3
 8004682:	f000 bd5a 	b.w	800513a <_dtoa_r+0xb52>
 8004686:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800468a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800468e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004692:	2200      	movs	r2, #0
 8004694:	2300      	movs	r3, #0
 8004696:	f7fc f987 	bl	80009a8 <__aeabi_dcmpeq>
 800469a:	4607      	mov	r7, r0
 800469c:	b158      	cbz	r0, 80046b6 <_dtoa_r+0xce>
 800469e:	2301      	movs	r3, #1
 80046a0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80046a2:	6013      	str	r3, [r2, #0]
 80046a4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80046a6:	b113      	cbz	r3, 80046ae <_dtoa_r+0xc6>
 80046a8:	4b89      	ldr	r3, [pc, #548]	@ (80048d0 <_dtoa_r+0x2e8>)
 80046aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80046ac:	6013      	str	r3, [r2, #0]
 80046ae:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80048d4 <_dtoa_r+0x2ec>
 80046b2:	f000 bd44 	b.w	800513e <_dtoa_r+0xb56>
 80046b6:	ab14      	add	r3, sp, #80	@ 0x50
 80046b8:	9301      	str	r3, [sp, #4]
 80046ba:	ab15      	add	r3, sp, #84	@ 0x54
 80046bc:	9300      	str	r3, [sp, #0]
 80046be:	4648      	mov	r0, r9
 80046c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80046c4:	f001 f984 	bl	80059d0 <__d2b>
 80046c8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80046cc:	9003      	str	r0, [sp, #12]
 80046ce:	2e00      	cmp	r6, #0
 80046d0:	d078      	beq.n	80047c4 <_dtoa_r+0x1dc>
 80046d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80046d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80046d8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80046dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046e0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80046e4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80046e8:	9712      	str	r7, [sp, #72]	@ 0x48
 80046ea:	4619      	mov	r1, r3
 80046ec:	2200      	movs	r2, #0
 80046ee:	4b7a      	ldr	r3, [pc, #488]	@ (80048d8 <_dtoa_r+0x2f0>)
 80046f0:	f7fb fd3a 	bl	8000168 <__aeabi_dsub>
 80046f4:	a36c      	add	r3, pc, #432	@ (adr r3, 80048a8 <_dtoa_r+0x2c0>)
 80046f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046fa:	f7fb feed 	bl	80004d8 <__aeabi_dmul>
 80046fe:	a36c      	add	r3, pc, #432	@ (adr r3, 80048b0 <_dtoa_r+0x2c8>)
 8004700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004704:	f7fb fd32 	bl	800016c <__adddf3>
 8004708:	4604      	mov	r4, r0
 800470a:	4630      	mov	r0, r6
 800470c:	460d      	mov	r5, r1
 800470e:	f7fb fe79 	bl	8000404 <__aeabi_i2d>
 8004712:	a369      	add	r3, pc, #420	@ (adr r3, 80048b8 <_dtoa_r+0x2d0>)
 8004714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004718:	f7fb fede 	bl	80004d8 <__aeabi_dmul>
 800471c:	4602      	mov	r2, r0
 800471e:	460b      	mov	r3, r1
 8004720:	4620      	mov	r0, r4
 8004722:	4629      	mov	r1, r5
 8004724:	f7fb fd22 	bl	800016c <__adddf3>
 8004728:	4604      	mov	r4, r0
 800472a:	460d      	mov	r5, r1
 800472c:	f7fc f984 	bl	8000a38 <__aeabi_d2iz>
 8004730:	2200      	movs	r2, #0
 8004732:	4607      	mov	r7, r0
 8004734:	2300      	movs	r3, #0
 8004736:	4620      	mov	r0, r4
 8004738:	4629      	mov	r1, r5
 800473a:	f7fc f93f 	bl	80009bc <__aeabi_dcmplt>
 800473e:	b140      	cbz	r0, 8004752 <_dtoa_r+0x16a>
 8004740:	4638      	mov	r0, r7
 8004742:	f7fb fe5f 	bl	8000404 <__aeabi_i2d>
 8004746:	4622      	mov	r2, r4
 8004748:	462b      	mov	r3, r5
 800474a:	f7fc f92d 	bl	80009a8 <__aeabi_dcmpeq>
 800474e:	b900      	cbnz	r0, 8004752 <_dtoa_r+0x16a>
 8004750:	3f01      	subs	r7, #1
 8004752:	2f16      	cmp	r7, #22
 8004754:	d854      	bhi.n	8004800 <_dtoa_r+0x218>
 8004756:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800475a:	4b60      	ldr	r3, [pc, #384]	@ (80048dc <_dtoa_r+0x2f4>)
 800475c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004764:	f7fc f92a 	bl	80009bc <__aeabi_dcmplt>
 8004768:	2800      	cmp	r0, #0
 800476a:	d04b      	beq.n	8004804 <_dtoa_r+0x21c>
 800476c:	2300      	movs	r3, #0
 800476e:	3f01      	subs	r7, #1
 8004770:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004772:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004774:	1b9b      	subs	r3, r3, r6
 8004776:	1e5a      	subs	r2, r3, #1
 8004778:	bf49      	itett	mi
 800477a:	f1c3 0301 	rsbmi	r3, r3, #1
 800477e:	2300      	movpl	r3, #0
 8004780:	9304      	strmi	r3, [sp, #16]
 8004782:	2300      	movmi	r3, #0
 8004784:	9209      	str	r2, [sp, #36]	@ 0x24
 8004786:	bf54      	ite	pl
 8004788:	9304      	strpl	r3, [sp, #16]
 800478a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800478c:	2f00      	cmp	r7, #0
 800478e:	db3b      	blt.n	8004808 <_dtoa_r+0x220>
 8004790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004792:	970e      	str	r7, [sp, #56]	@ 0x38
 8004794:	443b      	add	r3, r7
 8004796:	9309      	str	r3, [sp, #36]	@ 0x24
 8004798:	2300      	movs	r3, #0
 800479a:	930a      	str	r3, [sp, #40]	@ 0x28
 800479c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800479e:	2b09      	cmp	r3, #9
 80047a0:	d865      	bhi.n	800486e <_dtoa_r+0x286>
 80047a2:	2b05      	cmp	r3, #5
 80047a4:	bfc4      	itt	gt
 80047a6:	3b04      	subgt	r3, #4
 80047a8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80047aa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80047ac:	bfc8      	it	gt
 80047ae:	2400      	movgt	r4, #0
 80047b0:	f1a3 0302 	sub.w	r3, r3, #2
 80047b4:	bfd8      	it	le
 80047b6:	2401      	movle	r4, #1
 80047b8:	2b03      	cmp	r3, #3
 80047ba:	d864      	bhi.n	8004886 <_dtoa_r+0x29e>
 80047bc:	e8df f003 	tbb	[pc, r3]
 80047c0:	2c385553 	.word	0x2c385553
 80047c4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80047c8:	441e      	add	r6, r3
 80047ca:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80047ce:	2b20      	cmp	r3, #32
 80047d0:	bfc1      	itttt	gt
 80047d2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80047d6:	fa08 f803 	lslgt.w	r8, r8, r3
 80047da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80047de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80047e2:	bfd6      	itet	le
 80047e4:	f1c3 0320 	rsble	r3, r3, #32
 80047e8:	ea48 0003 	orrgt.w	r0, r8, r3
 80047ec:	fa04 f003 	lslle.w	r0, r4, r3
 80047f0:	f7fb fdf8 	bl	80003e4 <__aeabi_ui2d>
 80047f4:	2201      	movs	r2, #1
 80047f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80047fa:	3e01      	subs	r6, #1
 80047fc:	9212      	str	r2, [sp, #72]	@ 0x48
 80047fe:	e774      	b.n	80046ea <_dtoa_r+0x102>
 8004800:	2301      	movs	r3, #1
 8004802:	e7b5      	b.n	8004770 <_dtoa_r+0x188>
 8004804:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004806:	e7b4      	b.n	8004772 <_dtoa_r+0x18a>
 8004808:	9b04      	ldr	r3, [sp, #16]
 800480a:	1bdb      	subs	r3, r3, r7
 800480c:	9304      	str	r3, [sp, #16]
 800480e:	427b      	negs	r3, r7
 8004810:	930a      	str	r3, [sp, #40]	@ 0x28
 8004812:	2300      	movs	r3, #0
 8004814:	930e      	str	r3, [sp, #56]	@ 0x38
 8004816:	e7c1      	b.n	800479c <_dtoa_r+0x1b4>
 8004818:	2301      	movs	r3, #1
 800481a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800481c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800481e:	eb07 0b03 	add.w	fp, r7, r3
 8004822:	f10b 0301 	add.w	r3, fp, #1
 8004826:	2b01      	cmp	r3, #1
 8004828:	9308      	str	r3, [sp, #32]
 800482a:	bfb8      	it	lt
 800482c:	2301      	movlt	r3, #1
 800482e:	e006      	b.n	800483e <_dtoa_r+0x256>
 8004830:	2301      	movs	r3, #1
 8004832:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004834:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004836:	2b00      	cmp	r3, #0
 8004838:	dd28      	ble.n	800488c <_dtoa_r+0x2a4>
 800483a:	469b      	mov	fp, r3
 800483c:	9308      	str	r3, [sp, #32]
 800483e:	2100      	movs	r1, #0
 8004840:	2204      	movs	r2, #4
 8004842:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004846:	f102 0514 	add.w	r5, r2, #20
 800484a:	429d      	cmp	r5, r3
 800484c:	d926      	bls.n	800489c <_dtoa_r+0x2b4>
 800484e:	6041      	str	r1, [r0, #4]
 8004850:	4648      	mov	r0, r9
 8004852:	f000 fd9b 	bl	800538c <_Balloc>
 8004856:	4682      	mov	sl, r0
 8004858:	2800      	cmp	r0, #0
 800485a:	d143      	bne.n	80048e4 <_dtoa_r+0x2fc>
 800485c:	4602      	mov	r2, r0
 800485e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004862:	4b1f      	ldr	r3, [pc, #124]	@ (80048e0 <_dtoa_r+0x2f8>)
 8004864:	e6d4      	b.n	8004610 <_dtoa_r+0x28>
 8004866:	2300      	movs	r3, #0
 8004868:	e7e3      	b.n	8004832 <_dtoa_r+0x24a>
 800486a:	2300      	movs	r3, #0
 800486c:	e7d5      	b.n	800481a <_dtoa_r+0x232>
 800486e:	2401      	movs	r4, #1
 8004870:	2300      	movs	r3, #0
 8004872:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004874:	9320      	str	r3, [sp, #128]	@ 0x80
 8004876:	f04f 3bff 	mov.w	fp, #4294967295
 800487a:	2200      	movs	r2, #0
 800487c:	2312      	movs	r3, #18
 800487e:	f8cd b020 	str.w	fp, [sp, #32]
 8004882:	9221      	str	r2, [sp, #132]	@ 0x84
 8004884:	e7db      	b.n	800483e <_dtoa_r+0x256>
 8004886:	2301      	movs	r3, #1
 8004888:	930b      	str	r3, [sp, #44]	@ 0x2c
 800488a:	e7f4      	b.n	8004876 <_dtoa_r+0x28e>
 800488c:	f04f 0b01 	mov.w	fp, #1
 8004890:	465b      	mov	r3, fp
 8004892:	f8cd b020 	str.w	fp, [sp, #32]
 8004896:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800489a:	e7d0      	b.n	800483e <_dtoa_r+0x256>
 800489c:	3101      	adds	r1, #1
 800489e:	0052      	lsls	r2, r2, #1
 80048a0:	e7d1      	b.n	8004846 <_dtoa_r+0x25e>
 80048a2:	bf00      	nop
 80048a4:	f3af 8000 	nop.w
 80048a8:	636f4361 	.word	0x636f4361
 80048ac:	3fd287a7 	.word	0x3fd287a7
 80048b0:	8b60c8b3 	.word	0x8b60c8b3
 80048b4:	3fc68a28 	.word	0x3fc68a28
 80048b8:	509f79fb 	.word	0x509f79fb
 80048bc:	3fd34413 	.word	0x3fd34413
 80048c0:	080064eb 	.word	0x080064eb
 80048c4:	08006502 	.word	0x08006502
 80048c8:	7ff00000 	.word	0x7ff00000
 80048cc:	080064e7 	.word	0x080064e7
 80048d0:	080064bb 	.word	0x080064bb
 80048d4:	080064ba 	.word	0x080064ba
 80048d8:	3ff80000 	.word	0x3ff80000
 80048dc:	08006650 	.word	0x08006650
 80048e0:	0800655a 	.word	0x0800655a
 80048e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80048e8:	6018      	str	r0, [r3, #0]
 80048ea:	9b08      	ldr	r3, [sp, #32]
 80048ec:	2b0e      	cmp	r3, #14
 80048ee:	f200 80a1 	bhi.w	8004a34 <_dtoa_r+0x44c>
 80048f2:	2c00      	cmp	r4, #0
 80048f4:	f000 809e 	beq.w	8004a34 <_dtoa_r+0x44c>
 80048f8:	2f00      	cmp	r7, #0
 80048fa:	dd33      	ble.n	8004964 <_dtoa_r+0x37c>
 80048fc:	4b9c      	ldr	r3, [pc, #624]	@ (8004b70 <_dtoa_r+0x588>)
 80048fe:	f007 020f 	and.w	r2, r7, #15
 8004902:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004906:	05f8      	lsls	r0, r7, #23
 8004908:	e9d3 3400 	ldrd	r3, r4, [r3]
 800490c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004910:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004914:	d516      	bpl.n	8004944 <_dtoa_r+0x35c>
 8004916:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800491a:	4b96      	ldr	r3, [pc, #600]	@ (8004b74 <_dtoa_r+0x58c>)
 800491c:	2603      	movs	r6, #3
 800491e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004922:	f7fb ff03 	bl	800072c <__aeabi_ddiv>
 8004926:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800492a:	f004 040f 	and.w	r4, r4, #15
 800492e:	4d91      	ldr	r5, [pc, #580]	@ (8004b74 <_dtoa_r+0x58c>)
 8004930:	b954      	cbnz	r4, 8004948 <_dtoa_r+0x360>
 8004932:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004936:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800493a:	f7fb fef7 	bl	800072c <__aeabi_ddiv>
 800493e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004942:	e028      	b.n	8004996 <_dtoa_r+0x3ae>
 8004944:	2602      	movs	r6, #2
 8004946:	e7f2      	b.n	800492e <_dtoa_r+0x346>
 8004948:	07e1      	lsls	r1, r4, #31
 800494a:	d508      	bpl.n	800495e <_dtoa_r+0x376>
 800494c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004950:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004954:	f7fb fdc0 	bl	80004d8 <__aeabi_dmul>
 8004958:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800495c:	3601      	adds	r6, #1
 800495e:	1064      	asrs	r4, r4, #1
 8004960:	3508      	adds	r5, #8
 8004962:	e7e5      	b.n	8004930 <_dtoa_r+0x348>
 8004964:	f000 80af 	beq.w	8004ac6 <_dtoa_r+0x4de>
 8004968:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800496c:	427c      	negs	r4, r7
 800496e:	4b80      	ldr	r3, [pc, #512]	@ (8004b70 <_dtoa_r+0x588>)
 8004970:	f004 020f 	and.w	r2, r4, #15
 8004974:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800497c:	f7fb fdac 	bl	80004d8 <__aeabi_dmul>
 8004980:	2602      	movs	r6, #2
 8004982:	2300      	movs	r3, #0
 8004984:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004988:	4d7a      	ldr	r5, [pc, #488]	@ (8004b74 <_dtoa_r+0x58c>)
 800498a:	1124      	asrs	r4, r4, #4
 800498c:	2c00      	cmp	r4, #0
 800498e:	f040 808f 	bne.w	8004ab0 <_dtoa_r+0x4c8>
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1d3      	bne.n	800493e <_dtoa_r+0x356>
 8004996:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800499a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 8094 	beq.w	8004aca <_dtoa_r+0x4e2>
 80049a2:	2200      	movs	r2, #0
 80049a4:	4620      	mov	r0, r4
 80049a6:	4629      	mov	r1, r5
 80049a8:	4b73      	ldr	r3, [pc, #460]	@ (8004b78 <_dtoa_r+0x590>)
 80049aa:	f7fc f807 	bl	80009bc <__aeabi_dcmplt>
 80049ae:	2800      	cmp	r0, #0
 80049b0:	f000 808b 	beq.w	8004aca <_dtoa_r+0x4e2>
 80049b4:	9b08      	ldr	r3, [sp, #32]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f000 8087 	beq.w	8004aca <_dtoa_r+0x4e2>
 80049bc:	f1bb 0f00 	cmp.w	fp, #0
 80049c0:	dd34      	ble.n	8004a2c <_dtoa_r+0x444>
 80049c2:	4620      	mov	r0, r4
 80049c4:	2200      	movs	r2, #0
 80049c6:	4629      	mov	r1, r5
 80049c8:	4b6c      	ldr	r3, [pc, #432]	@ (8004b7c <_dtoa_r+0x594>)
 80049ca:	f7fb fd85 	bl	80004d8 <__aeabi_dmul>
 80049ce:	465c      	mov	r4, fp
 80049d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80049d4:	f107 38ff 	add.w	r8, r7, #4294967295
 80049d8:	3601      	adds	r6, #1
 80049da:	4630      	mov	r0, r6
 80049dc:	f7fb fd12 	bl	8000404 <__aeabi_i2d>
 80049e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80049e4:	f7fb fd78 	bl	80004d8 <__aeabi_dmul>
 80049e8:	2200      	movs	r2, #0
 80049ea:	4b65      	ldr	r3, [pc, #404]	@ (8004b80 <_dtoa_r+0x598>)
 80049ec:	f7fb fbbe 	bl	800016c <__adddf3>
 80049f0:	4605      	mov	r5, r0
 80049f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80049f6:	2c00      	cmp	r4, #0
 80049f8:	d16a      	bne.n	8004ad0 <_dtoa_r+0x4e8>
 80049fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049fe:	2200      	movs	r2, #0
 8004a00:	4b60      	ldr	r3, [pc, #384]	@ (8004b84 <_dtoa_r+0x59c>)
 8004a02:	f7fb fbb1 	bl	8000168 <__aeabi_dsub>
 8004a06:	4602      	mov	r2, r0
 8004a08:	460b      	mov	r3, r1
 8004a0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004a0e:	462a      	mov	r2, r5
 8004a10:	4633      	mov	r3, r6
 8004a12:	f7fb fff1 	bl	80009f8 <__aeabi_dcmpgt>
 8004a16:	2800      	cmp	r0, #0
 8004a18:	f040 8298 	bne.w	8004f4c <_dtoa_r+0x964>
 8004a1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a20:	462a      	mov	r2, r5
 8004a22:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004a26:	f7fb ffc9 	bl	80009bc <__aeabi_dcmplt>
 8004a2a:	bb38      	cbnz	r0, 8004a7c <_dtoa_r+0x494>
 8004a2c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004a30:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004a34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f2c0 8157 	blt.w	8004cea <_dtoa_r+0x702>
 8004a3c:	2f0e      	cmp	r7, #14
 8004a3e:	f300 8154 	bgt.w	8004cea <_dtoa_r+0x702>
 8004a42:	4b4b      	ldr	r3, [pc, #300]	@ (8004b70 <_dtoa_r+0x588>)
 8004a44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004a48:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a4c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004a50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f280 80e5 	bge.w	8004c22 <_dtoa_r+0x63a>
 8004a58:	9b08      	ldr	r3, [sp, #32]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	f300 80e1 	bgt.w	8004c22 <_dtoa_r+0x63a>
 8004a60:	d10c      	bne.n	8004a7c <_dtoa_r+0x494>
 8004a62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a66:	2200      	movs	r2, #0
 8004a68:	4b46      	ldr	r3, [pc, #280]	@ (8004b84 <_dtoa_r+0x59c>)
 8004a6a:	f7fb fd35 	bl	80004d8 <__aeabi_dmul>
 8004a6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a72:	f7fb ffb7 	bl	80009e4 <__aeabi_dcmpge>
 8004a76:	2800      	cmp	r0, #0
 8004a78:	f000 8266 	beq.w	8004f48 <_dtoa_r+0x960>
 8004a7c:	2400      	movs	r4, #0
 8004a7e:	4625      	mov	r5, r4
 8004a80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004a82:	4656      	mov	r6, sl
 8004a84:	ea6f 0803 	mvn.w	r8, r3
 8004a88:	2700      	movs	r7, #0
 8004a8a:	4621      	mov	r1, r4
 8004a8c:	4648      	mov	r0, r9
 8004a8e:	f000 fcbd 	bl	800540c <_Bfree>
 8004a92:	2d00      	cmp	r5, #0
 8004a94:	f000 80bd 	beq.w	8004c12 <_dtoa_r+0x62a>
 8004a98:	b12f      	cbz	r7, 8004aa6 <_dtoa_r+0x4be>
 8004a9a:	42af      	cmp	r7, r5
 8004a9c:	d003      	beq.n	8004aa6 <_dtoa_r+0x4be>
 8004a9e:	4639      	mov	r1, r7
 8004aa0:	4648      	mov	r0, r9
 8004aa2:	f000 fcb3 	bl	800540c <_Bfree>
 8004aa6:	4629      	mov	r1, r5
 8004aa8:	4648      	mov	r0, r9
 8004aaa:	f000 fcaf 	bl	800540c <_Bfree>
 8004aae:	e0b0      	b.n	8004c12 <_dtoa_r+0x62a>
 8004ab0:	07e2      	lsls	r2, r4, #31
 8004ab2:	d505      	bpl.n	8004ac0 <_dtoa_r+0x4d8>
 8004ab4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004ab8:	f7fb fd0e 	bl	80004d8 <__aeabi_dmul>
 8004abc:	2301      	movs	r3, #1
 8004abe:	3601      	adds	r6, #1
 8004ac0:	1064      	asrs	r4, r4, #1
 8004ac2:	3508      	adds	r5, #8
 8004ac4:	e762      	b.n	800498c <_dtoa_r+0x3a4>
 8004ac6:	2602      	movs	r6, #2
 8004ac8:	e765      	b.n	8004996 <_dtoa_r+0x3ae>
 8004aca:	46b8      	mov	r8, r7
 8004acc:	9c08      	ldr	r4, [sp, #32]
 8004ace:	e784      	b.n	80049da <_dtoa_r+0x3f2>
 8004ad0:	4b27      	ldr	r3, [pc, #156]	@ (8004b70 <_dtoa_r+0x588>)
 8004ad2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004ad4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004ad8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004adc:	4454      	add	r4, sl
 8004ade:	2900      	cmp	r1, #0
 8004ae0:	d054      	beq.n	8004b8c <_dtoa_r+0x5a4>
 8004ae2:	2000      	movs	r0, #0
 8004ae4:	4928      	ldr	r1, [pc, #160]	@ (8004b88 <_dtoa_r+0x5a0>)
 8004ae6:	f7fb fe21 	bl	800072c <__aeabi_ddiv>
 8004aea:	4633      	mov	r3, r6
 8004aec:	462a      	mov	r2, r5
 8004aee:	f7fb fb3b 	bl	8000168 <__aeabi_dsub>
 8004af2:	4656      	mov	r6, sl
 8004af4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004af8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004afc:	f7fb ff9c 	bl	8000a38 <__aeabi_d2iz>
 8004b00:	4605      	mov	r5, r0
 8004b02:	f7fb fc7f 	bl	8000404 <__aeabi_i2d>
 8004b06:	4602      	mov	r2, r0
 8004b08:	460b      	mov	r3, r1
 8004b0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b0e:	f7fb fb2b 	bl	8000168 <__aeabi_dsub>
 8004b12:	4602      	mov	r2, r0
 8004b14:	460b      	mov	r3, r1
 8004b16:	3530      	adds	r5, #48	@ 0x30
 8004b18:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b1c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004b20:	f806 5b01 	strb.w	r5, [r6], #1
 8004b24:	f7fb ff4a 	bl	80009bc <__aeabi_dcmplt>
 8004b28:	2800      	cmp	r0, #0
 8004b2a:	d172      	bne.n	8004c12 <_dtoa_r+0x62a>
 8004b2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b30:	2000      	movs	r0, #0
 8004b32:	4911      	ldr	r1, [pc, #68]	@ (8004b78 <_dtoa_r+0x590>)
 8004b34:	f7fb fb18 	bl	8000168 <__aeabi_dsub>
 8004b38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004b3c:	f7fb ff3e 	bl	80009bc <__aeabi_dcmplt>
 8004b40:	2800      	cmp	r0, #0
 8004b42:	f040 80b4 	bne.w	8004cae <_dtoa_r+0x6c6>
 8004b46:	42a6      	cmp	r6, r4
 8004b48:	f43f af70 	beq.w	8004a2c <_dtoa_r+0x444>
 8004b4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004b50:	2200      	movs	r2, #0
 8004b52:	4b0a      	ldr	r3, [pc, #40]	@ (8004b7c <_dtoa_r+0x594>)
 8004b54:	f7fb fcc0 	bl	80004d8 <__aeabi_dmul>
 8004b58:	2200      	movs	r2, #0
 8004b5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004b5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b62:	4b06      	ldr	r3, [pc, #24]	@ (8004b7c <_dtoa_r+0x594>)
 8004b64:	f7fb fcb8 	bl	80004d8 <__aeabi_dmul>
 8004b68:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004b6c:	e7c4      	b.n	8004af8 <_dtoa_r+0x510>
 8004b6e:	bf00      	nop
 8004b70:	08006650 	.word	0x08006650
 8004b74:	08006628 	.word	0x08006628
 8004b78:	3ff00000 	.word	0x3ff00000
 8004b7c:	40240000 	.word	0x40240000
 8004b80:	401c0000 	.word	0x401c0000
 8004b84:	40140000 	.word	0x40140000
 8004b88:	3fe00000 	.word	0x3fe00000
 8004b8c:	4631      	mov	r1, r6
 8004b8e:	4628      	mov	r0, r5
 8004b90:	f7fb fca2 	bl	80004d8 <__aeabi_dmul>
 8004b94:	4656      	mov	r6, sl
 8004b96:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004b9a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004b9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ba0:	f7fb ff4a 	bl	8000a38 <__aeabi_d2iz>
 8004ba4:	4605      	mov	r5, r0
 8004ba6:	f7fb fc2d 	bl	8000404 <__aeabi_i2d>
 8004baa:	4602      	mov	r2, r0
 8004bac:	460b      	mov	r3, r1
 8004bae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bb2:	f7fb fad9 	bl	8000168 <__aeabi_dsub>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	460b      	mov	r3, r1
 8004bba:	3530      	adds	r5, #48	@ 0x30
 8004bbc:	f806 5b01 	strb.w	r5, [r6], #1
 8004bc0:	42a6      	cmp	r6, r4
 8004bc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004bc6:	f04f 0200 	mov.w	r2, #0
 8004bca:	d124      	bne.n	8004c16 <_dtoa_r+0x62e>
 8004bcc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004bd0:	4bae      	ldr	r3, [pc, #696]	@ (8004e8c <_dtoa_r+0x8a4>)
 8004bd2:	f7fb facb 	bl	800016c <__adddf3>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	460b      	mov	r3, r1
 8004bda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bde:	f7fb ff0b 	bl	80009f8 <__aeabi_dcmpgt>
 8004be2:	2800      	cmp	r0, #0
 8004be4:	d163      	bne.n	8004cae <_dtoa_r+0x6c6>
 8004be6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004bea:	2000      	movs	r0, #0
 8004bec:	49a7      	ldr	r1, [pc, #668]	@ (8004e8c <_dtoa_r+0x8a4>)
 8004bee:	f7fb fabb 	bl	8000168 <__aeabi_dsub>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bfa:	f7fb fedf 	bl	80009bc <__aeabi_dcmplt>
 8004bfe:	2800      	cmp	r0, #0
 8004c00:	f43f af14 	beq.w	8004a2c <_dtoa_r+0x444>
 8004c04:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004c06:	1e73      	subs	r3, r6, #1
 8004c08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004c0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004c0e:	2b30      	cmp	r3, #48	@ 0x30
 8004c10:	d0f8      	beq.n	8004c04 <_dtoa_r+0x61c>
 8004c12:	4647      	mov	r7, r8
 8004c14:	e03b      	b.n	8004c8e <_dtoa_r+0x6a6>
 8004c16:	4b9e      	ldr	r3, [pc, #632]	@ (8004e90 <_dtoa_r+0x8a8>)
 8004c18:	f7fb fc5e 	bl	80004d8 <__aeabi_dmul>
 8004c1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004c20:	e7bc      	b.n	8004b9c <_dtoa_r+0x5b4>
 8004c22:	4656      	mov	r6, sl
 8004c24:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004c28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c2c:	4620      	mov	r0, r4
 8004c2e:	4629      	mov	r1, r5
 8004c30:	f7fb fd7c 	bl	800072c <__aeabi_ddiv>
 8004c34:	f7fb ff00 	bl	8000a38 <__aeabi_d2iz>
 8004c38:	4680      	mov	r8, r0
 8004c3a:	f7fb fbe3 	bl	8000404 <__aeabi_i2d>
 8004c3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c42:	f7fb fc49 	bl	80004d8 <__aeabi_dmul>
 8004c46:	4602      	mov	r2, r0
 8004c48:	460b      	mov	r3, r1
 8004c4a:	4620      	mov	r0, r4
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	f7fb fa8b 	bl	8000168 <__aeabi_dsub>
 8004c52:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004c56:	9d08      	ldr	r5, [sp, #32]
 8004c58:	f806 4b01 	strb.w	r4, [r6], #1
 8004c5c:	eba6 040a 	sub.w	r4, r6, sl
 8004c60:	42a5      	cmp	r5, r4
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	d133      	bne.n	8004cd0 <_dtoa_r+0x6e8>
 8004c68:	f7fb fa80 	bl	800016c <__adddf3>
 8004c6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c70:	4604      	mov	r4, r0
 8004c72:	460d      	mov	r5, r1
 8004c74:	f7fb fec0 	bl	80009f8 <__aeabi_dcmpgt>
 8004c78:	b9c0      	cbnz	r0, 8004cac <_dtoa_r+0x6c4>
 8004c7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c7e:	4620      	mov	r0, r4
 8004c80:	4629      	mov	r1, r5
 8004c82:	f7fb fe91 	bl	80009a8 <__aeabi_dcmpeq>
 8004c86:	b110      	cbz	r0, 8004c8e <_dtoa_r+0x6a6>
 8004c88:	f018 0f01 	tst.w	r8, #1
 8004c8c:	d10e      	bne.n	8004cac <_dtoa_r+0x6c4>
 8004c8e:	4648      	mov	r0, r9
 8004c90:	9903      	ldr	r1, [sp, #12]
 8004c92:	f000 fbbb 	bl	800540c <_Bfree>
 8004c96:	2300      	movs	r3, #0
 8004c98:	7033      	strb	r3, [r6, #0]
 8004c9a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004c9c:	3701      	adds	r7, #1
 8004c9e:	601f      	str	r7, [r3, #0]
 8004ca0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f000 824b 	beq.w	800513e <_dtoa_r+0xb56>
 8004ca8:	601e      	str	r6, [r3, #0]
 8004caa:	e248      	b.n	800513e <_dtoa_r+0xb56>
 8004cac:	46b8      	mov	r8, r7
 8004cae:	4633      	mov	r3, r6
 8004cb0:	461e      	mov	r6, r3
 8004cb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004cb6:	2a39      	cmp	r2, #57	@ 0x39
 8004cb8:	d106      	bne.n	8004cc8 <_dtoa_r+0x6e0>
 8004cba:	459a      	cmp	sl, r3
 8004cbc:	d1f8      	bne.n	8004cb0 <_dtoa_r+0x6c8>
 8004cbe:	2230      	movs	r2, #48	@ 0x30
 8004cc0:	f108 0801 	add.w	r8, r8, #1
 8004cc4:	f88a 2000 	strb.w	r2, [sl]
 8004cc8:	781a      	ldrb	r2, [r3, #0]
 8004cca:	3201      	adds	r2, #1
 8004ccc:	701a      	strb	r2, [r3, #0]
 8004cce:	e7a0      	b.n	8004c12 <_dtoa_r+0x62a>
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	4b6f      	ldr	r3, [pc, #444]	@ (8004e90 <_dtoa_r+0x8a8>)
 8004cd4:	f7fb fc00 	bl	80004d8 <__aeabi_dmul>
 8004cd8:	2200      	movs	r2, #0
 8004cda:	2300      	movs	r3, #0
 8004cdc:	4604      	mov	r4, r0
 8004cde:	460d      	mov	r5, r1
 8004ce0:	f7fb fe62 	bl	80009a8 <__aeabi_dcmpeq>
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	d09f      	beq.n	8004c28 <_dtoa_r+0x640>
 8004ce8:	e7d1      	b.n	8004c8e <_dtoa_r+0x6a6>
 8004cea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004cec:	2a00      	cmp	r2, #0
 8004cee:	f000 80ea 	beq.w	8004ec6 <_dtoa_r+0x8de>
 8004cf2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004cf4:	2a01      	cmp	r2, #1
 8004cf6:	f300 80cd 	bgt.w	8004e94 <_dtoa_r+0x8ac>
 8004cfa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004cfc:	2a00      	cmp	r2, #0
 8004cfe:	f000 80c1 	beq.w	8004e84 <_dtoa_r+0x89c>
 8004d02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004d06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004d08:	9e04      	ldr	r6, [sp, #16]
 8004d0a:	9a04      	ldr	r2, [sp, #16]
 8004d0c:	2101      	movs	r1, #1
 8004d0e:	441a      	add	r2, r3
 8004d10:	9204      	str	r2, [sp, #16]
 8004d12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d14:	4648      	mov	r0, r9
 8004d16:	441a      	add	r2, r3
 8004d18:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d1a:	f000 fc2b 	bl	8005574 <__i2b>
 8004d1e:	4605      	mov	r5, r0
 8004d20:	b166      	cbz	r6, 8004d3c <_dtoa_r+0x754>
 8004d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	dd09      	ble.n	8004d3c <_dtoa_r+0x754>
 8004d28:	42b3      	cmp	r3, r6
 8004d2a:	bfa8      	it	ge
 8004d2c:	4633      	movge	r3, r6
 8004d2e:	9a04      	ldr	r2, [sp, #16]
 8004d30:	1af6      	subs	r6, r6, r3
 8004d32:	1ad2      	subs	r2, r2, r3
 8004d34:	9204      	str	r2, [sp, #16]
 8004d36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d3e:	b30b      	cbz	r3, 8004d84 <_dtoa_r+0x79c>
 8004d40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	f000 80c6 	beq.w	8004ed4 <_dtoa_r+0x8ec>
 8004d48:	2c00      	cmp	r4, #0
 8004d4a:	f000 80c0 	beq.w	8004ece <_dtoa_r+0x8e6>
 8004d4e:	4629      	mov	r1, r5
 8004d50:	4622      	mov	r2, r4
 8004d52:	4648      	mov	r0, r9
 8004d54:	f000 fcc6 	bl	80056e4 <__pow5mult>
 8004d58:	9a03      	ldr	r2, [sp, #12]
 8004d5a:	4601      	mov	r1, r0
 8004d5c:	4605      	mov	r5, r0
 8004d5e:	4648      	mov	r0, r9
 8004d60:	f000 fc1e 	bl	80055a0 <__multiply>
 8004d64:	9903      	ldr	r1, [sp, #12]
 8004d66:	4680      	mov	r8, r0
 8004d68:	4648      	mov	r0, r9
 8004d6a:	f000 fb4f 	bl	800540c <_Bfree>
 8004d6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d70:	1b1b      	subs	r3, r3, r4
 8004d72:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d74:	f000 80b1 	beq.w	8004eda <_dtoa_r+0x8f2>
 8004d78:	4641      	mov	r1, r8
 8004d7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004d7c:	4648      	mov	r0, r9
 8004d7e:	f000 fcb1 	bl	80056e4 <__pow5mult>
 8004d82:	9003      	str	r0, [sp, #12]
 8004d84:	2101      	movs	r1, #1
 8004d86:	4648      	mov	r0, r9
 8004d88:	f000 fbf4 	bl	8005574 <__i2b>
 8004d8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004d8e:	4604      	mov	r4, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f000 81d8 	beq.w	8005146 <_dtoa_r+0xb5e>
 8004d96:	461a      	mov	r2, r3
 8004d98:	4601      	mov	r1, r0
 8004d9a:	4648      	mov	r0, r9
 8004d9c:	f000 fca2 	bl	80056e4 <__pow5mult>
 8004da0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004da2:	4604      	mov	r4, r0
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	f300 809f 	bgt.w	8004ee8 <_dtoa_r+0x900>
 8004daa:	9b06      	ldr	r3, [sp, #24]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f040 8097 	bne.w	8004ee0 <_dtoa_r+0x8f8>
 8004db2:	9b07      	ldr	r3, [sp, #28]
 8004db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	f040 8093 	bne.w	8004ee4 <_dtoa_r+0x8fc>
 8004dbe:	9b07      	ldr	r3, [sp, #28]
 8004dc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004dc4:	0d1b      	lsrs	r3, r3, #20
 8004dc6:	051b      	lsls	r3, r3, #20
 8004dc8:	b133      	cbz	r3, 8004dd8 <_dtoa_r+0x7f0>
 8004dca:	9b04      	ldr	r3, [sp, #16]
 8004dcc:	3301      	adds	r3, #1
 8004dce:	9304      	str	r3, [sp, #16]
 8004dd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004dda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f000 81b8 	beq.w	8005152 <_dtoa_r+0xb6a>
 8004de2:	6923      	ldr	r3, [r4, #16]
 8004de4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004de8:	6918      	ldr	r0, [r3, #16]
 8004dea:	f000 fb77 	bl	80054dc <__hi0bits>
 8004dee:	f1c0 0020 	rsb	r0, r0, #32
 8004df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004df4:	4418      	add	r0, r3
 8004df6:	f010 001f 	ands.w	r0, r0, #31
 8004dfa:	f000 8082 	beq.w	8004f02 <_dtoa_r+0x91a>
 8004dfe:	f1c0 0320 	rsb	r3, r0, #32
 8004e02:	2b04      	cmp	r3, #4
 8004e04:	dd73      	ble.n	8004eee <_dtoa_r+0x906>
 8004e06:	9b04      	ldr	r3, [sp, #16]
 8004e08:	f1c0 001c 	rsb	r0, r0, #28
 8004e0c:	4403      	add	r3, r0
 8004e0e:	9304      	str	r3, [sp, #16]
 8004e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e12:	4406      	add	r6, r0
 8004e14:	4403      	add	r3, r0
 8004e16:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e18:	9b04      	ldr	r3, [sp, #16]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	dd05      	ble.n	8004e2a <_dtoa_r+0x842>
 8004e1e:	461a      	mov	r2, r3
 8004e20:	4648      	mov	r0, r9
 8004e22:	9903      	ldr	r1, [sp, #12]
 8004e24:	f000 fcb8 	bl	8005798 <__lshift>
 8004e28:	9003      	str	r0, [sp, #12]
 8004e2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	dd05      	ble.n	8004e3c <_dtoa_r+0x854>
 8004e30:	4621      	mov	r1, r4
 8004e32:	461a      	mov	r2, r3
 8004e34:	4648      	mov	r0, r9
 8004e36:	f000 fcaf 	bl	8005798 <__lshift>
 8004e3a:	4604      	mov	r4, r0
 8004e3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d061      	beq.n	8004f06 <_dtoa_r+0x91e>
 8004e42:	4621      	mov	r1, r4
 8004e44:	9803      	ldr	r0, [sp, #12]
 8004e46:	f000 fd13 	bl	8005870 <__mcmp>
 8004e4a:	2800      	cmp	r0, #0
 8004e4c:	da5b      	bge.n	8004f06 <_dtoa_r+0x91e>
 8004e4e:	2300      	movs	r3, #0
 8004e50:	220a      	movs	r2, #10
 8004e52:	4648      	mov	r0, r9
 8004e54:	9903      	ldr	r1, [sp, #12]
 8004e56:	f000 fafb 	bl	8005450 <__multadd>
 8004e5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e5c:	f107 38ff 	add.w	r8, r7, #4294967295
 8004e60:	9003      	str	r0, [sp, #12]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 8177 	beq.w	8005156 <_dtoa_r+0xb6e>
 8004e68:	4629      	mov	r1, r5
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	220a      	movs	r2, #10
 8004e6e:	4648      	mov	r0, r9
 8004e70:	f000 faee 	bl	8005450 <__multadd>
 8004e74:	f1bb 0f00 	cmp.w	fp, #0
 8004e78:	4605      	mov	r5, r0
 8004e7a:	dc6f      	bgt.n	8004f5c <_dtoa_r+0x974>
 8004e7c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	dc49      	bgt.n	8004f16 <_dtoa_r+0x92e>
 8004e82:	e06b      	b.n	8004f5c <_dtoa_r+0x974>
 8004e84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004e86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004e8a:	e73c      	b.n	8004d06 <_dtoa_r+0x71e>
 8004e8c:	3fe00000 	.word	0x3fe00000
 8004e90:	40240000 	.word	0x40240000
 8004e94:	9b08      	ldr	r3, [sp, #32]
 8004e96:	1e5c      	subs	r4, r3, #1
 8004e98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e9a:	42a3      	cmp	r3, r4
 8004e9c:	db09      	blt.n	8004eb2 <_dtoa_r+0x8ca>
 8004e9e:	1b1c      	subs	r4, r3, r4
 8004ea0:	9b08      	ldr	r3, [sp, #32]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	f6bf af30 	bge.w	8004d08 <_dtoa_r+0x720>
 8004ea8:	9b04      	ldr	r3, [sp, #16]
 8004eaa:	9a08      	ldr	r2, [sp, #32]
 8004eac:	1a9e      	subs	r6, r3, r2
 8004eae:	2300      	movs	r3, #0
 8004eb0:	e72b      	b.n	8004d0a <_dtoa_r+0x722>
 8004eb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004eb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004eb6:	1ae3      	subs	r3, r4, r3
 8004eb8:	441a      	add	r2, r3
 8004eba:	940a      	str	r4, [sp, #40]	@ 0x28
 8004ebc:	9e04      	ldr	r6, [sp, #16]
 8004ebe:	2400      	movs	r4, #0
 8004ec0:	9b08      	ldr	r3, [sp, #32]
 8004ec2:	920e      	str	r2, [sp, #56]	@ 0x38
 8004ec4:	e721      	b.n	8004d0a <_dtoa_r+0x722>
 8004ec6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004ec8:	9e04      	ldr	r6, [sp, #16]
 8004eca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004ecc:	e728      	b.n	8004d20 <_dtoa_r+0x738>
 8004ece:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004ed2:	e751      	b.n	8004d78 <_dtoa_r+0x790>
 8004ed4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ed6:	9903      	ldr	r1, [sp, #12]
 8004ed8:	e750      	b.n	8004d7c <_dtoa_r+0x794>
 8004eda:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ede:	e751      	b.n	8004d84 <_dtoa_r+0x79c>
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	e779      	b.n	8004dd8 <_dtoa_r+0x7f0>
 8004ee4:	9b06      	ldr	r3, [sp, #24]
 8004ee6:	e777      	b.n	8004dd8 <_dtoa_r+0x7f0>
 8004ee8:	2300      	movs	r3, #0
 8004eea:	930a      	str	r3, [sp, #40]	@ 0x28
 8004eec:	e779      	b.n	8004de2 <_dtoa_r+0x7fa>
 8004eee:	d093      	beq.n	8004e18 <_dtoa_r+0x830>
 8004ef0:	9a04      	ldr	r2, [sp, #16]
 8004ef2:	331c      	adds	r3, #28
 8004ef4:	441a      	add	r2, r3
 8004ef6:	9204      	str	r2, [sp, #16]
 8004ef8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004efa:	441e      	add	r6, r3
 8004efc:	441a      	add	r2, r3
 8004efe:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f00:	e78a      	b.n	8004e18 <_dtoa_r+0x830>
 8004f02:	4603      	mov	r3, r0
 8004f04:	e7f4      	b.n	8004ef0 <_dtoa_r+0x908>
 8004f06:	9b08      	ldr	r3, [sp, #32]
 8004f08:	46b8      	mov	r8, r7
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	dc20      	bgt.n	8004f50 <_dtoa_r+0x968>
 8004f0e:	469b      	mov	fp, r3
 8004f10:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	dd1e      	ble.n	8004f54 <_dtoa_r+0x96c>
 8004f16:	f1bb 0f00 	cmp.w	fp, #0
 8004f1a:	f47f adb1 	bne.w	8004a80 <_dtoa_r+0x498>
 8004f1e:	4621      	mov	r1, r4
 8004f20:	465b      	mov	r3, fp
 8004f22:	2205      	movs	r2, #5
 8004f24:	4648      	mov	r0, r9
 8004f26:	f000 fa93 	bl	8005450 <__multadd>
 8004f2a:	4601      	mov	r1, r0
 8004f2c:	4604      	mov	r4, r0
 8004f2e:	9803      	ldr	r0, [sp, #12]
 8004f30:	f000 fc9e 	bl	8005870 <__mcmp>
 8004f34:	2800      	cmp	r0, #0
 8004f36:	f77f ada3 	ble.w	8004a80 <_dtoa_r+0x498>
 8004f3a:	4656      	mov	r6, sl
 8004f3c:	2331      	movs	r3, #49	@ 0x31
 8004f3e:	f108 0801 	add.w	r8, r8, #1
 8004f42:	f806 3b01 	strb.w	r3, [r6], #1
 8004f46:	e59f      	b.n	8004a88 <_dtoa_r+0x4a0>
 8004f48:	46b8      	mov	r8, r7
 8004f4a:	9c08      	ldr	r4, [sp, #32]
 8004f4c:	4625      	mov	r5, r4
 8004f4e:	e7f4      	b.n	8004f3a <_dtoa_r+0x952>
 8004f50:	f8dd b020 	ldr.w	fp, [sp, #32]
 8004f54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	f000 8101 	beq.w	800515e <_dtoa_r+0xb76>
 8004f5c:	2e00      	cmp	r6, #0
 8004f5e:	dd05      	ble.n	8004f6c <_dtoa_r+0x984>
 8004f60:	4629      	mov	r1, r5
 8004f62:	4632      	mov	r2, r6
 8004f64:	4648      	mov	r0, r9
 8004f66:	f000 fc17 	bl	8005798 <__lshift>
 8004f6a:	4605      	mov	r5, r0
 8004f6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d05c      	beq.n	800502c <_dtoa_r+0xa44>
 8004f72:	4648      	mov	r0, r9
 8004f74:	6869      	ldr	r1, [r5, #4]
 8004f76:	f000 fa09 	bl	800538c <_Balloc>
 8004f7a:	4606      	mov	r6, r0
 8004f7c:	b928      	cbnz	r0, 8004f8a <_dtoa_r+0x9a2>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004f84:	4b80      	ldr	r3, [pc, #512]	@ (8005188 <_dtoa_r+0xba0>)
 8004f86:	f7ff bb43 	b.w	8004610 <_dtoa_r+0x28>
 8004f8a:	692a      	ldr	r2, [r5, #16]
 8004f8c:	f105 010c 	add.w	r1, r5, #12
 8004f90:	3202      	adds	r2, #2
 8004f92:	0092      	lsls	r2, r2, #2
 8004f94:	300c      	adds	r0, #12
 8004f96:	f001 f821 	bl	8005fdc <memcpy>
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	4631      	mov	r1, r6
 8004f9e:	4648      	mov	r0, r9
 8004fa0:	f000 fbfa 	bl	8005798 <__lshift>
 8004fa4:	462f      	mov	r7, r5
 8004fa6:	4605      	mov	r5, r0
 8004fa8:	f10a 0301 	add.w	r3, sl, #1
 8004fac:	9304      	str	r3, [sp, #16]
 8004fae:	eb0a 030b 	add.w	r3, sl, fp
 8004fb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fb4:	9b06      	ldr	r3, [sp, #24]
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fbc:	9b04      	ldr	r3, [sp, #16]
 8004fbe:	4621      	mov	r1, r4
 8004fc0:	9803      	ldr	r0, [sp, #12]
 8004fc2:	f103 3bff 	add.w	fp, r3, #4294967295
 8004fc6:	f7ff fa86 	bl	80044d6 <quorem>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	4639      	mov	r1, r7
 8004fce:	3330      	adds	r3, #48	@ 0x30
 8004fd0:	9006      	str	r0, [sp, #24]
 8004fd2:	9803      	ldr	r0, [sp, #12]
 8004fd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004fd6:	f000 fc4b 	bl	8005870 <__mcmp>
 8004fda:	462a      	mov	r2, r5
 8004fdc:	9008      	str	r0, [sp, #32]
 8004fde:	4621      	mov	r1, r4
 8004fe0:	4648      	mov	r0, r9
 8004fe2:	f000 fc61 	bl	80058a8 <__mdiff>
 8004fe6:	68c2      	ldr	r2, [r0, #12]
 8004fe8:	4606      	mov	r6, r0
 8004fea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fec:	bb02      	cbnz	r2, 8005030 <_dtoa_r+0xa48>
 8004fee:	4601      	mov	r1, r0
 8004ff0:	9803      	ldr	r0, [sp, #12]
 8004ff2:	f000 fc3d 	bl	8005870 <__mcmp>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ffa:	4631      	mov	r1, r6
 8004ffc:	4648      	mov	r0, r9
 8004ffe:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005002:	f000 fa03 	bl	800540c <_Bfree>
 8005006:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005008:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800500a:	9e04      	ldr	r6, [sp, #16]
 800500c:	ea42 0103 	orr.w	r1, r2, r3
 8005010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005012:	4319      	orrs	r1, r3
 8005014:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005016:	d10d      	bne.n	8005034 <_dtoa_r+0xa4c>
 8005018:	2b39      	cmp	r3, #57	@ 0x39
 800501a:	d027      	beq.n	800506c <_dtoa_r+0xa84>
 800501c:	9a08      	ldr	r2, [sp, #32]
 800501e:	2a00      	cmp	r2, #0
 8005020:	dd01      	ble.n	8005026 <_dtoa_r+0xa3e>
 8005022:	9b06      	ldr	r3, [sp, #24]
 8005024:	3331      	adds	r3, #49	@ 0x31
 8005026:	f88b 3000 	strb.w	r3, [fp]
 800502a:	e52e      	b.n	8004a8a <_dtoa_r+0x4a2>
 800502c:	4628      	mov	r0, r5
 800502e:	e7b9      	b.n	8004fa4 <_dtoa_r+0x9bc>
 8005030:	2201      	movs	r2, #1
 8005032:	e7e2      	b.n	8004ffa <_dtoa_r+0xa12>
 8005034:	9908      	ldr	r1, [sp, #32]
 8005036:	2900      	cmp	r1, #0
 8005038:	db04      	blt.n	8005044 <_dtoa_r+0xa5c>
 800503a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800503c:	4301      	orrs	r1, r0
 800503e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005040:	4301      	orrs	r1, r0
 8005042:	d120      	bne.n	8005086 <_dtoa_r+0xa9e>
 8005044:	2a00      	cmp	r2, #0
 8005046:	ddee      	ble.n	8005026 <_dtoa_r+0xa3e>
 8005048:	2201      	movs	r2, #1
 800504a:	9903      	ldr	r1, [sp, #12]
 800504c:	4648      	mov	r0, r9
 800504e:	9304      	str	r3, [sp, #16]
 8005050:	f000 fba2 	bl	8005798 <__lshift>
 8005054:	4621      	mov	r1, r4
 8005056:	9003      	str	r0, [sp, #12]
 8005058:	f000 fc0a 	bl	8005870 <__mcmp>
 800505c:	2800      	cmp	r0, #0
 800505e:	9b04      	ldr	r3, [sp, #16]
 8005060:	dc02      	bgt.n	8005068 <_dtoa_r+0xa80>
 8005062:	d1e0      	bne.n	8005026 <_dtoa_r+0xa3e>
 8005064:	07da      	lsls	r2, r3, #31
 8005066:	d5de      	bpl.n	8005026 <_dtoa_r+0xa3e>
 8005068:	2b39      	cmp	r3, #57	@ 0x39
 800506a:	d1da      	bne.n	8005022 <_dtoa_r+0xa3a>
 800506c:	2339      	movs	r3, #57	@ 0x39
 800506e:	f88b 3000 	strb.w	r3, [fp]
 8005072:	4633      	mov	r3, r6
 8005074:	461e      	mov	r6, r3
 8005076:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800507a:	3b01      	subs	r3, #1
 800507c:	2a39      	cmp	r2, #57	@ 0x39
 800507e:	d04e      	beq.n	800511e <_dtoa_r+0xb36>
 8005080:	3201      	adds	r2, #1
 8005082:	701a      	strb	r2, [r3, #0]
 8005084:	e501      	b.n	8004a8a <_dtoa_r+0x4a2>
 8005086:	2a00      	cmp	r2, #0
 8005088:	dd03      	ble.n	8005092 <_dtoa_r+0xaaa>
 800508a:	2b39      	cmp	r3, #57	@ 0x39
 800508c:	d0ee      	beq.n	800506c <_dtoa_r+0xa84>
 800508e:	3301      	adds	r3, #1
 8005090:	e7c9      	b.n	8005026 <_dtoa_r+0xa3e>
 8005092:	9a04      	ldr	r2, [sp, #16]
 8005094:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005096:	f802 3c01 	strb.w	r3, [r2, #-1]
 800509a:	428a      	cmp	r2, r1
 800509c:	d028      	beq.n	80050f0 <_dtoa_r+0xb08>
 800509e:	2300      	movs	r3, #0
 80050a0:	220a      	movs	r2, #10
 80050a2:	9903      	ldr	r1, [sp, #12]
 80050a4:	4648      	mov	r0, r9
 80050a6:	f000 f9d3 	bl	8005450 <__multadd>
 80050aa:	42af      	cmp	r7, r5
 80050ac:	9003      	str	r0, [sp, #12]
 80050ae:	f04f 0300 	mov.w	r3, #0
 80050b2:	f04f 020a 	mov.w	r2, #10
 80050b6:	4639      	mov	r1, r7
 80050b8:	4648      	mov	r0, r9
 80050ba:	d107      	bne.n	80050cc <_dtoa_r+0xae4>
 80050bc:	f000 f9c8 	bl	8005450 <__multadd>
 80050c0:	4607      	mov	r7, r0
 80050c2:	4605      	mov	r5, r0
 80050c4:	9b04      	ldr	r3, [sp, #16]
 80050c6:	3301      	adds	r3, #1
 80050c8:	9304      	str	r3, [sp, #16]
 80050ca:	e777      	b.n	8004fbc <_dtoa_r+0x9d4>
 80050cc:	f000 f9c0 	bl	8005450 <__multadd>
 80050d0:	4629      	mov	r1, r5
 80050d2:	4607      	mov	r7, r0
 80050d4:	2300      	movs	r3, #0
 80050d6:	220a      	movs	r2, #10
 80050d8:	4648      	mov	r0, r9
 80050da:	f000 f9b9 	bl	8005450 <__multadd>
 80050de:	4605      	mov	r5, r0
 80050e0:	e7f0      	b.n	80050c4 <_dtoa_r+0xadc>
 80050e2:	f1bb 0f00 	cmp.w	fp, #0
 80050e6:	bfcc      	ite	gt
 80050e8:	465e      	movgt	r6, fp
 80050ea:	2601      	movle	r6, #1
 80050ec:	2700      	movs	r7, #0
 80050ee:	4456      	add	r6, sl
 80050f0:	2201      	movs	r2, #1
 80050f2:	9903      	ldr	r1, [sp, #12]
 80050f4:	4648      	mov	r0, r9
 80050f6:	9304      	str	r3, [sp, #16]
 80050f8:	f000 fb4e 	bl	8005798 <__lshift>
 80050fc:	4621      	mov	r1, r4
 80050fe:	9003      	str	r0, [sp, #12]
 8005100:	f000 fbb6 	bl	8005870 <__mcmp>
 8005104:	2800      	cmp	r0, #0
 8005106:	dcb4      	bgt.n	8005072 <_dtoa_r+0xa8a>
 8005108:	d102      	bne.n	8005110 <_dtoa_r+0xb28>
 800510a:	9b04      	ldr	r3, [sp, #16]
 800510c:	07db      	lsls	r3, r3, #31
 800510e:	d4b0      	bmi.n	8005072 <_dtoa_r+0xa8a>
 8005110:	4633      	mov	r3, r6
 8005112:	461e      	mov	r6, r3
 8005114:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005118:	2a30      	cmp	r2, #48	@ 0x30
 800511a:	d0fa      	beq.n	8005112 <_dtoa_r+0xb2a>
 800511c:	e4b5      	b.n	8004a8a <_dtoa_r+0x4a2>
 800511e:	459a      	cmp	sl, r3
 8005120:	d1a8      	bne.n	8005074 <_dtoa_r+0xa8c>
 8005122:	2331      	movs	r3, #49	@ 0x31
 8005124:	f108 0801 	add.w	r8, r8, #1
 8005128:	f88a 3000 	strb.w	r3, [sl]
 800512c:	e4ad      	b.n	8004a8a <_dtoa_r+0x4a2>
 800512e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005130:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800518c <_dtoa_r+0xba4>
 8005134:	b11b      	cbz	r3, 800513e <_dtoa_r+0xb56>
 8005136:	f10a 0308 	add.w	r3, sl, #8
 800513a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800513c:	6013      	str	r3, [r2, #0]
 800513e:	4650      	mov	r0, sl
 8005140:	b017      	add	sp, #92	@ 0x5c
 8005142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005146:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005148:	2b01      	cmp	r3, #1
 800514a:	f77f ae2e 	ble.w	8004daa <_dtoa_r+0x7c2>
 800514e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005150:	930a      	str	r3, [sp, #40]	@ 0x28
 8005152:	2001      	movs	r0, #1
 8005154:	e64d      	b.n	8004df2 <_dtoa_r+0x80a>
 8005156:	f1bb 0f00 	cmp.w	fp, #0
 800515a:	f77f aed9 	ble.w	8004f10 <_dtoa_r+0x928>
 800515e:	4656      	mov	r6, sl
 8005160:	4621      	mov	r1, r4
 8005162:	9803      	ldr	r0, [sp, #12]
 8005164:	f7ff f9b7 	bl	80044d6 <quorem>
 8005168:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800516c:	f806 3b01 	strb.w	r3, [r6], #1
 8005170:	eba6 020a 	sub.w	r2, r6, sl
 8005174:	4593      	cmp	fp, r2
 8005176:	ddb4      	ble.n	80050e2 <_dtoa_r+0xafa>
 8005178:	2300      	movs	r3, #0
 800517a:	220a      	movs	r2, #10
 800517c:	4648      	mov	r0, r9
 800517e:	9903      	ldr	r1, [sp, #12]
 8005180:	f000 f966 	bl	8005450 <__multadd>
 8005184:	9003      	str	r0, [sp, #12]
 8005186:	e7eb      	b.n	8005160 <_dtoa_r+0xb78>
 8005188:	0800655a 	.word	0x0800655a
 800518c:	080064de 	.word	0x080064de

08005190 <_free_r>:
 8005190:	b538      	push	{r3, r4, r5, lr}
 8005192:	4605      	mov	r5, r0
 8005194:	2900      	cmp	r1, #0
 8005196:	d040      	beq.n	800521a <_free_r+0x8a>
 8005198:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800519c:	1f0c      	subs	r4, r1, #4
 800519e:	2b00      	cmp	r3, #0
 80051a0:	bfb8      	it	lt
 80051a2:	18e4      	addlt	r4, r4, r3
 80051a4:	f000 f8e6 	bl	8005374 <__malloc_lock>
 80051a8:	4a1c      	ldr	r2, [pc, #112]	@ (800521c <_free_r+0x8c>)
 80051aa:	6813      	ldr	r3, [r2, #0]
 80051ac:	b933      	cbnz	r3, 80051bc <_free_r+0x2c>
 80051ae:	6063      	str	r3, [r4, #4]
 80051b0:	6014      	str	r4, [r2, #0]
 80051b2:	4628      	mov	r0, r5
 80051b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051b8:	f000 b8e2 	b.w	8005380 <__malloc_unlock>
 80051bc:	42a3      	cmp	r3, r4
 80051be:	d908      	bls.n	80051d2 <_free_r+0x42>
 80051c0:	6820      	ldr	r0, [r4, #0]
 80051c2:	1821      	adds	r1, r4, r0
 80051c4:	428b      	cmp	r3, r1
 80051c6:	bf01      	itttt	eq
 80051c8:	6819      	ldreq	r1, [r3, #0]
 80051ca:	685b      	ldreq	r3, [r3, #4]
 80051cc:	1809      	addeq	r1, r1, r0
 80051ce:	6021      	streq	r1, [r4, #0]
 80051d0:	e7ed      	b.n	80051ae <_free_r+0x1e>
 80051d2:	461a      	mov	r2, r3
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	b10b      	cbz	r3, 80051dc <_free_r+0x4c>
 80051d8:	42a3      	cmp	r3, r4
 80051da:	d9fa      	bls.n	80051d2 <_free_r+0x42>
 80051dc:	6811      	ldr	r1, [r2, #0]
 80051de:	1850      	adds	r0, r2, r1
 80051e0:	42a0      	cmp	r0, r4
 80051e2:	d10b      	bne.n	80051fc <_free_r+0x6c>
 80051e4:	6820      	ldr	r0, [r4, #0]
 80051e6:	4401      	add	r1, r0
 80051e8:	1850      	adds	r0, r2, r1
 80051ea:	4283      	cmp	r3, r0
 80051ec:	6011      	str	r1, [r2, #0]
 80051ee:	d1e0      	bne.n	80051b2 <_free_r+0x22>
 80051f0:	6818      	ldr	r0, [r3, #0]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	4408      	add	r0, r1
 80051f6:	6010      	str	r0, [r2, #0]
 80051f8:	6053      	str	r3, [r2, #4]
 80051fa:	e7da      	b.n	80051b2 <_free_r+0x22>
 80051fc:	d902      	bls.n	8005204 <_free_r+0x74>
 80051fe:	230c      	movs	r3, #12
 8005200:	602b      	str	r3, [r5, #0]
 8005202:	e7d6      	b.n	80051b2 <_free_r+0x22>
 8005204:	6820      	ldr	r0, [r4, #0]
 8005206:	1821      	adds	r1, r4, r0
 8005208:	428b      	cmp	r3, r1
 800520a:	bf01      	itttt	eq
 800520c:	6819      	ldreq	r1, [r3, #0]
 800520e:	685b      	ldreq	r3, [r3, #4]
 8005210:	1809      	addeq	r1, r1, r0
 8005212:	6021      	streq	r1, [r4, #0]
 8005214:	6063      	str	r3, [r4, #4]
 8005216:	6054      	str	r4, [r2, #4]
 8005218:	e7cb      	b.n	80051b2 <_free_r+0x22>
 800521a:	bd38      	pop	{r3, r4, r5, pc}
 800521c:	20000414 	.word	0x20000414

08005220 <malloc>:
 8005220:	4b02      	ldr	r3, [pc, #8]	@ (800522c <malloc+0xc>)
 8005222:	4601      	mov	r1, r0
 8005224:	6818      	ldr	r0, [r3, #0]
 8005226:	f000 b825 	b.w	8005274 <_malloc_r>
 800522a:	bf00      	nop
 800522c:	20000018 	.word	0x20000018

08005230 <sbrk_aligned>:
 8005230:	b570      	push	{r4, r5, r6, lr}
 8005232:	4e0f      	ldr	r6, [pc, #60]	@ (8005270 <sbrk_aligned+0x40>)
 8005234:	460c      	mov	r4, r1
 8005236:	6831      	ldr	r1, [r6, #0]
 8005238:	4605      	mov	r5, r0
 800523a:	b911      	cbnz	r1, 8005242 <sbrk_aligned+0x12>
 800523c:	f000 febe 	bl	8005fbc <_sbrk_r>
 8005240:	6030      	str	r0, [r6, #0]
 8005242:	4621      	mov	r1, r4
 8005244:	4628      	mov	r0, r5
 8005246:	f000 feb9 	bl	8005fbc <_sbrk_r>
 800524a:	1c43      	adds	r3, r0, #1
 800524c:	d103      	bne.n	8005256 <sbrk_aligned+0x26>
 800524e:	f04f 34ff 	mov.w	r4, #4294967295
 8005252:	4620      	mov	r0, r4
 8005254:	bd70      	pop	{r4, r5, r6, pc}
 8005256:	1cc4      	adds	r4, r0, #3
 8005258:	f024 0403 	bic.w	r4, r4, #3
 800525c:	42a0      	cmp	r0, r4
 800525e:	d0f8      	beq.n	8005252 <sbrk_aligned+0x22>
 8005260:	1a21      	subs	r1, r4, r0
 8005262:	4628      	mov	r0, r5
 8005264:	f000 feaa 	bl	8005fbc <_sbrk_r>
 8005268:	3001      	adds	r0, #1
 800526a:	d1f2      	bne.n	8005252 <sbrk_aligned+0x22>
 800526c:	e7ef      	b.n	800524e <sbrk_aligned+0x1e>
 800526e:	bf00      	nop
 8005270:	20000410 	.word	0x20000410

08005274 <_malloc_r>:
 8005274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005278:	1ccd      	adds	r5, r1, #3
 800527a:	f025 0503 	bic.w	r5, r5, #3
 800527e:	3508      	adds	r5, #8
 8005280:	2d0c      	cmp	r5, #12
 8005282:	bf38      	it	cc
 8005284:	250c      	movcc	r5, #12
 8005286:	2d00      	cmp	r5, #0
 8005288:	4606      	mov	r6, r0
 800528a:	db01      	blt.n	8005290 <_malloc_r+0x1c>
 800528c:	42a9      	cmp	r1, r5
 800528e:	d904      	bls.n	800529a <_malloc_r+0x26>
 8005290:	230c      	movs	r3, #12
 8005292:	6033      	str	r3, [r6, #0]
 8005294:	2000      	movs	r0, #0
 8005296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800529a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005370 <_malloc_r+0xfc>
 800529e:	f000 f869 	bl	8005374 <__malloc_lock>
 80052a2:	f8d8 3000 	ldr.w	r3, [r8]
 80052a6:	461c      	mov	r4, r3
 80052a8:	bb44      	cbnz	r4, 80052fc <_malloc_r+0x88>
 80052aa:	4629      	mov	r1, r5
 80052ac:	4630      	mov	r0, r6
 80052ae:	f7ff ffbf 	bl	8005230 <sbrk_aligned>
 80052b2:	1c43      	adds	r3, r0, #1
 80052b4:	4604      	mov	r4, r0
 80052b6:	d158      	bne.n	800536a <_malloc_r+0xf6>
 80052b8:	f8d8 4000 	ldr.w	r4, [r8]
 80052bc:	4627      	mov	r7, r4
 80052be:	2f00      	cmp	r7, #0
 80052c0:	d143      	bne.n	800534a <_malloc_r+0xd6>
 80052c2:	2c00      	cmp	r4, #0
 80052c4:	d04b      	beq.n	800535e <_malloc_r+0xea>
 80052c6:	6823      	ldr	r3, [r4, #0]
 80052c8:	4639      	mov	r1, r7
 80052ca:	4630      	mov	r0, r6
 80052cc:	eb04 0903 	add.w	r9, r4, r3
 80052d0:	f000 fe74 	bl	8005fbc <_sbrk_r>
 80052d4:	4581      	cmp	r9, r0
 80052d6:	d142      	bne.n	800535e <_malloc_r+0xea>
 80052d8:	6821      	ldr	r1, [r4, #0]
 80052da:	4630      	mov	r0, r6
 80052dc:	1a6d      	subs	r5, r5, r1
 80052de:	4629      	mov	r1, r5
 80052e0:	f7ff ffa6 	bl	8005230 <sbrk_aligned>
 80052e4:	3001      	adds	r0, #1
 80052e6:	d03a      	beq.n	800535e <_malloc_r+0xea>
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	442b      	add	r3, r5
 80052ec:	6023      	str	r3, [r4, #0]
 80052ee:	f8d8 3000 	ldr.w	r3, [r8]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	bb62      	cbnz	r2, 8005350 <_malloc_r+0xdc>
 80052f6:	f8c8 7000 	str.w	r7, [r8]
 80052fa:	e00f      	b.n	800531c <_malloc_r+0xa8>
 80052fc:	6822      	ldr	r2, [r4, #0]
 80052fe:	1b52      	subs	r2, r2, r5
 8005300:	d420      	bmi.n	8005344 <_malloc_r+0xd0>
 8005302:	2a0b      	cmp	r2, #11
 8005304:	d917      	bls.n	8005336 <_malloc_r+0xc2>
 8005306:	1961      	adds	r1, r4, r5
 8005308:	42a3      	cmp	r3, r4
 800530a:	6025      	str	r5, [r4, #0]
 800530c:	bf18      	it	ne
 800530e:	6059      	strne	r1, [r3, #4]
 8005310:	6863      	ldr	r3, [r4, #4]
 8005312:	bf08      	it	eq
 8005314:	f8c8 1000 	streq.w	r1, [r8]
 8005318:	5162      	str	r2, [r4, r5]
 800531a:	604b      	str	r3, [r1, #4]
 800531c:	4630      	mov	r0, r6
 800531e:	f000 f82f 	bl	8005380 <__malloc_unlock>
 8005322:	f104 000b 	add.w	r0, r4, #11
 8005326:	1d23      	adds	r3, r4, #4
 8005328:	f020 0007 	bic.w	r0, r0, #7
 800532c:	1ac2      	subs	r2, r0, r3
 800532e:	bf1c      	itt	ne
 8005330:	1a1b      	subne	r3, r3, r0
 8005332:	50a3      	strne	r3, [r4, r2]
 8005334:	e7af      	b.n	8005296 <_malloc_r+0x22>
 8005336:	6862      	ldr	r2, [r4, #4]
 8005338:	42a3      	cmp	r3, r4
 800533a:	bf0c      	ite	eq
 800533c:	f8c8 2000 	streq.w	r2, [r8]
 8005340:	605a      	strne	r2, [r3, #4]
 8005342:	e7eb      	b.n	800531c <_malloc_r+0xa8>
 8005344:	4623      	mov	r3, r4
 8005346:	6864      	ldr	r4, [r4, #4]
 8005348:	e7ae      	b.n	80052a8 <_malloc_r+0x34>
 800534a:	463c      	mov	r4, r7
 800534c:	687f      	ldr	r7, [r7, #4]
 800534e:	e7b6      	b.n	80052be <_malloc_r+0x4a>
 8005350:	461a      	mov	r2, r3
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	42a3      	cmp	r3, r4
 8005356:	d1fb      	bne.n	8005350 <_malloc_r+0xdc>
 8005358:	2300      	movs	r3, #0
 800535a:	6053      	str	r3, [r2, #4]
 800535c:	e7de      	b.n	800531c <_malloc_r+0xa8>
 800535e:	230c      	movs	r3, #12
 8005360:	4630      	mov	r0, r6
 8005362:	6033      	str	r3, [r6, #0]
 8005364:	f000 f80c 	bl	8005380 <__malloc_unlock>
 8005368:	e794      	b.n	8005294 <_malloc_r+0x20>
 800536a:	6005      	str	r5, [r0, #0]
 800536c:	e7d6      	b.n	800531c <_malloc_r+0xa8>
 800536e:	bf00      	nop
 8005370:	20000414 	.word	0x20000414

08005374 <__malloc_lock>:
 8005374:	4801      	ldr	r0, [pc, #4]	@ (800537c <__malloc_lock+0x8>)
 8005376:	f7ff b89e 	b.w	80044b6 <__retarget_lock_acquire_recursive>
 800537a:	bf00      	nop
 800537c:	2000040c 	.word	0x2000040c

08005380 <__malloc_unlock>:
 8005380:	4801      	ldr	r0, [pc, #4]	@ (8005388 <__malloc_unlock+0x8>)
 8005382:	f7ff b899 	b.w	80044b8 <__retarget_lock_release_recursive>
 8005386:	bf00      	nop
 8005388:	2000040c 	.word	0x2000040c

0800538c <_Balloc>:
 800538c:	b570      	push	{r4, r5, r6, lr}
 800538e:	69c6      	ldr	r6, [r0, #28]
 8005390:	4604      	mov	r4, r0
 8005392:	460d      	mov	r5, r1
 8005394:	b976      	cbnz	r6, 80053b4 <_Balloc+0x28>
 8005396:	2010      	movs	r0, #16
 8005398:	f7ff ff42 	bl	8005220 <malloc>
 800539c:	4602      	mov	r2, r0
 800539e:	61e0      	str	r0, [r4, #28]
 80053a0:	b920      	cbnz	r0, 80053ac <_Balloc+0x20>
 80053a2:	216b      	movs	r1, #107	@ 0x6b
 80053a4:	4b17      	ldr	r3, [pc, #92]	@ (8005404 <_Balloc+0x78>)
 80053a6:	4818      	ldr	r0, [pc, #96]	@ (8005408 <_Balloc+0x7c>)
 80053a8:	f000 fe26 	bl	8005ff8 <__assert_func>
 80053ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80053b0:	6006      	str	r6, [r0, #0]
 80053b2:	60c6      	str	r6, [r0, #12]
 80053b4:	69e6      	ldr	r6, [r4, #28]
 80053b6:	68f3      	ldr	r3, [r6, #12]
 80053b8:	b183      	cbz	r3, 80053dc <_Balloc+0x50>
 80053ba:	69e3      	ldr	r3, [r4, #28]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80053c2:	b9b8      	cbnz	r0, 80053f4 <_Balloc+0x68>
 80053c4:	2101      	movs	r1, #1
 80053c6:	fa01 f605 	lsl.w	r6, r1, r5
 80053ca:	1d72      	adds	r2, r6, #5
 80053cc:	4620      	mov	r0, r4
 80053ce:	0092      	lsls	r2, r2, #2
 80053d0:	f000 fe30 	bl	8006034 <_calloc_r>
 80053d4:	b160      	cbz	r0, 80053f0 <_Balloc+0x64>
 80053d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80053da:	e00e      	b.n	80053fa <_Balloc+0x6e>
 80053dc:	2221      	movs	r2, #33	@ 0x21
 80053de:	2104      	movs	r1, #4
 80053e0:	4620      	mov	r0, r4
 80053e2:	f000 fe27 	bl	8006034 <_calloc_r>
 80053e6:	69e3      	ldr	r3, [r4, #28]
 80053e8:	60f0      	str	r0, [r6, #12]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d1e4      	bne.n	80053ba <_Balloc+0x2e>
 80053f0:	2000      	movs	r0, #0
 80053f2:	bd70      	pop	{r4, r5, r6, pc}
 80053f4:	6802      	ldr	r2, [r0, #0]
 80053f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80053fa:	2300      	movs	r3, #0
 80053fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005400:	e7f7      	b.n	80053f2 <_Balloc+0x66>
 8005402:	bf00      	nop
 8005404:	080064eb 	.word	0x080064eb
 8005408:	0800656b 	.word	0x0800656b

0800540c <_Bfree>:
 800540c:	b570      	push	{r4, r5, r6, lr}
 800540e:	69c6      	ldr	r6, [r0, #28]
 8005410:	4605      	mov	r5, r0
 8005412:	460c      	mov	r4, r1
 8005414:	b976      	cbnz	r6, 8005434 <_Bfree+0x28>
 8005416:	2010      	movs	r0, #16
 8005418:	f7ff ff02 	bl	8005220 <malloc>
 800541c:	4602      	mov	r2, r0
 800541e:	61e8      	str	r0, [r5, #28]
 8005420:	b920      	cbnz	r0, 800542c <_Bfree+0x20>
 8005422:	218f      	movs	r1, #143	@ 0x8f
 8005424:	4b08      	ldr	r3, [pc, #32]	@ (8005448 <_Bfree+0x3c>)
 8005426:	4809      	ldr	r0, [pc, #36]	@ (800544c <_Bfree+0x40>)
 8005428:	f000 fde6 	bl	8005ff8 <__assert_func>
 800542c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005430:	6006      	str	r6, [r0, #0]
 8005432:	60c6      	str	r6, [r0, #12]
 8005434:	b13c      	cbz	r4, 8005446 <_Bfree+0x3a>
 8005436:	69eb      	ldr	r3, [r5, #28]
 8005438:	6862      	ldr	r2, [r4, #4]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005440:	6021      	str	r1, [r4, #0]
 8005442:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005446:	bd70      	pop	{r4, r5, r6, pc}
 8005448:	080064eb 	.word	0x080064eb
 800544c:	0800656b 	.word	0x0800656b

08005450 <__multadd>:
 8005450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005454:	4607      	mov	r7, r0
 8005456:	460c      	mov	r4, r1
 8005458:	461e      	mov	r6, r3
 800545a:	2000      	movs	r0, #0
 800545c:	690d      	ldr	r5, [r1, #16]
 800545e:	f101 0c14 	add.w	ip, r1, #20
 8005462:	f8dc 3000 	ldr.w	r3, [ip]
 8005466:	3001      	adds	r0, #1
 8005468:	b299      	uxth	r1, r3
 800546a:	fb02 6101 	mla	r1, r2, r1, r6
 800546e:	0c1e      	lsrs	r6, r3, #16
 8005470:	0c0b      	lsrs	r3, r1, #16
 8005472:	fb02 3306 	mla	r3, r2, r6, r3
 8005476:	b289      	uxth	r1, r1
 8005478:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800547c:	4285      	cmp	r5, r0
 800547e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005482:	f84c 1b04 	str.w	r1, [ip], #4
 8005486:	dcec      	bgt.n	8005462 <__multadd+0x12>
 8005488:	b30e      	cbz	r6, 80054ce <__multadd+0x7e>
 800548a:	68a3      	ldr	r3, [r4, #8]
 800548c:	42ab      	cmp	r3, r5
 800548e:	dc19      	bgt.n	80054c4 <__multadd+0x74>
 8005490:	6861      	ldr	r1, [r4, #4]
 8005492:	4638      	mov	r0, r7
 8005494:	3101      	adds	r1, #1
 8005496:	f7ff ff79 	bl	800538c <_Balloc>
 800549a:	4680      	mov	r8, r0
 800549c:	b928      	cbnz	r0, 80054aa <__multadd+0x5a>
 800549e:	4602      	mov	r2, r0
 80054a0:	21ba      	movs	r1, #186	@ 0xba
 80054a2:	4b0c      	ldr	r3, [pc, #48]	@ (80054d4 <__multadd+0x84>)
 80054a4:	480c      	ldr	r0, [pc, #48]	@ (80054d8 <__multadd+0x88>)
 80054a6:	f000 fda7 	bl	8005ff8 <__assert_func>
 80054aa:	6922      	ldr	r2, [r4, #16]
 80054ac:	f104 010c 	add.w	r1, r4, #12
 80054b0:	3202      	adds	r2, #2
 80054b2:	0092      	lsls	r2, r2, #2
 80054b4:	300c      	adds	r0, #12
 80054b6:	f000 fd91 	bl	8005fdc <memcpy>
 80054ba:	4621      	mov	r1, r4
 80054bc:	4638      	mov	r0, r7
 80054be:	f7ff ffa5 	bl	800540c <_Bfree>
 80054c2:	4644      	mov	r4, r8
 80054c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80054c8:	3501      	adds	r5, #1
 80054ca:	615e      	str	r6, [r3, #20]
 80054cc:	6125      	str	r5, [r4, #16]
 80054ce:	4620      	mov	r0, r4
 80054d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054d4:	0800655a 	.word	0x0800655a
 80054d8:	0800656b 	.word	0x0800656b

080054dc <__hi0bits>:
 80054dc:	4603      	mov	r3, r0
 80054de:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80054e2:	bf3a      	itte	cc
 80054e4:	0403      	lslcc	r3, r0, #16
 80054e6:	2010      	movcc	r0, #16
 80054e8:	2000      	movcs	r0, #0
 80054ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054ee:	bf3c      	itt	cc
 80054f0:	021b      	lslcc	r3, r3, #8
 80054f2:	3008      	addcc	r0, #8
 80054f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054f8:	bf3c      	itt	cc
 80054fa:	011b      	lslcc	r3, r3, #4
 80054fc:	3004      	addcc	r0, #4
 80054fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005502:	bf3c      	itt	cc
 8005504:	009b      	lslcc	r3, r3, #2
 8005506:	3002      	addcc	r0, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	db05      	blt.n	8005518 <__hi0bits+0x3c>
 800550c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005510:	f100 0001 	add.w	r0, r0, #1
 8005514:	bf08      	it	eq
 8005516:	2020      	moveq	r0, #32
 8005518:	4770      	bx	lr

0800551a <__lo0bits>:
 800551a:	6803      	ldr	r3, [r0, #0]
 800551c:	4602      	mov	r2, r0
 800551e:	f013 0007 	ands.w	r0, r3, #7
 8005522:	d00b      	beq.n	800553c <__lo0bits+0x22>
 8005524:	07d9      	lsls	r1, r3, #31
 8005526:	d421      	bmi.n	800556c <__lo0bits+0x52>
 8005528:	0798      	lsls	r0, r3, #30
 800552a:	bf49      	itett	mi
 800552c:	085b      	lsrmi	r3, r3, #1
 800552e:	089b      	lsrpl	r3, r3, #2
 8005530:	2001      	movmi	r0, #1
 8005532:	6013      	strmi	r3, [r2, #0]
 8005534:	bf5c      	itt	pl
 8005536:	2002      	movpl	r0, #2
 8005538:	6013      	strpl	r3, [r2, #0]
 800553a:	4770      	bx	lr
 800553c:	b299      	uxth	r1, r3
 800553e:	b909      	cbnz	r1, 8005544 <__lo0bits+0x2a>
 8005540:	2010      	movs	r0, #16
 8005542:	0c1b      	lsrs	r3, r3, #16
 8005544:	b2d9      	uxtb	r1, r3
 8005546:	b909      	cbnz	r1, 800554c <__lo0bits+0x32>
 8005548:	3008      	adds	r0, #8
 800554a:	0a1b      	lsrs	r3, r3, #8
 800554c:	0719      	lsls	r1, r3, #28
 800554e:	bf04      	itt	eq
 8005550:	091b      	lsreq	r3, r3, #4
 8005552:	3004      	addeq	r0, #4
 8005554:	0799      	lsls	r1, r3, #30
 8005556:	bf04      	itt	eq
 8005558:	089b      	lsreq	r3, r3, #2
 800555a:	3002      	addeq	r0, #2
 800555c:	07d9      	lsls	r1, r3, #31
 800555e:	d403      	bmi.n	8005568 <__lo0bits+0x4e>
 8005560:	085b      	lsrs	r3, r3, #1
 8005562:	f100 0001 	add.w	r0, r0, #1
 8005566:	d003      	beq.n	8005570 <__lo0bits+0x56>
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	4770      	bx	lr
 800556c:	2000      	movs	r0, #0
 800556e:	4770      	bx	lr
 8005570:	2020      	movs	r0, #32
 8005572:	4770      	bx	lr

08005574 <__i2b>:
 8005574:	b510      	push	{r4, lr}
 8005576:	460c      	mov	r4, r1
 8005578:	2101      	movs	r1, #1
 800557a:	f7ff ff07 	bl	800538c <_Balloc>
 800557e:	4602      	mov	r2, r0
 8005580:	b928      	cbnz	r0, 800558e <__i2b+0x1a>
 8005582:	f240 1145 	movw	r1, #325	@ 0x145
 8005586:	4b04      	ldr	r3, [pc, #16]	@ (8005598 <__i2b+0x24>)
 8005588:	4804      	ldr	r0, [pc, #16]	@ (800559c <__i2b+0x28>)
 800558a:	f000 fd35 	bl	8005ff8 <__assert_func>
 800558e:	2301      	movs	r3, #1
 8005590:	6144      	str	r4, [r0, #20]
 8005592:	6103      	str	r3, [r0, #16]
 8005594:	bd10      	pop	{r4, pc}
 8005596:	bf00      	nop
 8005598:	0800655a 	.word	0x0800655a
 800559c:	0800656b 	.word	0x0800656b

080055a0 <__multiply>:
 80055a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055a4:	4617      	mov	r7, r2
 80055a6:	690a      	ldr	r2, [r1, #16]
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	4689      	mov	r9, r1
 80055ac:	429a      	cmp	r2, r3
 80055ae:	bfa2      	ittt	ge
 80055b0:	463b      	movge	r3, r7
 80055b2:	460f      	movge	r7, r1
 80055b4:	4699      	movge	r9, r3
 80055b6:	693d      	ldr	r5, [r7, #16]
 80055b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	6879      	ldr	r1, [r7, #4]
 80055c0:	eb05 060a 	add.w	r6, r5, sl
 80055c4:	42b3      	cmp	r3, r6
 80055c6:	b085      	sub	sp, #20
 80055c8:	bfb8      	it	lt
 80055ca:	3101      	addlt	r1, #1
 80055cc:	f7ff fede 	bl	800538c <_Balloc>
 80055d0:	b930      	cbnz	r0, 80055e0 <__multiply+0x40>
 80055d2:	4602      	mov	r2, r0
 80055d4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80055d8:	4b40      	ldr	r3, [pc, #256]	@ (80056dc <__multiply+0x13c>)
 80055da:	4841      	ldr	r0, [pc, #260]	@ (80056e0 <__multiply+0x140>)
 80055dc:	f000 fd0c 	bl	8005ff8 <__assert_func>
 80055e0:	f100 0414 	add.w	r4, r0, #20
 80055e4:	4623      	mov	r3, r4
 80055e6:	2200      	movs	r2, #0
 80055e8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80055ec:	4573      	cmp	r3, lr
 80055ee:	d320      	bcc.n	8005632 <__multiply+0x92>
 80055f0:	f107 0814 	add.w	r8, r7, #20
 80055f4:	f109 0114 	add.w	r1, r9, #20
 80055f8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80055fc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005600:	9302      	str	r3, [sp, #8]
 8005602:	1beb      	subs	r3, r5, r7
 8005604:	3b15      	subs	r3, #21
 8005606:	f023 0303 	bic.w	r3, r3, #3
 800560a:	3304      	adds	r3, #4
 800560c:	3715      	adds	r7, #21
 800560e:	42bd      	cmp	r5, r7
 8005610:	bf38      	it	cc
 8005612:	2304      	movcc	r3, #4
 8005614:	9301      	str	r3, [sp, #4]
 8005616:	9b02      	ldr	r3, [sp, #8]
 8005618:	9103      	str	r1, [sp, #12]
 800561a:	428b      	cmp	r3, r1
 800561c:	d80c      	bhi.n	8005638 <__multiply+0x98>
 800561e:	2e00      	cmp	r6, #0
 8005620:	dd03      	ble.n	800562a <__multiply+0x8a>
 8005622:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005626:	2b00      	cmp	r3, #0
 8005628:	d055      	beq.n	80056d6 <__multiply+0x136>
 800562a:	6106      	str	r6, [r0, #16]
 800562c:	b005      	add	sp, #20
 800562e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005632:	f843 2b04 	str.w	r2, [r3], #4
 8005636:	e7d9      	b.n	80055ec <__multiply+0x4c>
 8005638:	f8b1 a000 	ldrh.w	sl, [r1]
 800563c:	f1ba 0f00 	cmp.w	sl, #0
 8005640:	d01f      	beq.n	8005682 <__multiply+0xe2>
 8005642:	46c4      	mov	ip, r8
 8005644:	46a1      	mov	r9, r4
 8005646:	2700      	movs	r7, #0
 8005648:	f85c 2b04 	ldr.w	r2, [ip], #4
 800564c:	f8d9 3000 	ldr.w	r3, [r9]
 8005650:	fa1f fb82 	uxth.w	fp, r2
 8005654:	b29b      	uxth	r3, r3
 8005656:	fb0a 330b 	mla	r3, sl, fp, r3
 800565a:	443b      	add	r3, r7
 800565c:	f8d9 7000 	ldr.w	r7, [r9]
 8005660:	0c12      	lsrs	r2, r2, #16
 8005662:	0c3f      	lsrs	r7, r7, #16
 8005664:	fb0a 7202 	mla	r2, sl, r2, r7
 8005668:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800566c:	b29b      	uxth	r3, r3
 800566e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005672:	4565      	cmp	r5, ip
 8005674:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005678:	f849 3b04 	str.w	r3, [r9], #4
 800567c:	d8e4      	bhi.n	8005648 <__multiply+0xa8>
 800567e:	9b01      	ldr	r3, [sp, #4]
 8005680:	50e7      	str	r7, [r4, r3]
 8005682:	9b03      	ldr	r3, [sp, #12]
 8005684:	3104      	adds	r1, #4
 8005686:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800568a:	f1b9 0f00 	cmp.w	r9, #0
 800568e:	d020      	beq.n	80056d2 <__multiply+0x132>
 8005690:	4647      	mov	r7, r8
 8005692:	46a4      	mov	ip, r4
 8005694:	f04f 0a00 	mov.w	sl, #0
 8005698:	6823      	ldr	r3, [r4, #0]
 800569a:	f8b7 b000 	ldrh.w	fp, [r7]
 800569e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	fb09 220b 	mla	r2, r9, fp, r2
 80056a8:	4452      	add	r2, sl
 80056aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056ae:	f84c 3b04 	str.w	r3, [ip], #4
 80056b2:	f857 3b04 	ldr.w	r3, [r7], #4
 80056b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80056ba:	f8bc 3000 	ldrh.w	r3, [ip]
 80056be:	42bd      	cmp	r5, r7
 80056c0:	fb09 330a 	mla	r3, r9, sl, r3
 80056c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80056c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80056cc:	d8e5      	bhi.n	800569a <__multiply+0xfa>
 80056ce:	9a01      	ldr	r2, [sp, #4]
 80056d0:	50a3      	str	r3, [r4, r2]
 80056d2:	3404      	adds	r4, #4
 80056d4:	e79f      	b.n	8005616 <__multiply+0x76>
 80056d6:	3e01      	subs	r6, #1
 80056d8:	e7a1      	b.n	800561e <__multiply+0x7e>
 80056da:	bf00      	nop
 80056dc:	0800655a 	.word	0x0800655a
 80056e0:	0800656b 	.word	0x0800656b

080056e4 <__pow5mult>:
 80056e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056e8:	4615      	mov	r5, r2
 80056ea:	f012 0203 	ands.w	r2, r2, #3
 80056ee:	4607      	mov	r7, r0
 80056f0:	460e      	mov	r6, r1
 80056f2:	d007      	beq.n	8005704 <__pow5mult+0x20>
 80056f4:	4c25      	ldr	r4, [pc, #148]	@ (800578c <__pow5mult+0xa8>)
 80056f6:	3a01      	subs	r2, #1
 80056f8:	2300      	movs	r3, #0
 80056fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80056fe:	f7ff fea7 	bl	8005450 <__multadd>
 8005702:	4606      	mov	r6, r0
 8005704:	10ad      	asrs	r5, r5, #2
 8005706:	d03d      	beq.n	8005784 <__pow5mult+0xa0>
 8005708:	69fc      	ldr	r4, [r7, #28]
 800570a:	b97c      	cbnz	r4, 800572c <__pow5mult+0x48>
 800570c:	2010      	movs	r0, #16
 800570e:	f7ff fd87 	bl	8005220 <malloc>
 8005712:	4602      	mov	r2, r0
 8005714:	61f8      	str	r0, [r7, #28]
 8005716:	b928      	cbnz	r0, 8005724 <__pow5mult+0x40>
 8005718:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800571c:	4b1c      	ldr	r3, [pc, #112]	@ (8005790 <__pow5mult+0xac>)
 800571e:	481d      	ldr	r0, [pc, #116]	@ (8005794 <__pow5mult+0xb0>)
 8005720:	f000 fc6a 	bl	8005ff8 <__assert_func>
 8005724:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005728:	6004      	str	r4, [r0, #0]
 800572a:	60c4      	str	r4, [r0, #12]
 800572c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005730:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005734:	b94c      	cbnz	r4, 800574a <__pow5mult+0x66>
 8005736:	f240 2171 	movw	r1, #625	@ 0x271
 800573a:	4638      	mov	r0, r7
 800573c:	f7ff ff1a 	bl	8005574 <__i2b>
 8005740:	2300      	movs	r3, #0
 8005742:	4604      	mov	r4, r0
 8005744:	f8c8 0008 	str.w	r0, [r8, #8]
 8005748:	6003      	str	r3, [r0, #0]
 800574a:	f04f 0900 	mov.w	r9, #0
 800574e:	07eb      	lsls	r3, r5, #31
 8005750:	d50a      	bpl.n	8005768 <__pow5mult+0x84>
 8005752:	4631      	mov	r1, r6
 8005754:	4622      	mov	r2, r4
 8005756:	4638      	mov	r0, r7
 8005758:	f7ff ff22 	bl	80055a0 <__multiply>
 800575c:	4680      	mov	r8, r0
 800575e:	4631      	mov	r1, r6
 8005760:	4638      	mov	r0, r7
 8005762:	f7ff fe53 	bl	800540c <_Bfree>
 8005766:	4646      	mov	r6, r8
 8005768:	106d      	asrs	r5, r5, #1
 800576a:	d00b      	beq.n	8005784 <__pow5mult+0xa0>
 800576c:	6820      	ldr	r0, [r4, #0]
 800576e:	b938      	cbnz	r0, 8005780 <__pow5mult+0x9c>
 8005770:	4622      	mov	r2, r4
 8005772:	4621      	mov	r1, r4
 8005774:	4638      	mov	r0, r7
 8005776:	f7ff ff13 	bl	80055a0 <__multiply>
 800577a:	6020      	str	r0, [r4, #0]
 800577c:	f8c0 9000 	str.w	r9, [r0]
 8005780:	4604      	mov	r4, r0
 8005782:	e7e4      	b.n	800574e <__pow5mult+0x6a>
 8005784:	4630      	mov	r0, r6
 8005786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800578a:	bf00      	nop
 800578c:	0800661c 	.word	0x0800661c
 8005790:	080064eb 	.word	0x080064eb
 8005794:	0800656b 	.word	0x0800656b

08005798 <__lshift>:
 8005798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800579c:	460c      	mov	r4, r1
 800579e:	4607      	mov	r7, r0
 80057a0:	4691      	mov	r9, r2
 80057a2:	6923      	ldr	r3, [r4, #16]
 80057a4:	6849      	ldr	r1, [r1, #4]
 80057a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80057aa:	68a3      	ldr	r3, [r4, #8]
 80057ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80057b0:	f108 0601 	add.w	r6, r8, #1
 80057b4:	42b3      	cmp	r3, r6
 80057b6:	db0b      	blt.n	80057d0 <__lshift+0x38>
 80057b8:	4638      	mov	r0, r7
 80057ba:	f7ff fde7 	bl	800538c <_Balloc>
 80057be:	4605      	mov	r5, r0
 80057c0:	b948      	cbnz	r0, 80057d6 <__lshift+0x3e>
 80057c2:	4602      	mov	r2, r0
 80057c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80057c8:	4b27      	ldr	r3, [pc, #156]	@ (8005868 <__lshift+0xd0>)
 80057ca:	4828      	ldr	r0, [pc, #160]	@ (800586c <__lshift+0xd4>)
 80057cc:	f000 fc14 	bl	8005ff8 <__assert_func>
 80057d0:	3101      	adds	r1, #1
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	e7ee      	b.n	80057b4 <__lshift+0x1c>
 80057d6:	2300      	movs	r3, #0
 80057d8:	f100 0114 	add.w	r1, r0, #20
 80057dc:	f100 0210 	add.w	r2, r0, #16
 80057e0:	4618      	mov	r0, r3
 80057e2:	4553      	cmp	r3, sl
 80057e4:	db33      	blt.n	800584e <__lshift+0xb6>
 80057e6:	6920      	ldr	r0, [r4, #16]
 80057e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80057ec:	f104 0314 	add.w	r3, r4, #20
 80057f0:	f019 091f 	ands.w	r9, r9, #31
 80057f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80057f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80057fc:	d02b      	beq.n	8005856 <__lshift+0xbe>
 80057fe:	468a      	mov	sl, r1
 8005800:	2200      	movs	r2, #0
 8005802:	f1c9 0e20 	rsb	lr, r9, #32
 8005806:	6818      	ldr	r0, [r3, #0]
 8005808:	fa00 f009 	lsl.w	r0, r0, r9
 800580c:	4310      	orrs	r0, r2
 800580e:	f84a 0b04 	str.w	r0, [sl], #4
 8005812:	f853 2b04 	ldr.w	r2, [r3], #4
 8005816:	459c      	cmp	ip, r3
 8005818:	fa22 f20e 	lsr.w	r2, r2, lr
 800581c:	d8f3      	bhi.n	8005806 <__lshift+0x6e>
 800581e:	ebac 0304 	sub.w	r3, ip, r4
 8005822:	3b15      	subs	r3, #21
 8005824:	f023 0303 	bic.w	r3, r3, #3
 8005828:	3304      	adds	r3, #4
 800582a:	f104 0015 	add.w	r0, r4, #21
 800582e:	4560      	cmp	r0, ip
 8005830:	bf88      	it	hi
 8005832:	2304      	movhi	r3, #4
 8005834:	50ca      	str	r2, [r1, r3]
 8005836:	b10a      	cbz	r2, 800583c <__lshift+0xa4>
 8005838:	f108 0602 	add.w	r6, r8, #2
 800583c:	3e01      	subs	r6, #1
 800583e:	4638      	mov	r0, r7
 8005840:	4621      	mov	r1, r4
 8005842:	612e      	str	r6, [r5, #16]
 8005844:	f7ff fde2 	bl	800540c <_Bfree>
 8005848:	4628      	mov	r0, r5
 800584a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800584e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005852:	3301      	adds	r3, #1
 8005854:	e7c5      	b.n	80057e2 <__lshift+0x4a>
 8005856:	3904      	subs	r1, #4
 8005858:	f853 2b04 	ldr.w	r2, [r3], #4
 800585c:	459c      	cmp	ip, r3
 800585e:	f841 2f04 	str.w	r2, [r1, #4]!
 8005862:	d8f9      	bhi.n	8005858 <__lshift+0xc0>
 8005864:	e7ea      	b.n	800583c <__lshift+0xa4>
 8005866:	bf00      	nop
 8005868:	0800655a 	.word	0x0800655a
 800586c:	0800656b 	.word	0x0800656b

08005870 <__mcmp>:
 8005870:	4603      	mov	r3, r0
 8005872:	690a      	ldr	r2, [r1, #16]
 8005874:	6900      	ldr	r0, [r0, #16]
 8005876:	b530      	push	{r4, r5, lr}
 8005878:	1a80      	subs	r0, r0, r2
 800587a:	d10e      	bne.n	800589a <__mcmp+0x2a>
 800587c:	3314      	adds	r3, #20
 800587e:	3114      	adds	r1, #20
 8005880:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005884:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005888:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800588c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005890:	4295      	cmp	r5, r2
 8005892:	d003      	beq.n	800589c <__mcmp+0x2c>
 8005894:	d205      	bcs.n	80058a2 <__mcmp+0x32>
 8005896:	f04f 30ff 	mov.w	r0, #4294967295
 800589a:	bd30      	pop	{r4, r5, pc}
 800589c:	42a3      	cmp	r3, r4
 800589e:	d3f3      	bcc.n	8005888 <__mcmp+0x18>
 80058a0:	e7fb      	b.n	800589a <__mcmp+0x2a>
 80058a2:	2001      	movs	r0, #1
 80058a4:	e7f9      	b.n	800589a <__mcmp+0x2a>
	...

080058a8 <__mdiff>:
 80058a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ac:	4689      	mov	r9, r1
 80058ae:	4606      	mov	r6, r0
 80058b0:	4611      	mov	r1, r2
 80058b2:	4648      	mov	r0, r9
 80058b4:	4614      	mov	r4, r2
 80058b6:	f7ff ffdb 	bl	8005870 <__mcmp>
 80058ba:	1e05      	subs	r5, r0, #0
 80058bc:	d112      	bne.n	80058e4 <__mdiff+0x3c>
 80058be:	4629      	mov	r1, r5
 80058c0:	4630      	mov	r0, r6
 80058c2:	f7ff fd63 	bl	800538c <_Balloc>
 80058c6:	4602      	mov	r2, r0
 80058c8:	b928      	cbnz	r0, 80058d6 <__mdiff+0x2e>
 80058ca:	f240 2137 	movw	r1, #567	@ 0x237
 80058ce:	4b3e      	ldr	r3, [pc, #248]	@ (80059c8 <__mdiff+0x120>)
 80058d0:	483e      	ldr	r0, [pc, #248]	@ (80059cc <__mdiff+0x124>)
 80058d2:	f000 fb91 	bl	8005ff8 <__assert_func>
 80058d6:	2301      	movs	r3, #1
 80058d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80058dc:	4610      	mov	r0, r2
 80058de:	b003      	add	sp, #12
 80058e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058e4:	bfbc      	itt	lt
 80058e6:	464b      	movlt	r3, r9
 80058e8:	46a1      	movlt	r9, r4
 80058ea:	4630      	mov	r0, r6
 80058ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80058f0:	bfba      	itte	lt
 80058f2:	461c      	movlt	r4, r3
 80058f4:	2501      	movlt	r5, #1
 80058f6:	2500      	movge	r5, #0
 80058f8:	f7ff fd48 	bl	800538c <_Balloc>
 80058fc:	4602      	mov	r2, r0
 80058fe:	b918      	cbnz	r0, 8005908 <__mdiff+0x60>
 8005900:	f240 2145 	movw	r1, #581	@ 0x245
 8005904:	4b30      	ldr	r3, [pc, #192]	@ (80059c8 <__mdiff+0x120>)
 8005906:	e7e3      	b.n	80058d0 <__mdiff+0x28>
 8005908:	f100 0b14 	add.w	fp, r0, #20
 800590c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005910:	f109 0310 	add.w	r3, r9, #16
 8005914:	60c5      	str	r5, [r0, #12]
 8005916:	f04f 0c00 	mov.w	ip, #0
 800591a:	f109 0514 	add.w	r5, r9, #20
 800591e:	46d9      	mov	r9, fp
 8005920:	6926      	ldr	r6, [r4, #16]
 8005922:	f104 0e14 	add.w	lr, r4, #20
 8005926:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800592a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800592e:	9301      	str	r3, [sp, #4]
 8005930:	9b01      	ldr	r3, [sp, #4]
 8005932:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005936:	f853 af04 	ldr.w	sl, [r3, #4]!
 800593a:	b281      	uxth	r1, r0
 800593c:	9301      	str	r3, [sp, #4]
 800593e:	fa1f f38a 	uxth.w	r3, sl
 8005942:	1a5b      	subs	r3, r3, r1
 8005944:	0c00      	lsrs	r0, r0, #16
 8005946:	4463      	add	r3, ip
 8005948:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800594c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005950:	b29b      	uxth	r3, r3
 8005952:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005956:	4576      	cmp	r6, lr
 8005958:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800595c:	f849 3b04 	str.w	r3, [r9], #4
 8005960:	d8e6      	bhi.n	8005930 <__mdiff+0x88>
 8005962:	1b33      	subs	r3, r6, r4
 8005964:	3b15      	subs	r3, #21
 8005966:	f023 0303 	bic.w	r3, r3, #3
 800596a:	3415      	adds	r4, #21
 800596c:	3304      	adds	r3, #4
 800596e:	42a6      	cmp	r6, r4
 8005970:	bf38      	it	cc
 8005972:	2304      	movcc	r3, #4
 8005974:	441d      	add	r5, r3
 8005976:	445b      	add	r3, fp
 8005978:	461e      	mov	r6, r3
 800597a:	462c      	mov	r4, r5
 800597c:	4544      	cmp	r4, r8
 800597e:	d30e      	bcc.n	800599e <__mdiff+0xf6>
 8005980:	f108 0103 	add.w	r1, r8, #3
 8005984:	1b49      	subs	r1, r1, r5
 8005986:	f021 0103 	bic.w	r1, r1, #3
 800598a:	3d03      	subs	r5, #3
 800598c:	45a8      	cmp	r8, r5
 800598e:	bf38      	it	cc
 8005990:	2100      	movcc	r1, #0
 8005992:	440b      	add	r3, r1
 8005994:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005998:	b199      	cbz	r1, 80059c2 <__mdiff+0x11a>
 800599a:	6117      	str	r7, [r2, #16]
 800599c:	e79e      	b.n	80058dc <__mdiff+0x34>
 800599e:	46e6      	mov	lr, ip
 80059a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80059a4:	fa1f fc81 	uxth.w	ip, r1
 80059a8:	44f4      	add	ip, lr
 80059aa:	0c08      	lsrs	r0, r1, #16
 80059ac:	4471      	add	r1, lr
 80059ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80059b2:	b289      	uxth	r1, r1
 80059b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80059b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80059bc:	f846 1b04 	str.w	r1, [r6], #4
 80059c0:	e7dc      	b.n	800597c <__mdiff+0xd4>
 80059c2:	3f01      	subs	r7, #1
 80059c4:	e7e6      	b.n	8005994 <__mdiff+0xec>
 80059c6:	bf00      	nop
 80059c8:	0800655a 	.word	0x0800655a
 80059cc:	0800656b 	.word	0x0800656b

080059d0 <__d2b>:
 80059d0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80059d4:	2101      	movs	r1, #1
 80059d6:	4690      	mov	r8, r2
 80059d8:	4699      	mov	r9, r3
 80059da:	9e08      	ldr	r6, [sp, #32]
 80059dc:	f7ff fcd6 	bl	800538c <_Balloc>
 80059e0:	4604      	mov	r4, r0
 80059e2:	b930      	cbnz	r0, 80059f2 <__d2b+0x22>
 80059e4:	4602      	mov	r2, r0
 80059e6:	f240 310f 	movw	r1, #783	@ 0x30f
 80059ea:	4b23      	ldr	r3, [pc, #140]	@ (8005a78 <__d2b+0xa8>)
 80059ec:	4823      	ldr	r0, [pc, #140]	@ (8005a7c <__d2b+0xac>)
 80059ee:	f000 fb03 	bl	8005ff8 <__assert_func>
 80059f2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80059f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80059fa:	b10d      	cbz	r5, 8005a00 <__d2b+0x30>
 80059fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a00:	9301      	str	r3, [sp, #4]
 8005a02:	f1b8 0300 	subs.w	r3, r8, #0
 8005a06:	d024      	beq.n	8005a52 <__d2b+0x82>
 8005a08:	4668      	mov	r0, sp
 8005a0a:	9300      	str	r3, [sp, #0]
 8005a0c:	f7ff fd85 	bl	800551a <__lo0bits>
 8005a10:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005a14:	b1d8      	cbz	r0, 8005a4e <__d2b+0x7e>
 8005a16:	f1c0 0320 	rsb	r3, r0, #32
 8005a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1e:	430b      	orrs	r3, r1
 8005a20:	40c2      	lsrs	r2, r0
 8005a22:	6163      	str	r3, [r4, #20]
 8005a24:	9201      	str	r2, [sp, #4]
 8005a26:	9b01      	ldr	r3, [sp, #4]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	bf0c      	ite	eq
 8005a2c:	2201      	moveq	r2, #1
 8005a2e:	2202      	movne	r2, #2
 8005a30:	61a3      	str	r3, [r4, #24]
 8005a32:	6122      	str	r2, [r4, #16]
 8005a34:	b1ad      	cbz	r5, 8005a62 <__d2b+0x92>
 8005a36:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005a3a:	4405      	add	r5, r0
 8005a3c:	6035      	str	r5, [r6, #0]
 8005a3e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005a42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a44:	6018      	str	r0, [r3, #0]
 8005a46:	4620      	mov	r0, r4
 8005a48:	b002      	add	sp, #8
 8005a4a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005a4e:	6161      	str	r1, [r4, #20]
 8005a50:	e7e9      	b.n	8005a26 <__d2b+0x56>
 8005a52:	a801      	add	r0, sp, #4
 8005a54:	f7ff fd61 	bl	800551a <__lo0bits>
 8005a58:	9b01      	ldr	r3, [sp, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	6163      	str	r3, [r4, #20]
 8005a5e:	3020      	adds	r0, #32
 8005a60:	e7e7      	b.n	8005a32 <__d2b+0x62>
 8005a62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005a66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005a6a:	6030      	str	r0, [r6, #0]
 8005a6c:	6918      	ldr	r0, [r3, #16]
 8005a6e:	f7ff fd35 	bl	80054dc <__hi0bits>
 8005a72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005a76:	e7e4      	b.n	8005a42 <__d2b+0x72>
 8005a78:	0800655a 	.word	0x0800655a
 8005a7c:	0800656b 	.word	0x0800656b

08005a80 <__ssputs_r>:
 8005a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a84:	461f      	mov	r7, r3
 8005a86:	688e      	ldr	r6, [r1, #8]
 8005a88:	4682      	mov	sl, r0
 8005a8a:	42be      	cmp	r6, r7
 8005a8c:	460c      	mov	r4, r1
 8005a8e:	4690      	mov	r8, r2
 8005a90:	680b      	ldr	r3, [r1, #0]
 8005a92:	d82d      	bhi.n	8005af0 <__ssputs_r+0x70>
 8005a94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005a9c:	d026      	beq.n	8005aec <__ssputs_r+0x6c>
 8005a9e:	6965      	ldr	r5, [r4, #20]
 8005aa0:	6909      	ldr	r1, [r1, #16]
 8005aa2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005aa6:	eba3 0901 	sub.w	r9, r3, r1
 8005aaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005aae:	1c7b      	adds	r3, r7, #1
 8005ab0:	444b      	add	r3, r9
 8005ab2:	106d      	asrs	r5, r5, #1
 8005ab4:	429d      	cmp	r5, r3
 8005ab6:	bf38      	it	cc
 8005ab8:	461d      	movcc	r5, r3
 8005aba:	0553      	lsls	r3, r2, #21
 8005abc:	d527      	bpl.n	8005b0e <__ssputs_r+0x8e>
 8005abe:	4629      	mov	r1, r5
 8005ac0:	f7ff fbd8 	bl	8005274 <_malloc_r>
 8005ac4:	4606      	mov	r6, r0
 8005ac6:	b360      	cbz	r0, 8005b22 <__ssputs_r+0xa2>
 8005ac8:	464a      	mov	r2, r9
 8005aca:	6921      	ldr	r1, [r4, #16]
 8005acc:	f000 fa86 	bl	8005fdc <memcpy>
 8005ad0:	89a3      	ldrh	r3, [r4, #12]
 8005ad2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005ad6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ada:	81a3      	strh	r3, [r4, #12]
 8005adc:	6126      	str	r6, [r4, #16]
 8005ade:	444e      	add	r6, r9
 8005ae0:	6026      	str	r6, [r4, #0]
 8005ae2:	463e      	mov	r6, r7
 8005ae4:	6165      	str	r5, [r4, #20]
 8005ae6:	eba5 0509 	sub.w	r5, r5, r9
 8005aea:	60a5      	str	r5, [r4, #8]
 8005aec:	42be      	cmp	r6, r7
 8005aee:	d900      	bls.n	8005af2 <__ssputs_r+0x72>
 8005af0:	463e      	mov	r6, r7
 8005af2:	4632      	mov	r2, r6
 8005af4:	4641      	mov	r1, r8
 8005af6:	6820      	ldr	r0, [r4, #0]
 8005af8:	f000 fa23 	bl	8005f42 <memmove>
 8005afc:	2000      	movs	r0, #0
 8005afe:	68a3      	ldr	r3, [r4, #8]
 8005b00:	1b9b      	subs	r3, r3, r6
 8005b02:	60a3      	str	r3, [r4, #8]
 8005b04:	6823      	ldr	r3, [r4, #0]
 8005b06:	4433      	add	r3, r6
 8005b08:	6023      	str	r3, [r4, #0]
 8005b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b0e:	462a      	mov	r2, r5
 8005b10:	f000 fab6 	bl	8006080 <_realloc_r>
 8005b14:	4606      	mov	r6, r0
 8005b16:	2800      	cmp	r0, #0
 8005b18:	d1e0      	bne.n	8005adc <__ssputs_r+0x5c>
 8005b1a:	4650      	mov	r0, sl
 8005b1c:	6921      	ldr	r1, [r4, #16]
 8005b1e:	f7ff fb37 	bl	8005190 <_free_r>
 8005b22:	230c      	movs	r3, #12
 8005b24:	f8ca 3000 	str.w	r3, [sl]
 8005b28:	89a3      	ldrh	r3, [r4, #12]
 8005b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b32:	81a3      	strh	r3, [r4, #12]
 8005b34:	e7e9      	b.n	8005b0a <__ssputs_r+0x8a>
	...

08005b38 <_svfiprintf_r>:
 8005b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3c:	4698      	mov	r8, r3
 8005b3e:	898b      	ldrh	r3, [r1, #12]
 8005b40:	4607      	mov	r7, r0
 8005b42:	061b      	lsls	r3, r3, #24
 8005b44:	460d      	mov	r5, r1
 8005b46:	4614      	mov	r4, r2
 8005b48:	b09d      	sub	sp, #116	@ 0x74
 8005b4a:	d510      	bpl.n	8005b6e <_svfiprintf_r+0x36>
 8005b4c:	690b      	ldr	r3, [r1, #16]
 8005b4e:	b973      	cbnz	r3, 8005b6e <_svfiprintf_r+0x36>
 8005b50:	2140      	movs	r1, #64	@ 0x40
 8005b52:	f7ff fb8f 	bl	8005274 <_malloc_r>
 8005b56:	6028      	str	r0, [r5, #0]
 8005b58:	6128      	str	r0, [r5, #16]
 8005b5a:	b930      	cbnz	r0, 8005b6a <_svfiprintf_r+0x32>
 8005b5c:	230c      	movs	r3, #12
 8005b5e:	603b      	str	r3, [r7, #0]
 8005b60:	f04f 30ff 	mov.w	r0, #4294967295
 8005b64:	b01d      	add	sp, #116	@ 0x74
 8005b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b6a:	2340      	movs	r3, #64	@ 0x40
 8005b6c:	616b      	str	r3, [r5, #20]
 8005b6e:	2300      	movs	r3, #0
 8005b70:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b72:	2320      	movs	r3, #32
 8005b74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b78:	2330      	movs	r3, #48	@ 0x30
 8005b7a:	f04f 0901 	mov.w	r9, #1
 8005b7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b82:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005d1c <_svfiprintf_r+0x1e4>
 8005b86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b8a:	4623      	mov	r3, r4
 8005b8c:	469a      	mov	sl, r3
 8005b8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b92:	b10a      	cbz	r2, 8005b98 <_svfiprintf_r+0x60>
 8005b94:	2a25      	cmp	r2, #37	@ 0x25
 8005b96:	d1f9      	bne.n	8005b8c <_svfiprintf_r+0x54>
 8005b98:	ebba 0b04 	subs.w	fp, sl, r4
 8005b9c:	d00b      	beq.n	8005bb6 <_svfiprintf_r+0x7e>
 8005b9e:	465b      	mov	r3, fp
 8005ba0:	4622      	mov	r2, r4
 8005ba2:	4629      	mov	r1, r5
 8005ba4:	4638      	mov	r0, r7
 8005ba6:	f7ff ff6b 	bl	8005a80 <__ssputs_r>
 8005baa:	3001      	adds	r0, #1
 8005bac:	f000 80a7 	beq.w	8005cfe <_svfiprintf_r+0x1c6>
 8005bb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bb2:	445a      	add	r2, fp
 8005bb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bb6:	f89a 3000 	ldrb.w	r3, [sl]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f000 809f 	beq.w	8005cfe <_svfiprintf_r+0x1c6>
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bca:	f10a 0a01 	add.w	sl, sl, #1
 8005bce:	9304      	str	r3, [sp, #16]
 8005bd0:	9307      	str	r3, [sp, #28]
 8005bd2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bd6:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bd8:	4654      	mov	r4, sl
 8005bda:	2205      	movs	r2, #5
 8005bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005be0:	484e      	ldr	r0, [pc, #312]	@ (8005d1c <_svfiprintf_r+0x1e4>)
 8005be2:	f7fe fc6a 	bl	80044ba <memchr>
 8005be6:	9a04      	ldr	r2, [sp, #16]
 8005be8:	b9d8      	cbnz	r0, 8005c22 <_svfiprintf_r+0xea>
 8005bea:	06d0      	lsls	r0, r2, #27
 8005bec:	bf44      	itt	mi
 8005bee:	2320      	movmi	r3, #32
 8005bf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bf4:	0711      	lsls	r1, r2, #28
 8005bf6:	bf44      	itt	mi
 8005bf8:	232b      	movmi	r3, #43	@ 0x2b
 8005bfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bfe:	f89a 3000 	ldrb.w	r3, [sl]
 8005c02:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c04:	d015      	beq.n	8005c32 <_svfiprintf_r+0xfa>
 8005c06:	4654      	mov	r4, sl
 8005c08:	2000      	movs	r0, #0
 8005c0a:	f04f 0c0a 	mov.w	ip, #10
 8005c0e:	9a07      	ldr	r2, [sp, #28]
 8005c10:	4621      	mov	r1, r4
 8005c12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c16:	3b30      	subs	r3, #48	@ 0x30
 8005c18:	2b09      	cmp	r3, #9
 8005c1a:	d94b      	bls.n	8005cb4 <_svfiprintf_r+0x17c>
 8005c1c:	b1b0      	cbz	r0, 8005c4c <_svfiprintf_r+0x114>
 8005c1e:	9207      	str	r2, [sp, #28]
 8005c20:	e014      	b.n	8005c4c <_svfiprintf_r+0x114>
 8005c22:	eba0 0308 	sub.w	r3, r0, r8
 8005c26:	fa09 f303 	lsl.w	r3, r9, r3
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	46a2      	mov	sl, r4
 8005c2e:	9304      	str	r3, [sp, #16]
 8005c30:	e7d2      	b.n	8005bd8 <_svfiprintf_r+0xa0>
 8005c32:	9b03      	ldr	r3, [sp, #12]
 8005c34:	1d19      	adds	r1, r3, #4
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	9103      	str	r1, [sp, #12]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	bfbb      	ittet	lt
 8005c3e:	425b      	neglt	r3, r3
 8005c40:	f042 0202 	orrlt.w	r2, r2, #2
 8005c44:	9307      	strge	r3, [sp, #28]
 8005c46:	9307      	strlt	r3, [sp, #28]
 8005c48:	bfb8      	it	lt
 8005c4a:	9204      	strlt	r2, [sp, #16]
 8005c4c:	7823      	ldrb	r3, [r4, #0]
 8005c4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c50:	d10a      	bne.n	8005c68 <_svfiprintf_r+0x130>
 8005c52:	7863      	ldrb	r3, [r4, #1]
 8005c54:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c56:	d132      	bne.n	8005cbe <_svfiprintf_r+0x186>
 8005c58:	9b03      	ldr	r3, [sp, #12]
 8005c5a:	3402      	adds	r4, #2
 8005c5c:	1d1a      	adds	r2, r3, #4
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	9203      	str	r2, [sp, #12]
 8005c62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c66:	9305      	str	r3, [sp, #20]
 8005c68:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005d20 <_svfiprintf_r+0x1e8>
 8005c6c:	2203      	movs	r2, #3
 8005c6e:	4650      	mov	r0, sl
 8005c70:	7821      	ldrb	r1, [r4, #0]
 8005c72:	f7fe fc22 	bl	80044ba <memchr>
 8005c76:	b138      	cbz	r0, 8005c88 <_svfiprintf_r+0x150>
 8005c78:	2240      	movs	r2, #64	@ 0x40
 8005c7a:	9b04      	ldr	r3, [sp, #16]
 8005c7c:	eba0 000a 	sub.w	r0, r0, sl
 8005c80:	4082      	lsls	r2, r0
 8005c82:	4313      	orrs	r3, r2
 8005c84:	3401      	adds	r4, #1
 8005c86:	9304      	str	r3, [sp, #16]
 8005c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c8c:	2206      	movs	r2, #6
 8005c8e:	4825      	ldr	r0, [pc, #148]	@ (8005d24 <_svfiprintf_r+0x1ec>)
 8005c90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c94:	f7fe fc11 	bl	80044ba <memchr>
 8005c98:	2800      	cmp	r0, #0
 8005c9a:	d036      	beq.n	8005d0a <_svfiprintf_r+0x1d2>
 8005c9c:	4b22      	ldr	r3, [pc, #136]	@ (8005d28 <_svfiprintf_r+0x1f0>)
 8005c9e:	bb1b      	cbnz	r3, 8005ce8 <_svfiprintf_r+0x1b0>
 8005ca0:	9b03      	ldr	r3, [sp, #12]
 8005ca2:	3307      	adds	r3, #7
 8005ca4:	f023 0307 	bic.w	r3, r3, #7
 8005ca8:	3308      	adds	r3, #8
 8005caa:	9303      	str	r3, [sp, #12]
 8005cac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cae:	4433      	add	r3, r6
 8005cb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cb2:	e76a      	b.n	8005b8a <_svfiprintf_r+0x52>
 8005cb4:	460c      	mov	r4, r1
 8005cb6:	2001      	movs	r0, #1
 8005cb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cbc:	e7a8      	b.n	8005c10 <_svfiprintf_r+0xd8>
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	f04f 0c0a 	mov.w	ip, #10
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	3401      	adds	r4, #1
 8005cc8:	9305      	str	r3, [sp, #20]
 8005cca:	4620      	mov	r0, r4
 8005ccc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cd0:	3a30      	subs	r2, #48	@ 0x30
 8005cd2:	2a09      	cmp	r2, #9
 8005cd4:	d903      	bls.n	8005cde <_svfiprintf_r+0x1a6>
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d0c6      	beq.n	8005c68 <_svfiprintf_r+0x130>
 8005cda:	9105      	str	r1, [sp, #20]
 8005cdc:	e7c4      	b.n	8005c68 <_svfiprintf_r+0x130>
 8005cde:	4604      	mov	r4, r0
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ce6:	e7f0      	b.n	8005cca <_svfiprintf_r+0x192>
 8005ce8:	ab03      	add	r3, sp, #12
 8005cea:	9300      	str	r3, [sp, #0]
 8005cec:	462a      	mov	r2, r5
 8005cee:	4638      	mov	r0, r7
 8005cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8005d2c <_svfiprintf_r+0x1f4>)
 8005cf2:	a904      	add	r1, sp, #16
 8005cf4:	f7fd fd8c 	bl	8003810 <_printf_float>
 8005cf8:	1c42      	adds	r2, r0, #1
 8005cfa:	4606      	mov	r6, r0
 8005cfc:	d1d6      	bne.n	8005cac <_svfiprintf_r+0x174>
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	065b      	lsls	r3, r3, #25
 8005d02:	f53f af2d 	bmi.w	8005b60 <_svfiprintf_r+0x28>
 8005d06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d08:	e72c      	b.n	8005b64 <_svfiprintf_r+0x2c>
 8005d0a:	ab03      	add	r3, sp, #12
 8005d0c:	9300      	str	r3, [sp, #0]
 8005d0e:	462a      	mov	r2, r5
 8005d10:	4638      	mov	r0, r7
 8005d12:	4b06      	ldr	r3, [pc, #24]	@ (8005d2c <_svfiprintf_r+0x1f4>)
 8005d14:	a904      	add	r1, sp, #16
 8005d16:	f7fe f819 	bl	8003d4c <_printf_i>
 8005d1a:	e7ed      	b.n	8005cf8 <_svfiprintf_r+0x1c0>
 8005d1c:	080065c4 	.word	0x080065c4
 8005d20:	080065ca 	.word	0x080065ca
 8005d24:	080065ce 	.word	0x080065ce
 8005d28:	08003811 	.word	0x08003811
 8005d2c:	08005a81 	.word	0x08005a81

08005d30 <__sflush_r>:
 8005d30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d36:	0716      	lsls	r6, r2, #28
 8005d38:	4605      	mov	r5, r0
 8005d3a:	460c      	mov	r4, r1
 8005d3c:	d454      	bmi.n	8005de8 <__sflush_r+0xb8>
 8005d3e:	684b      	ldr	r3, [r1, #4]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	dc02      	bgt.n	8005d4a <__sflush_r+0x1a>
 8005d44:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	dd48      	ble.n	8005ddc <__sflush_r+0xac>
 8005d4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d4c:	2e00      	cmp	r6, #0
 8005d4e:	d045      	beq.n	8005ddc <__sflush_r+0xac>
 8005d50:	2300      	movs	r3, #0
 8005d52:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d56:	682f      	ldr	r7, [r5, #0]
 8005d58:	6a21      	ldr	r1, [r4, #32]
 8005d5a:	602b      	str	r3, [r5, #0]
 8005d5c:	d030      	beq.n	8005dc0 <__sflush_r+0x90>
 8005d5e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d60:	89a3      	ldrh	r3, [r4, #12]
 8005d62:	0759      	lsls	r1, r3, #29
 8005d64:	d505      	bpl.n	8005d72 <__sflush_r+0x42>
 8005d66:	6863      	ldr	r3, [r4, #4]
 8005d68:	1ad2      	subs	r2, r2, r3
 8005d6a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d6c:	b10b      	cbz	r3, 8005d72 <__sflush_r+0x42>
 8005d6e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d70:	1ad2      	subs	r2, r2, r3
 8005d72:	2300      	movs	r3, #0
 8005d74:	4628      	mov	r0, r5
 8005d76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d78:	6a21      	ldr	r1, [r4, #32]
 8005d7a:	47b0      	blx	r6
 8005d7c:	1c43      	adds	r3, r0, #1
 8005d7e:	89a3      	ldrh	r3, [r4, #12]
 8005d80:	d106      	bne.n	8005d90 <__sflush_r+0x60>
 8005d82:	6829      	ldr	r1, [r5, #0]
 8005d84:	291d      	cmp	r1, #29
 8005d86:	d82b      	bhi.n	8005de0 <__sflush_r+0xb0>
 8005d88:	4a28      	ldr	r2, [pc, #160]	@ (8005e2c <__sflush_r+0xfc>)
 8005d8a:	40ca      	lsrs	r2, r1
 8005d8c:	07d6      	lsls	r6, r2, #31
 8005d8e:	d527      	bpl.n	8005de0 <__sflush_r+0xb0>
 8005d90:	2200      	movs	r2, #0
 8005d92:	6062      	str	r2, [r4, #4]
 8005d94:	6922      	ldr	r2, [r4, #16]
 8005d96:	04d9      	lsls	r1, r3, #19
 8005d98:	6022      	str	r2, [r4, #0]
 8005d9a:	d504      	bpl.n	8005da6 <__sflush_r+0x76>
 8005d9c:	1c42      	adds	r2, r0, #1
 8005d9e:	d101      	bne.n	8005da4 <__sflush_r+0x74>
 8005da0:	682b      	ldr	r3, [r5, #0]
 8005da2:	b903      	cbnz	r3, 8005da6 <__sflush_r+0x76>
 8005da4:	6560      	str	r0, [r4, #84]	@ 0x54
 8005da6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005da8:	602f      	str	r7, [r5, #0]
 8005daa:	b1b9      	cbz	r1, 8005ddc <__sflush_r+0xac>
 8005dac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005db0:	4299      	cmp	r1, r3
 8005db2:	d002      	beq.n	8005dba <__sflush_r+0x8a>
 8005db4:	4628      	mov	r0, r5
 8005db6:	f7ff f9eb 	bl	8005190 <_free_r>
 8005dba:	2300      	movs	r3, #0
 8005dbc:	6363      	str	r3, [r4, #52]	@ 0x34
 8005dbe:	e00d      	b.n	8005ddc <__sflush_r+0xac>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	47b0      	blx	r6
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	1c50      	adds	r0, r2, #1
 8005dca:	d1c9      	bne.n	8005d60 <__sflush_r+0x30>
 8005dcc:	682b      	ldr	r3, [r5, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d0c6      	beq.n	8005d60 <__sflush_r+0x30>
 8005dd2:	2b1d      	cmp	r3, #29
 8005dd4:	d001      	beq.n	8005dda <__sflush_r+0xaa>
 8005dd6:	2b16      	cmp	r3, #22
 8005dd8:	d11d      	bne.n	8005e16 <__sflush_r+0xe6>
 8005dda:	602f      	str	r7, [r5, #0]
 8005ddc:	2000      	movs	r0, #0
 8005dde:	e021      	b.n	8005e24 <__sflush_r+0xf4>
 8005de0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005de4:	b21b      	sxth	r3, r3
 8005de6:	e01a      	b.n	8005e1e <__sflush_r+0xee>
 8005de8:	690f      	ldr	r7, [r1, #16]
 8005dea:	2f00      	cmp	r7, #0
 8005dec:	d0f6      	beq.n	8005ddc <__sflush_r+0xac>
 8005dee:	0793      	lsls	r3, r2, #30
 8005df0:	bf18      	it	ne
 8005df2:	2300      	movne	r3, #0
 8005df4:	680e      	ldr	r6, [r1, #0]
 8005df6:	bf08      	it	eq
 8005df8:	694b      	ldreq	r3, [r1, #20]
 8005dfa:	1bf6      	subs	r6, r6, r7
 8005dfc:	600f      	str	r7, [r1, #0]
 8005dfe:	608b      	str	r3, [r1, #8]
 8005e00:	2e00      	cmp	r6, #0
 8005e02:	ddeb      	ble.n	8005ddc <__sflush_r+0xac>
 8005e04:	4633      	mov	r3, r6
 8005e06:	463a      	mov	r2, r7
 8005e08:	4628      	mov	r0, r5
 8005e0a:	6a21      	ldr	r1, [r4, #32]
 8005e0c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005e10:	47e0      	blx	ip
 8005e12:	2800      	cmp	r0, #0
 8005e14:	dc07      	bgt.n	8005e26 <__sflush_r+0xf6>
 8005e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e22:	81a3      	strh	r3, [r4, #12]
 8005e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e26:	4407      	add	r7, r0
 8005e28:	1a36      	subs	r6, r6, r0
 8005e2a:	e7e9      	b.n	8005e00 <__sflush_r+0xd0>
 8005e2c:	20400001 	.word	0x20400001

08005e30 <_fflush_r>:
 8005e30:	b538      	push	{r3, r4, r5, lr}
 8005e32:	690b      	ldr	r3, [r1, #16]
 8005e34:	4605      	mov	r5, r0
 8005e36:	460c      	mov	r4, r1
 8005e38:	b913      	cbnz	r3, 8005e40 <_fflush_r+0x10>
 8005e3a:	2500      	movs	r5, #0
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	bd38      	pop	{r3, r4, r5, pc}
 8005e40:	b118      	cbz	r0, 8005e4a <_fflush_r+0x1a>
 8005e42:	6a03      	ldr	r3, [r0, #32]
 8005e44:	b90b      	cbnz	r3, 8005e4a <_fflush_r+0x1a>
 8005e46:	f7fe f92b 	bl	80040a0 <__sinit>
 8005e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0f3      	beq.n	8005e3a <_fflush_r+0xa>
 8005e52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e54:	07d0      	lsls	r0, r2, #31
 8005e56:	d404      	bmi.n	8005e62 <_fflush_r+0x32>
 8005e58:	0599      	lsls	r1, r3, #22
 8005e5a:	d402      	bmi.n	8005e62 <_fflush_r+0x32>
 8005e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e5e:	f7fe fb2a 	bl	80044b6 <__retarget_lock_acquire_recursive>
 8005e62:	4628      	mov	r0, r5
 8005e64:	4621      	mov	r1, r4
 8005e66:	f7ff ff63 	bl	8005d30 <__sflush_r>
 8005e6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e6c:	4605      	mov	r5, r0
 8005e6e:	07da      	lsls	r2, r3, #31
 8005e70:	d4e4      	bmi.n	8005e3c <_fflush_r+0xc>
 8005e72:	89a3      	ldrh	r3, [r4, #12]
 8005e74:	059b      	lsls	r3, r3, #22
 8005e76:	d4e1      	bmi.n	8005e3c <_fflush_r+0xc>
 8005e78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e7a:	f7fe fb1d 	bl	80044b8 <__retarget_lock_release_recursive>
 8005e7e:	e7dd      	b.n	8005e3c <_fflush_r+0xc>

08005e80 <__swhatbuf_r>:
 8005e80:	b570      	push	{r4, r5, r6, lr}
 8005e82:	460c      	mov	r4, r1
 8005e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e88:	4615      	mov	r5, r2
 8005e8a:	2900      	cmp	r1, #0
 8005e8c:	461e      	mov	r6, r3
 8005e8e:	b096      	sub	sp, #88	@ 0x58
 8005e90:	da0c      	bge.n	8005eac <__swhatbuf_r+0x2c>
 8005e92:	89a3      	ldrh	r3, [r4, #12]
 8005e94:	2100      	movs	r1, #0
 8005e96:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005e9a:	bf14      	ite	ne
 8005e9c:	2340      	movne	r3, #64	@ 0x40
 8005e9e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	6031      	str	r1, [r6, #0]
 8005ea6:	602b      	str	r3, [r5, #0]
 8005ea8:	b016      	add	sp, #88	@ 0x58
 8005eaa:	bd70      	pop	{r4, r5, r6, pc}
 8005eac:	466a      	mov	r2, sp
 8005eae:	f000 f863 	bl	8005f78 <_fstat_r>
 8005eb2:	2800      	cmp	r0, #0
 8005eb4:	dbed      	blt.n	8005e92 <__swhatbuf_r+0x12>
 8005eb6:	9901      	ldr	r1, [sp, #4]
 8005eb8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005ebc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005ec0:	4259      	negs	r1, r3
 8005ec2:	4159      	adcs	r1, r3
 8005ec4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ec8:	e7eb      	b.n	8005ea2 <__swhatbuf_r+0x22>

08005eca <__smakebuf_r>:
 8005eca:	898b      	ldrh	r3, [r1, #12]
 8005ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ece:	079d      	lsls	r5, r3, #30
 8005ed0:	4606      	mov	r6, r0
 8005ed2:	460c      	mov	r4, r1
 8005ed4:	d507      	bpl.n	8005ee6 <__smakebuf_r+0x1c>
 8005ed6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005eda:	6023      	str	r3, [r4, #0]
 8005edc:	6123      	str	r3, [r4, #16]
 8005ede:	2301      	movs	r3, #1
 8005ee0:	6163      	str	r3, [r4, #20]
 8005ee2:	b003      	add	sp, #12
 8005ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ee6:	466a      	mov	r2, sp
 8005ee8:	ab01      	add	r3, sp, #4
 8005eea:	f7ff ffc9 	bl	8005e80 <__swhatbuf_r>
 8005eee:	9f00      	ldr	r7, [sp, #0]
 8005ef0:	4605      	mov	r5, r0
 8005ef2:	4639      	mov	r1, r7
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	f7ff f9bd 	bl	8005274 <_malloc_r>
 8005efa:	b948      	cbnz	r0, 8005f10 <__smakebuf_r+0x46>
 8005efc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f00:	059a      	lsls	r2, r3, #22
 8005f02:	d4ee      	bmi.n	8005ee2 <__smakebuf_r+0x18>
 8005f04:	f023 0303 	bic.w	r3, r3, #3
 8005f08:	f043 0302 	orr.w	r3, r3, #2
 8005f0c:	81a3      	strh	r3, [r4, #12]
 8005f0e:	e7e2      	b.n	8005ed6 <__smakebuf_r+0xc>
 8005f10:	89a3      	ldrh	r3, [r4, #12]
 8005f12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005f16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f1a:	81a3      	strh	r3, [r4, #12]
 8005f1c:	9b01      	ldr	r3, [sp, #4]
 8005f1e:	6020      	str	r0, [r4, #0]
 8005f20:	b15b      	cbz	r3, 8005f3a <__smakebuf_r+0x70>
 8005f22:	4630      	mov	r0, r6
 8005f24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f28:	f000 f838 	bl	8005f9c <_isatty_r>
 8005f2c:	b128      	cbz	r0, 8005f3a <__smakebuf_r+0x70>
 8005f2e:	89a3      	ldrh	r3, [r4, #12]
 8005f30:	f023 0303 	bic.w	r3, r3, #3
 8005f34:	f043 0301 	orr.w	r3, r3, #1
 8005f38:	81a3      	strh	r3, [r4, #12]
 8005f3a:	89a3      	ldrh	r3, [r4, #12]
 8005f3c:	431d      	orrs	r5, r3
 8005f3e:	81a5      	strh	r5, [r4, #12]
 8005f40:	e7cf      	b.n	8005ee2 <__smakebuf_r+0x18>

08005f42 <memmove>:
 8005f42:	4288      	cmp	r0, r1
 8005f44:	b510      	push	{r4, lr}
 8005f46:	eb01 0402 	add.w	r4, r1, r2
 8005f4a:	d902      	bls.n	8005f52 <memmove+0x10>
 8005f4c:	4284      	cmp	r4, r0
 8005f4e:	4623      	mov	r3, r4
 8005f50:	d807      	bhi.n	8005f62 <memmove+0x20>
 8005f52:	1e43      	subs	r3, r0, #1
 8005f54:	42a1      	cmp	r1, r4
 8005f56:	d008      	beq.n	8005f6a <memmove+0x28>
 8005f58:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f5c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f60:	e7f8      	b.n	8005f54 <memmove+0x12>
 8005f62:	4601      	mov	r1, r0
 8005f64:	4402      	add	r2, r0
 8005f66:	428a      	cmp	r2, r1
 8005f68:	d100      	bne.n	8005f6c <memmove+0x2a>
 8005f6a:	bd10      	pop	{r4, pc}
 8005f6c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f70:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f74:	e7f7      	b.n	8005f66 <memmove+0x24>
	...

08005f78 <_fstat_r>:
 8005f78:	b538      	push	{r3, r4, r5, lr}
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	4d06      	ldr	r5, [pc, #24]	@ (8005f98 <_fstat_r+0x20>)
 8005f7e:	4604      	mov	r4, r0
 8005f80:	4608      	mov	r0, r1
 8005f82:	4611      	mov	r1, r2
 8005f84:	602b      	str	r3, [r5, #0]
 8005f86:	f7fb f97d 	bl	8001284 <_fstat>
 8005f8a:	1c43      	adds	r3, r0, #1
 8005f8c:	d102      	bne.n	8005f94 <_fstat_r+0x1c>
 8005f8e:	682b      	ldr	r3, [r5, #0]
 8005f90:	b103      	cbz	r3, 8005f94 <_fstat_r+0x1c>
 8005f92:	6023      	str	r3, [r4, #0]
 8005f94:	bd38      	pop	{r3, r4, r5, pc}
 8005f96:	bf00      	nop
 8005f98:	20000408 	.word	0x20000408

08005f9c <_isatty_r>:
 8005f9c:	b538      	push	{r3, r4, r5, lr}
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	4d05      	ldr	r5, [pc, #20]	@ (8005fb8 <_isatty_r+0x1c>)
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	4608      	mov	r0, r1
 8005fa6:	602b      	str	r3, [r5, #0]
 8005fa8:	f7fb f97b 	bl	80012a2 <_isatty>
 8005fac:	1c43      	adds	r3, r0, #1
 8005fae:	d102      	bne.n	8005fb6 <_isatty_r+0x1a>
 8005fb0:	682b      	ldr	r3, [r5, #0]
 8005fb2:	b103      	cbz	r3, 8005fb6 <_isatty_r+0x1a>
 8005fb4:	6023      	str	r3, [r4, #0]
 8005fb6:	bd38      	pop	{r3, r4, r5, pc}
 8005fb8:	20000408 	.word	0x20000408

08005fbc <_sbrk_r>:
 8005fbc:	b538      	push	{r3, r4, r5, lr}
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	4d05      	ldr	r5, [pc, #20]	@ (8005fd8 <_sbrk_r+0x1c>)
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	4608      	mov	r0, r1
 8005fc6:	602b      	str	r3, [r5, #0]
 8005fc8:	f7fb f982 	bl	80012d0 <_sbrk>
 8005fcc:	1c43      	adds	r3, r0, #1
 8005fce:	d102      	bne.n	8005fd6 <_sbrk_r+0x1a>
 8005fd0:	682b      	ldr	r3, [r5, #0]
 8005fd2:	b103      	cbz	r3, 8005fd6 <_sbrk_r+0x1a>
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	20000408 	.word	0x20000408

08005fdc <memcpy>:
 8005fdc:	440a      	add	r2, r1
 8005fde:	4291      	cmp	r1, r2
 8005fe0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fe4:	d100      	bne.n	8005fe8 <memcpy+0xc>
 8005fe6:	4770      	bx	lr
 8005fe8:	b510      	push	{r4, lr}
 8005fea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fee:	4291      	cmp	r1, r2
 8005ff0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ff4:	d1f9      	bne.n	8005fea <memcpy+0xe>
 8005ff6:	bd10      	pop	{r4, pc}

08005ff8 <__assert_func>:
 8005ff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005ffa:	4614      	mov	r4, r2
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	4b09      	ldr	r3, [pc, #36]	@ (8006024 <__assert_func+0x2c>)
 8006000:	4605      	mov	r5, r0
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68d8      	ldr	r0, [r3, #12]
 8006006:	b14c      	cbz	r4, 800601c <__assert_func+0x24>
 8006008:	4b07      	ldr	r3, [pc, #28]	@ (8006028 <__assert_func+0x30>)
 800600a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800600e:	9100      	str	r1, [sp, #0]
 8006010:	462b      	mov	r3, r5
 8006012:	4906      	ldr	r1, [pc, #24]	@ (800602c <__assert_func+0x34>)
 8006014:	f000 f870 	bl	80060f8 <fiprintf>
 8006018:	f000 f880 	bl	800611c <abort>
 800601c:	4b04      	ldr	r3, [pc, #16]	@ (8006030 <__assert_func+0x38>)
 800601e:	461c      	mov	r4, r3
 8006020:	e7f3      	b.n	800600a <__assert_func+0x12>
 8006022:	bf00      	nop
 8006024:	20000018 	.word	0x20000018
 8006028:	080065df 	.word	0x080065df
 800602c:	080065ec 	.word	0x080065ec
 8006030:	0800661a 	.word	0x0800661a

08006034 <_calloc_r>:
 8006034:	b570      	push	{r4, r5, r6, lr}
 8006036:	fba1 5402 	umull	r5, r4, r1, r2
 800603a:	b934      	cbnz	r4, 800604a <_calloc_r+0x16>
 800603c:	4629      	mov	r1, r5
 800603e:	f7ff f919 	bl	8005274 <_malloc_r>
 8006042:	4606      	mov	r6, r0
 8006044:	b928      	cbnz	r0, 8006052 <_calloc_r+0x1e>
 8006046:	4630      	mov	r0, r6
 8006048:	bd70      	pop	{r4, r5, r6, pc}
 800604a:	220c      	movs	r2, #12
 800604c:	2600      	movs	r6, #0
 800604e:	6002      	str	r2, [r0, #0]
 8006050:	e7f9      	b.n	8006046 <_calloc_r+0x12>
 8006052:	462a      	mov	r2, r5
 8006054:	4621      	mov	r1, r4
 8006056:	f7fe f9b1 	bl	80043bc <memset>
 800605a:	e7f4      	b.n	8006046 <_calloc_r+0x12>

0800605c <__ascii_mbtowc>:
 800605c:	b082      	sub	sp, #8
 800605e:	b901      	cbnz	r1, 8006062 <__ascii_mbtowc+0x6>
 8006060:	a901      	add	r1, sp, #4
 8006062:	b142      	cbz	r2, 8006076 <__ascii_mbtowc+0x1a>
 8006064:	b14b      	cbz	r3, 800607a <__ascii_mbtowc+0x1e>
 8006066:	7813      	ldrb	r3, [r2, #0]
 8006068:	600b      	str	r3, [r1, #0]
 800606a:	7812      	ldrb	r2, [r2, #0]
 800606c:	1e10      	subs	r0, r2, #0
 800606e:	bf18      	it	ne
 8006070:	2001      	movne	r0, #1
 8006072:	b002      	add	sp, #8
 8006074:	4770      	bx	lr
 8006076:	4610      	mov	r0, r2
 8006078:	e7fb      	b.n	8006072 <__ascii_mbtowc+0x16>
 800607a:	f06f 0001 	mvn.w	r0, #1
 800607e:	e7f8      	b.n	8006072 <__ascii_mbtowc+0x16>

08006080 <_realloc_r>:
 8006080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006084:	4607      	mov	r7, r0
 8006086:	4614      	mov	r4, r2
 8006088:	460d      	mov	r5, r1
 800608a:	b921      	cbnz	r1, 8006096 <_realloc_r+0x16>
 800608c:	4611      	mov	r1, r2
 800608e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006092:	f7ff b8ef 	b.w	8005274 <_malloc_r>
 8006096:	b92a      	cbnz	r2, 80060a4 <_realloc_r+0x24>
 8006098:	f7ff f87a 	bl	8005190 <_free_r>
 800609c:	4625      	mov	r5, r4
 800609e:	4628      	mov	r0, r5
 80060a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060a4:	f000 f841 	bl	800612a <_malloc_usable_size_r>
 80060a8:	4284      	cmp	r4, r0
 80060aa:	4606      	mov	r6, r0
 80060ac:	d802      	bhi.n	80060b4 <_realloc_r+0x34>
 80060ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80060b2:	d8f4      	bhi.n	800609e <_realloc_r+0x1e>
 80060b4:	4621      	mov	r1, r4
 80060b6:	4638      	mov	r0, r7
 80060b8:	f7ff f8dc 	bl	8005274 <_malloc_r>
 80060bc:	4680      	mov	r8, r0
 80060be:	b908      	cbnz	r0, 80060c4 <_realloc_r+0x44>
 80060c0:	4645      	mov	r5, r8
 80060c2:	e7ec      	b.n	800609e <_realloc_r+0x1e>
 80060c4:	42b4      	cmp	r4, r6
 80060c6:	4622      	mov	r2, r4
 80060c8:	4629      	mov	r1, r5
 80060ca:	bf28      	it	cs
 80060cc:	4632      	movcs	r2, r6
 80060ce:	f7ff ff85 	bl	8005fdc <memcpy>
 80060d2:	4629      	mov	r1, r5
 80060d4:	4638      	mov	r0, r7
 80060d6:	f7ff f85b 	bl	8005190 <_free_r>
 80060da:	e7f1      	b.n	80060c0 <_realloc_r+0x40>

080060dc <__ascii_wctomb>:
 80060dc:	4603      	mov	r3, r0
 80060de:	4608      	mov	r0, r1
 80060e0:	b141      	cbz	r1, 80060f4 <__ascii_wctomb+0x18>
 80060e2:	2aff      	cmp	r2, #255	@ 0xff
 80060e4:	d904      	bls.n	80060f0 <__ascii_wctomb+0x14>
 80060e6:	228a      	movs	r2, #138	@ 0x8a
 80060e8:	f04f 30ff 	mov.w	r0, #4294967295
 80060ec:	601a      	str	r2, [r3, #0]
 80060ee:	4770      	bx	lr
 80060f0:	2001      	movs	r0, #1
 80060f2:	700a      	strb	r2, [r1, #0]
 80060f4:	4770      	bx	lr
	...

080060f8 <fiprintf>:
 80060f8:	b40e      	push	{r1, r2, r3}
 80060fa:	b503      	push	{r0, r1, lr}
 80060fc:	4601      	mov	r1, r0
 80060fe:	ab03      	add	r3, sp, #12
 8006100:	4805      	ldr	r0, [pc, #20]	@ (8006118 <fiprintf+0x20>)
 8006102:	f853 2b04 	ldr.w	r2, [r3], #4
 8006106:	6800      	ldr	r0, [r0, #0]
 8006108:	9301      	str	r3, [sp, #4]
 800610a:	f000 f83d 	bl	8006188 <_vfiprintf_r>
 800610e:	b002      	add	sp, #8
 8006110:	f85d eb04 	ldr.w	lr, [sp], #4
 8006114:	b003      	add	sp, #12
 8006116:	4770      	bx	lr
 8006118:	20000018 	.word	0x20000018

0800611c <abort>:
 800611c:	2006      	movs	r0, #6
 800611e:	b508      	push	{r3, lr}
 8006120:	f000 f972 	bl	8006408 <raise>
 8006124:	2001      	movs	r0, #1
 8006126:	f7fb f85e 	bl	80011e6 <_exit>

0800612a <_malloc_usable_size_r>:
 800612a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800612e:	1f18      	subs	r0, r3, #4
 8006130:	2b00      	cmp	r3, #0
 8006132:	bfbc      	itt	lt
 8006134:	580b      	ldrlt	r3, [r1, r0]
 8006136:	18c0      	addlt	r0, r0, r3
 8006138:	4770      	bx	lr

0800613a <__sfputc_r>:
 800613a:	6893      	ldr	r3, [r2, #8]
 800613c:	b410      	push	{r4}
 800613e:	3b01      	subs	r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	6093      	str	r3, [r2, #8]
 8006144:	da07      	bge.n	8006156 <__sfputc_r+0x1c>
 8006146:	6994      	ldr	r4, [r2, #24]
 8006148:	42a3      	cmp	r3, r4
 800614a:	db01      	blt.n	8006150 <__sfputc_r+0x16>
 800614c:	290a      	cmp	r1, #10
 800614e:	d102      	bne.n	8006156 <__sfputc_r+0x1c>
 8006150:	bc10      	pop	{r4}
 8006152:	f7fe b89e 	b.w	8004292 <__swbuf_r>
 8006156:	6813      	ldr	r3, [r2, #0]
 8006158:	1c58      	adds	r0, r3, #1
 800615a:	6010      	str	r0, [r2, #0]
 800615c:	7019      	strb	r1, [r3, #0]
 800615e:	4608      	mov	r0, r1
 8006160:	bc10      	pop	{r4}
 8006162:	4770      	bx	lr

08006164 <__sfputs_r>:
 8006164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006166:	4606      	mov	r6, r0
 8006168:	460f      	mov	r7, r1
 800616a:	4614      	mov	r4, r2
 800616c:	18d5      	adds	r5, r2, r3
 800616e:	42ac      	cmp	r4, r5
 8006170:	d101      	bne.n	8006176 <__sfputs_r+0x12>
 8006172:	2000      	movs	r0, #0
 8006174:	e007      	b.n	8006186 <__sfputs_r+0x22>
 8006176:	463a      	mov	r2, r7
 8006178:	4630      	mov	r0, r6
 800617a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800617e:	f7ff ffdc 	bl	800613a <__sfputc_r>
 8006182:	1c43      	adds	r3, r0, #1
 8006184:	d1f3      	bne.n	800616e <__sfputs_r+0xa>
 8006186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006188 <_vfiprintf_r>:
 8006188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800618c:	460d      	mov	r5, r1
 800618e:	4614      	mov	r4, r2
 8006190:	4698      	mov	r8, r3
 8006192:	4606      	mov	r6, r0
 8006194:	b09d      	sub	sp, #116	@ 0x74
 8006196:	b118      	cbz	r0, 80061a0 <_vfiprintf_r+0x18>
 8006198:	6a03      	ldr	r3, [r0, #32]
 800619a:	b90b      	cbnz	r3, 80061a0 <_vfiprintf_r+0x18>
 800619c:	f7fd ff80 	bl	80040a0 <__sinit>
 80061a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061a2:	07d9      	lsls	r1, r3, #31
 80061a4:	d405      	bmi.n	80061b2 <_vfiprintf_r+0x2a>
 80061a6:	89ab      	ldrh	r3, [r5, #12]
 80061a8:	059a      	lsls	r2, r3, #22
 80061aa:	d402      	bmi.n	80061b2 <_vfiprintf_r+0x2a>
 80061ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061ae:	f7fe f982 	bl	80044b6 <__retarget_lock_acquire_recursive>
 80061b2:	89ab      	ldrh	r3, [r5, #12]
 80061b4:	071b      	lsls	r3, r3, #28
 80061b6:	d501      	bpl.n	80061bc <_vfiprintf_r+0x34>
 80061b8:	692b      	ldr	r3, [r5, #16]
 80061ba:	b99b      	cbnz	r3, 80061e4 <_vfiprintf_r+0x5c>
 80061bc:	4629      	mov	r1, r5
 80061be:	4630      	mov	r0, r6
 80061c0:	f7fe f8a6 	bl	8004310 <__swsetup_r>
 80061c4:	b170      	cbz	r0, 80061e4 <_vfiprintf_r+0x5c>
 80061c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061c8:	07dc      	lsls	r4, r3, #31
 80061ca:	d504      	bpl.n	80061d6 <_vfiprintf_r+0x4e>
 80061cc:	f04f 30ff 	mov.w	r0, #4294967295
 80061d0:	b01d      	add	sp, #116	@ 0x74
 80061d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061d6:	89ab      	ldrh	r3, [r5, #12]
 80061d8:	0598      	lsls	r0, r3, #22
 80061da:	d4f7      	bmi.n	80061cc <_vfiprintf_r+0x44>
 80061dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061de:	f7fe f96b 	bl	80044b8 <__retarget_lock_release_recursive>
 80061e2:	e7f3      	b.n	80061cc <_vfiprintf_r+0x44>
 80061e4:	2300      	movs	r3, #0
 80061e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80061e8:	2320      	movs	r3, #32
 80061ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061ee:	2330      	movs	r3, #48	@ 0x30
 80061f0:	f04f 0901 	mov.w	r9, #1
 80061f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80061f8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80063a4 <_vfiprintf_r+0x21c>
 80061fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006200:	4623      	mov	r3, r4
 8006202:	469a      	mov	sl, r3
 8006204:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006208:	b10a      	cbz	r2, 800620e <_vfiprintf_r+0x86>
 800620a:	2a25      	cmp	r2, #37	@ 0x25
 800620c:	d1f9      	bne.n	8006202 <_vfiprintf_r+0x7a>
 800620e:	ebba 0b04 	subs.w	fp, sl, r4
 8006212:	d00b      	beq.n	800622c <_vfiprintf_r+0xa4>
 8006214:	465b      	mov	r3, fp
 8006216:	4622      	mov	r2, r4
 8006218:	4629      	mov	r1, r5
 800621a:	4630      	mov	r0, r6
 800621c:	f7ff ffa2 	bl	8006164 <__sfputs_r>
 8006220:	3001      	adds	r0, #1
 8006222:	f000 80a7 	beq.w	8006374 <_vfiprintf_r+0x1ec>
 8006226:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006228:	445a      	add	r2, fp
 800622a:	9209      	str	r2, [sp, #36]	@ 0x24
 800622c:	f89a 3000 	ldrb.w	r3, [sl]
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 809f 	beq.w	8006374 <_vfiprintf_r+0x1ec>
 8006236:	2300      	movs	r3, #0
 8006238:	f04f 32ff 	mov.w	r2, #4294967295
 800623c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006240:	f10a 0a01 	add.w	sl, sl, #1
 8006244:	9304      	str	r3, [sp, #16]
 8006246:	9307      	str	r3, [sp, #28]
 8006248:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800624c:	931a      	str	r3, [sp, #104]	@ 0x68
 800624e:	4654      	mov	r4, sl
 8006250:	2205      	movs	r2, #5
 8006252:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006256:	4853      	ldr	r0, [pc, #332]	@ (80063a4 <_vfiprintf_r+0x21c>)
 8006258:	f7fe f92f 	bl	80044ba <memchr>
 800625c:	9a04      	ldr	r2, [sp, #16]
 800625e:	b9d8      	cbnz	r0, 8006298 <_vfiprintf_r+0x110>
 8006260:	06d1      	lsls	r1, r2, #27
 8006262:	bf44      	itt	mi
 8006264:	2320      	movmi	r3, #32
 8006266:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800626a:	0713      	lsls	r3, r2, #28
 800626c:	bf44      	itt	mi
 800626e:	232b      	movmi	r3, #43	@ 0x2b
 8006270:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006274:	f89a 3000 	ldrb.w	r3, [sl]
 8006278:	2b2a      	cmp	r3, #42	@ 0x2a
 800627a:	d015      	beq.n	80062a8 <_vfiprintf_r+0x120>
 800627c:	4654      	mov	r4, sl
 800627e:	2000      	movs	r0, #0
 8006280:	f04f 0c0a 	mov.w	ip, #10
 8006284:	9a07      	ldr	r2, [sp, #28]
 8006286:	4621      	mov	r1, r4
 8006288:	f811 3b01 	ldrb.w	r3, [r1], #1
 800628c:	3b30      	subs	r3, #48	@ 0x30
 800628e:	2b09      	cmp	r3, #9
 8006290:	d94b      	bls.n	800632a <_vfiprintf_r+0x1a2>
 8006292:	b1b0      	cbz	r0, 80062c2 <_vfiprintf_r+0x13a>
 8006294:	9207      	str	r2, [sp, #28]
 8006296:	e014      	b.n	80062c2 <_vfiprintf_r+0x13a>
 8006298:	eba0 0308 	sub.w	r3, r0, r8
 800629c:	fa09 f303 	lsl.w	r3, r9, r3
 80062a0:	4313      	orrs	r3, r2
 80062a2:	46a2      	mov	sl, r4
 80062a4:	9304      	str	r3, [sp, #16]
 80062a6:	e7d2      	b.n	800624e <_vfiprintf_r+0xc6>
 80062a8:	9b03      	ldr	r3, [sp, #12]
 80062aa:	1d19      	adds	r1, r3, #4
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	9103      	str	r1, [sp, #12]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	bfbb      	ittet	lt
 80062b4:	425b      	neglt	r3, r3
 80062b6:	f042 0202 	orrlt.w	r2, r2, #2
 80062ba:	9307      	strge	r3, [sp, #28]
 80062bc:	9307      	strlt	r3, [sp, #28]
 80062be:	bfb8      	it	lt
 80062c0:	9204      	strlt	r2, [sp, #16]
 80062c2:	7823      	ldrb	r3, [r4, #0]
 80062c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80062c6:	d10a      	bne.n	80062de <_vfiprintf_r+0x156>
 80062c8:	7863      	ldrb	r3, [r4, #1]
 80062ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80062cc:	d132      	bne.n	8006334 <_vfiprintf_r+0x1ac>
 80062ce:	9b03      	ldr	r3, [sp, #12]
 80062d0:	3402      	adds	r4, #2
 80062d2:	1d1a      	adds	r2, r3, #4
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	9203      	str	r2, [sp, #12]
 80062d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80062dc:	9305      	str	r3, [sp, #20]
 80062de:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80063a8 <_vfiprintf_r+0x220>
 80062e2:	2203      	movs	r2, #3
 80062e4:	4650      	mov	r0, sl
 80062e6:	7821      	ldrb	r1, [r4, #0]
 80062e8:	f7fe f8e7 	bl	80044ba <memchr>
 80062ec:	b138      	cbz	r0, 80062fe <_vfiprintf_r+0x176>
 80062ee:	2240      	movs	r2, #64	@ 0x40
 80062f0:	9b04      	ldr	r3, [sp, #16]
 80062f2:	eba0 000a 	sub.w	r0, r0, sl
 80062f6:	4082      	lsls	r2, r0
 80062f8:	4313      	orrs	r3, r2
 80062fa:	3401      	adds	r4, #1
 80062fc:	9304      	str	r3, [sp, #16]
 80062fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006302:	2206      	movs	r2, #6
 8006304:	4829      	ldr	r0, [pc, #164]	@ (80063ac <_vfiprintf_r+0x224>)
 8006306:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800630a:	f7fe f8d6 	bl	80044ba <memchr>
 800630e:	2800      	cmp	r0, #0
 8006310:	d03f      	beq.n	8006392 <_vfiprintf_r+0x20a>
 8006312:	4b27      	ldr	r3, [pc, #156]	@ (80063b0 <_vfiprintf_r+0x228>)
 8006314:	bb1b      	cbnz	r3, 800635e <_vfiprintf_r+0x1d6>
 8006316:	9b03      	ldr	r3, [sp, #12]
 8006318:	3307      	adds	r3, #7
 800631a:	f023 0307 	bic.w	r3, r3, #7
 800631e:	3308      	adds	r3, #8
 8006320:	9303      	str	r3, [sp, #12]
 8006322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006324:	443b      	add	r3, r7
 8006326:	9309      	str	r3, [sp, #36]	@ 0x24
 8006328:	e76a      	b.n	8006200 <_vfiprintf_r+0x78>
 800632a:	460c      	mov	r4, r1
 800632c:	2001      	movs	r0, #1
 800632e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006332:	e7a8      	b.n	8006286 <_vfiprintf_r+0xfe>
 8006334:	2300      	movs	r3, #0
 8006336:	f04f 0c0a 	mov.w	ip, #10
 800633a:	4619      	mov	r1, r3
 800633c:	3401      	adds	r4, #1
 800633e:	9305      	str	r3, [sp, #20]
 8006340:	4620      	mov	r0, r4
 8006342:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006346:	3a30      	subs	r2, #48	@ 0x30
 8006348:	2a09      	cmp	r2, #9
 800634a:	d903      	bls.n	8006354 <_vfiprintf_r+0x1cc>
 800634c:	2b00      	cmp	r3, #0
 800634e:	d0c6      	beq.n	80062de <_vfiprintf_r+0x156>
 8006350:	9105      	str	r1, [sp, #20]
 8006352:	e7c4      	b.n	80062de <_vfiprintf_r+0x156>
 8006354:	4604      	mov	r4, r0
 8006356:	2301      	movs	r3, #1
 8006358:	fb0c 2101 	mla	r1, ip, r1, r2
 800635c:	e7f0      	b.n	8006340 <_vfiprintf_r+0x1b8>
 800635e:	ab03      	add	r3, sp, #12
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	462a      	mov	r2, r5
 8006364:	4630      	mov	r0, r6
 8006366:	4b13      	ldr	r3, [pc, #76]	@ (80063b4 <_vfiprintf_r+0x22c>)
 8006368:	a904      	add	r1, sp, #16
 800636a:	f7fd fa51 	bl	8003810 <_printf_float>
 800636e:	4607      	mov	r7, r0
 8006370:	1c78      	adds	r0, r7, #1
 8006372:	d1d6      	bne.n	8006322 <_vfiprintf_r+0x19a>
 8006374:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006376:	07d9      	lsls	r1, r3, #31
 8006378:	d405      	bmi.n	8006386 <_vfiprintf_r+0x1fe>
 800637a:	89ab      	ldrh	r3, [r5, #12]
 800637c:	059a      	lsls	r2, r3, #22
 800637e:	d402      	bmi.n	8006386 <_vfiprintf_r+0x1fe>
 8006380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006382:	f7fe f899 	bl	80044b8 <__retarget_lock_release_recursive>
 8006386:	89ab      	ldrh	r3, [r5, #12]
 8006388:	065b      	lsls	r3, r3, #25
 800638a:	f53f af1f 	bmi.w	80061cc <_vfiprintf_r+0x44>
 800638e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006390:	e71e      	b.n	80061d0 <_vfiprintf_r+0x48>
 8006392:	ab03      	add	r3, sp, #12
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	462a      	mov	r2, r5
 8006398:	4630      	mov	r0, r6
 800639a:	4b06      	ldr	r3, [pc, #24]	@ (80063b4 <_vfiprintf_r+0x22c>)
 800639c:	a904      	add	r1, sp, #16
 800639e:	f7fd fcd5 	bl	8003d4c <_printf_i>
 80063a2:	e7e4      	b.n	800636e <_vfiprintf_r+0x1e6>
 80063a4:	080065c4 	.word	0x080065c4
 80063a8:	080065ca 	.word	0x080065ca
 80063ac:	080065ce 	.word	0x080065ce
 80063b0:	08003811 	.word	0x08003811
 80063b4:	08006165 	.word	0x08006165

080063b8 <_raise_r>:
 80063b8:	291f      	cmp	r1, #31
 80063ba:	b538      	push	{r3, r4, r5, lr}
 80063bc:	4605      	mov	r5, r0
 80063be:	460c      	mov	r4, r1
 80063c0:	d904      	bls.n	80063cc <_raise_r+0x14>
 80063c2:	2316      	movs	r3, #22
 80063c4:	6003      	str	r3, [r0, #0]
 80063c6:	f04f 30ff 	mov.w	r0, #4294967295
 80063ca:	bd38      	pop	{r3, r4, r5, pc}
 80063cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80063ce:	b112      	cbz	r2, 80063d6 <_raise_r+0x1e>
 80063d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80063d4:	b94b      	cbnz	r3, 80063ea <_raise_r+0x32>
 80063d6:	4628      	mov	r0, r5
 80063d8:	f000 f830 	bl	800643c <_getpid_r>
 80063dc:	4622      	mov	r2, r4
 80063de:	4601      	mov	r1, r0
 80063e0:	4628      	mov	r0, r5
 80063e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063e6:	f000 b817 	b.w	8006418 <_kill_r>
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d00a      	beq.n	8006404 <_raise_r+0x4c>
 80063ee:	1c59      	adds	r1, r3, #1
 80063f0:	d103      	bne.n	80063fa <_raise_r+0x42>
 80063f2:	2316      	movs	r3, #22
 80063f4:	6003      	str	r3, [r0, #0]
 80063f6:	2001      	movs	r0, #1
 80063f8:	e7e7      	b.n	80063ca <_raise_r+0x12>
 80063fa:	2100      	movs	r1, #0
 80063fc:	4620      	mov	r0, r4
 80063fe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006402:	4798      	blx	r3
 8006404:	2000      	movs	r0, #0
 8006406:	e7e0      	b.n	80063ca <_raise_r+0x12>

08006408 <raise>:
 8006408:	4b02      	ldr	r3, [pc, #8]	@ (8006414 <raise+0xc>)
 800640a:	4601      	mov	r1, r0
 800640c:	6818      	ldr	r0, [r3, #0]
 800640e:	f7ff bfd3 	b.w	80063b8 <_raise_r>
 8006412:	bf00      	nop
 8006414:	20000018 	.word	0x20000018

08006418 <_kill_r>:
 8006418:	b538      	push	{r3, r4, r5, lr}
 800641a:	2300      	movs	r3, #0
 800641c:	4d06      	ldr	r5, [pc, #24]	@ (8006438 <_kill_r+0x20>)
 800641e:	4604      	mov	r4, r0
 8006420:	4608      	mov	r0, r1
 8006422:	4611      	mov	r1, r2
 8006424:	602b      	str	r3, [r5, #0]
 8006426:	f7fa fece 	bl	80011c6 <_kill>
 800642a:	1c43      	adds	r3, r0, #1
 800642c:	d102      	bne.n	8006434 <_kill_r+0x1c>
 800642e:	682b      	ldr	r3, [r5, #0]
 8006430:	b103      	cbz	r3, 8006434 <_kill_r+0x1c>
 8006432:	6023      	str	r3, [r4, #0]
 8006434:	bd38      	pop	{r3, r4, r5, pc}
 8006436:	bf00      	nop
 8006438:	20000408 	.word	0x20000408

0800643c <_getpid_r>:
 800643c:	f7fa bebc 	b.w	80011b8 <_getpid>

08006440 <_init>:
 8006440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006442:	bf00      	nop
 8006444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006446:	bc08      	pop	{r3}
 8006448:	469e      	mov	lr, r3
 800644a:	4770      	bx	lr

0800644c <_fini>:
 800644c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800644e:	bf00      	nop
 8006450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006452:	bc08      	pop	{r3}
 8006454:	469e      	mov	lr, r3
 8006456:	4770      	bx	lr
