
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1172default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
Ú
ÑNetlist '%s' is not ideal for floorplanning, since the cellview '%s' defined in file '%s' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
43*netlist2
toplevel2default:default2.
MicroBlaze__parameterized02default:default2 
toplevel.edf2default:defaultZ29-43
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
›
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
‹
$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_microblaze_0_0/uc_basico_microblaze_0_0.xdc2default:default22
u1/uc_basico_i/microblaze_0/U02default:defaultZ20-848
”
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_microblaze_0_0/uc_basico_microblaze_0_0.xdc2default:default22
u1/uc_basico_i/microblaze_0/U02default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ž
zt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_0_0/uc_basico_axi_gpio_0_0.xdc2default:default21
u1/uc_basico_i/axi_gpio_SW/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ž
zt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_0_0/uc_basico_axi_gpio_0_0.xdc2default:default21
u1/uc_basico_i/axi_gpio_SW/U02default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2•
€t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_0_0/uc_basico_axi_gpio_0_0_board.xdc2default:default21
u1/uc_basico_i/axi_gpio_SW/U02default:defaultZ20-848
–
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
€t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_0_0/uc_basico_axi_gpio_0_0_board.xdc2default:default21
u1/uc_basico_i/axi_gpio_SW/U02default:defaultZ20-847
‡
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ž
zt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_1_0/uc_basico_axi_gpio_1_0.xdc2default:default22
u1/uc_basico_i/axi_gpio_LED/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ž
zt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_1_0/uc_basico_axi_gpio_1_0.xdc2default:default22
u1/uc_basico_i/axi_gpio_LED/U02default:defaultZ20-847
Ž
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
€t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_1_0/uc_basico_axi_gpio_1_0_board.xdc2default:default22
u1/uc_basico_i/axi_gpio_LED/U02default:defaultZ20-848
—
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
€t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_1_0/uc_basico_axi_gpio_1_0_board.xdc2default:default22
u1/uc_basico_i/axi_gpio_LED/U02default:defaultZ20-847
™
$Parsing XDC File [%s] for cell '%s'
848*designutils2Š
vt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_dlmb_v10_0/uc_basico_dlmb_v10_0.xdc2default:default2H
4u1/uc_basico_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
¢
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Š
vt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_dlmb_v10_0/uc_basico_dlmb_v10_0.xdc2default:default2H
4u1/uc_basico_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
™
$Parsing XDC File [%s] for cell '%s'
848*designutils2Š
vt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_ilmb_v10_0/uc_basico_ilmb_v10_0.xdc2default:default2H
4u1/uc_basico_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
¢
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Š
vt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_ilmb_v10_0/uc_basico_ilmb_v10_0.xdc2default:default2H
4u1/uc_basico_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
ö
$Parsing XDC File [%s] for cell '%s'
848*designutils2„
pt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_mdm_1_0/uc_basico_mdm_1_0.xdc2default:default2+
u1/uc_basico_i/mdm_1/U02default:defaultZ20-848
ã
%Done setting XDC timing constraints.
35*timing2†
pt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_mdm_1_0/uc_basico_mdm_1_0.xdc2default:default2
502default:default8@Z38-35
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:132default:default2
00:00:132default:default2
900.4572default:default2
420.1602default:defaultZ17-268
ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2„
pt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_mdm_1_0/uc_basico_mdm_1_0.xdc2default:default2+
u1/uc_basico_i/mdm_1/U02default:defaultZ20-847
‚
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
xt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0.xdc2default:default2/
u1/uc_basico_i/clk_wiz_1/U02default:defaultZ20-848
Þ
Deriving generated clocks
2*timing2Ž
xt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0.xdc2default:default2
562default:default8@Z38-2
‹
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
xt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0.xdc2default:default2/
u1/uc_basico_i/clk_wiz_1/U02default:defaultZ20-847
ˆ
$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0_board.xdc2default:default2/
u1/uc_basico_i/clk_wiz_1/U02default:defaultZ20-848
‘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0_board.xdc2default:default2/
u1/uc_basico_i/clk_wiz_1/U02default:defaultZ20-847
›
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ÿ
Št:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_rst_clk_wiz_1_100M_0/uc_basico_rst_clk_wiz_1_100M_0.xdc2default:default25
!u1/uc_basico_i/rst_clk_wiz_1_100M2default:defaultZ20-848
¤
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ÿ
Št:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_rst_clk_wiz_1_100M_0/uc_basico_rst_clk_wiz_1_100M_0.xdc2default:default25
!u1/uc_basico_i/rst_clk_wiz_1_100M2default:defaultZ20-847
¡
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_rst_clk_wiz_1_100M_0/uc_basico_rst_clk_wiz_1_100M_0_board.xdc2default:default25
!u1/uc_basico_i/rst_clk_wiz_1_100M2default:defaultZ20-848
ª
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_rst_clk_wiz_1_100M_0/uc_basico_rst_clk_wiz_1_100M_0_board.xdc2default:default25
!u1/uc_basico_i/rst_clk_wiz_1_100M2default:defaultZ20-847
¢
Parsing XDC File [%s]
179*designutils2l
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-179
«
Finished Parsing XDC File [%s]
178*designutils2l
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
l
6Generating merged BMM file for the design top '%s'...
58*memdata2
toplevel2default:defaultZ28-58
û
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 2default:defaultZ28-144
Ž
!Unisim Transformation Summary:
%s111*project2Ñ
¼  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:192default:default2
00:00:192default:default2
911.2422default:default2
723.8712default:defaultZ17-268


End Record