# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile {F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_wrapper.mpf}
# Loading project SPI_wrapper
# Compile of SPI_wrapper_agent.sv was successful.
# Compile of SPI_wrapper_config.sv was successful.
# Compile of SPI_wrapper_coverage.sv was successful.
# Compile of SPI_wrapper_driver.sv was successful.
# Compile of SPI_wrapper_env.sv was successful.
# Compile of SPI_wrapper_if.sv was successful.
# Compile of SPI_wrapper_monitor.sv was successful.
# Compile of SPI_wrapper_rst_seq.sv was successful.
# Compile of SPI_wrapper_scoreboard.sv was successful.
# Compile of SPI_wrapper_seq_item.sv was successful.
# Compile of SPI_wrapper_sequencer.sv was successful.
# Compile of SPI_wrapper_shared.sv was successful with warnings.
# Compile of SPI_wrapper_test.sv was successful.
# Compile of top.sv was successful with warnings.
# Compile of SPI_wrapper_sva.sv was successful with warnings.
# Compile of SPI_wrapper_rd_only_seq.sv was successful.
# Compile of SPI_wrapper_wr_only_seq.sv was successful.
# Compile of SPI_wrapper_wr_rd_seq.sv was successful.
# Compile of SPI_wrapper.sv was successful.
# Compile of RAM.sv was successful.
# Compile of SPI_slave.sv was successful.
# Compile of RAM_ref.sv was successful.
# Compile of SPI_Slave_Golden.sv was successful.
# Compile of SPI_wrapper_golden.sv was successful.
# Compile of SPI_slave_agent.sv failed with 23 errors.
# Compile of SPI_slave_config.sv was successful.
# Compile of SPI_slave_coverage.sv failed with 3 errors.
# Compile of SPI_slave_driver.sv failed with 6 errors.
# Compile of SPI_slave_env.sv failed with 18 errors.
# Compile of SPI_slave_if.sv was successful.
# Compile of SPI_slave_monitor.sv failed with 6 errors.
# Compile of SPI_slave_scoreboard.sv failed with 5 errors.
# Compile of SPI_slave_seq_item.sv failed with 1 errors.
# Compile of SPI_slave_sequencer.sv failed with 2 errors.
# Compile of SPI_slave_shared.sv was successful.
# Compile of SPI_slave_sva.sv was successful.
# 36 compiles, 8 failed with 64 errors.
# Compile of SPI_wrapper_agent.sv was successful.
# Compile of SPI_wrapper_config.sv was successful.
# Compile of SPI_wrapper_coverage.sv was successful.
# Compile of SPI_wrapper_driver.sv was successful.
# Compile of SPI_wrapper_env.sv was successful.
# Compile of SPI_wrapper_if.sv was successful.
# Compile of SPI_wrapper_monitor.sv was successful.
# Compile of SPI_wrapper_rst_seq.sv was successful.
# Compile of SPI_wrapper_scoreboard.sv was successful.
# Compile of SPI_wrapper_seq_item.sv was successful.
# Compile of SPI_wrapper_sequencer.sv was successful.
# Compile of SPI_wrapper_shared.sv was successful with warnings.
# Compile of SPI_wrapper_test.sv was successful.
# Compile of top.sv was successful.
# Compile of SPI_wrapper_sva.sv was successful.
# Compile of SPI_wrapper_rd_only_seq.sv was successful.
# Compile of SPI_wrapper_wr_only_seq.sv was successful.
# Compile of SPI_wrapper_wr_rd_seq.sv was successful.
# Compile of SPI_wrapper.sv was successful.
# Compile of RAM.sv was successful.
# Compile of SPI_slave.sv was successful.
# Compile of RAM_ref.sv was successful.
# Compile of SPI_Slave_Golden.sv was successful.
# Compile of SPI_wrapper_golden.sv was successful.
# Compile of SPI_slave_agent.sv failed with 20 errors.
# Compile of SPI_slave_config.sv was successful.
# Compile of SPI_slave_coverage.sv failed with 3 errors.
# Compile of SPI_slave_driver.sv failed with 6 errors.
# Compile of SPI_slave_env.sv failed with 18 errors.
# Compile of SPI_slave_if.sv was successful.
# Compile of SPI_slave_monitor.sv failed with 6 errors.
# Compile of SPI_slave_scoreboard.sv failed with 4 errors.
# Compile of SPI_slave_seq_item.sv was successful.
# Compile of SPI_slave_sequencer.sv was successful.
# Compile of SPI_slave_shared.sv was successful.
# Compile of SPI_slave_sva.sv was successful.
# 36 compiles, 6 failed with 57 errors.
# Compile of SPI_wrapper_agent.sv was successful.
# Compile of SPI_wrapper_config.sv was successful.
# Compile of SPI_wrapper_coverage.sv was successful.
# Compile of SPI_wrapper_driver.sv was successful.
# Compile of SPI_wrapper_env.sv was successful.
# Compile of SPI_wrapper_if.sv was successful.
# Compile of SPI_wrapper_monitor.sv was successful.
# Compile of SPI_wrapper_rst_seq.sv was successful.
# Compile of SPI_wrapper_scoreboard.sv was successful.
# Compile of SPI_slave_monitor.sv was successful with warnings.
# Compile of SPI_wrapper_seq_item.sv was successful with warnings.
# Compile of SPI_wrapper_sequencer.sv was successful.
# Compile of SPI_wrapper_shared.sv was successful with warnings.
# Compile of SPI_wrapper_test.sv was successful.
# Compile of top.sv was successful.
# Compile of SPI_wrapper_sva.sv was successful.
# Compile of SPI_wrapper_rd_only_seq.sv was successful.
# Compile of SPI_slave_driver.sv was successful with warnings.
# Compile of SPI_wrapper_wr_only_seq.sv was successful with warnings.
# Compile of SPI_wrapper_wr_rd_seq.sv was successful.
# Compile of SPI_wrapper.sv was successful.
# Compile of RAM.sv was successful.
# Compile of SPI_slave.sv was successful.
# Compile of RAM_ref.sv was successful.
# Compile of SPI_Slave_Golden.sv was successful.
# Compile of SPI_wrapper_golden.sv was successful.
# Compile of SPI_slave_agent.sv was successful.
# Compile of SPI_slave_config.sv was successful.
# Compile of SPI_slave_coverage.sv was successful.
# Compile of SPI_slave_driver.sv was successful.
# Compile of SPI_slave_env.sv failed with 6 errors.
# Compile of SPI_slave_if.sv was successful.
# Compile of SPI_slave_monitor.sv was successful.
# Compile of SPI_slave_scoreboard.sv was successful.
# Compile of SPI_slave_seq_item.sv was successful.
# Compile of SPI_slave_sequencer.sv was successful.
# Compile of SPI_slave_shared.sv was successful.
# Compile of SPI_slave_sva.sv was successful.
# 36 compiles, 1 failed with 6 errors.
# Compile of SPI_slave_env.sv was successful.
# Compile of RAM_seq_item.sv failed with 9 errors.
# Compile of RAM_shared.sv was successful with warnings.
# Compile of RAM_if.sv was successful.
# Compile of RAM_seq_item.sv was successful.
# Compile of RAM_monitor.sv was successful.
# Compile of RAM_driver.sv failed with 1 errors.
# Compile of RAM_config.sv was successful.
# Compile of RAM_driver.sv was successful.
# Compile of RAM_coverage.sv was successful with warnings.
# Compile of RAM_scoreboard.sv was successful.
# Compile of RAM_agent.sv failed with 6 errors.
# Compile of RAM_sequencer.sv was successful.
# Compile of RAM_sva.sv was successful.
# Compile of SPI_wrapper_agent.sv was successful.
# Compile of SPI_wrapper_config.sv was successful.
# Compile of SPI_wrapper_coverage.sv was successful.
# Compile of SPI_wrapper_driver.sv was successful.
# Compile of SPI_wrapper_env.sv was successful.
# Compile of SPI_wrapper_if.sv was successful.
# Compile of SPI_wrapper_monitor.sv was successful.
# Compile of SPI_wrapper_rst_seq.sv was successful.
# Compile of SPI_wrapper_scoreboard.sv was successful.
# Compile of SPI_wrapper_seq_item.sv was successful.
# Compile of SPI_wrapper_sequencer.sv was successful.
# Compile of SPI_wrapper_shared.sv was successful with warnings.
# Compile of SPI_wrapper_test.sv was successful.
# Compile of top.sv was successful.
# Compile of SPI_wrapper_sva.sv was successful.
# Compile of SPI_wrapper_rd_only_seq.sv was successful.
# Compile of SPI_wrapper_wr_only_seq.sv was successful.
# Compile of SPI_wrapper_wr_rd_seq.sv was successful.
# Compile of SPI_wrapper.sv was successful.
# Compile of RAM.sv was successful.
# Compile of SPI_slave.sv was successful.
# Compile of RAM_ref.sv was successful.
# Compile of SPI_Slave_Golden.sv was successful.
# Compile of SPI_wrapper_golden.sv was successful.
# Compile of SPI_slave_agent.sv was successful.
# Compile of SPI_slave_config.sv was successful.
# Compile of SPI_slave_coverage.sv was successful.
# Compile of SPI_slave_driver.sv was successful.
# Compile of SPI_slave_env.sv was successful.
# Compile of SPI_slave_if.sv was successful.
# Compile of SPI_slave_monitor.sv was successful.
# Compile of SPI_slave_scoreboard.sv was successful.
# Compile of SPI_slave_seq_item.sv was successful.
# Compile of SPI_slave_sequencer.sv was successful.
# Compile of SPI_slave_shared.sv was successful.
# Compile of SPI_slave_sva.sv was successful.
# Compile of RAM_agent.sv was successful.
# Compile of RAM_config.sv was successful.
# Compile of RAM_coverage.sv was successful with warnings.
# Compile of RAM_driver.sv was successful.
# Compile of RAM_env.sv was successful.
# Compile of RAM_if.sv was successful.
# Compile of RAM_monitor.sv was successful.
# Compile of RAM_scoreboard.sv was successful.
# Compile of RAM_seq_item.sv was successful.
# Compile of RAM_sequencer.sv was successful.
# Compile of RAM_shared.sv was successful with warnings.
# Compile of RAM_sva.sv was successful.
# 48 compiles, 0 failed with no errors.
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:05:23 on Oct 15,2025
# vlog -reportprogress 300 -f src_files.list 
# -- Compiling module RAM_
# -- Compiling module RAM_ref
# -- Compiling module SPI_Slave_Golden
# -- Compiling module SLAVE
# -- Compiling module WRAPPER_Golden
# -- Compiling module WRAPPER
# -- Compiling interface SPI_wrapper_if
# ** Warning: SPI_wrapper_sva.sv(3): (vlog-13233) Design unit "SPI_wrapper_sva_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package SPI_wrapper_sva_sv_unit
# -- Importing package SPI_wrapper_shared_pkg
# -- Compiling module SPI_wrapper_sva
# -- Compiling package SPI_wrapper_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) SPI_wrapper_config.sv(4): Using implicit +incdir+F:/MOHAMMED ESSAM/Digital/Design/tools/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package SPI_wrapper_shared_pkg
# ** Warning: SPI_wrapper_shared.sv(8): (vlog-2999) Enum literal 'WRITE_ADDR' width (2) must match enum's width(32).
# ** Warning: SPI_wrapper_shared.sv(8): (vlog-2999) Enum literal 'WRITE_DATA' width (2) must match enum's width(32).
# ** Warning: SPI_wrapper_shared.sv(8): (vlog-2999) Enum literal 'READ_ADDR' width (2) must match enum's width(32).
# ** Warning: SPI_wrapper_shared.sv(8): (vlog-2999) Enum literal 'READ_DATA' width (2) must match enum's width(32).
# -- Compiling package SPI_wrapper_seq_item_pkg
# -- Compiling package SPI_wrapper_rst_seq_pkg
# -- Importing package SPI_wrapper_seq_item_pkg
# -- Compiling package SPI_wrapper_wr_rd_seq_pkg
# -- Compiling package SPI_wrapper_wr_only_seq_pkg
# -- Compiling package SPI_wrapper_rd_only_seq_pkg
# -- Compiling package SPI_wrapper_coverage_pkg
# -- Compiling package SPI_wrapper_scoreboard_pkg
# -- Compiling package SPI_wrapper_sequencer_pkg
# -- Compiling package SPI_wrapper_monitor_pkg
# -- Compiling package SPI_wrapper_driver_pkg
# -- Importing package SPI_wrapper_config_pkg
# -- Compiling package SPI_wrapper_agent_pkg
# -- Importing package SPI_wrapper_driver_pkg
# -- Importing package SPI_wrapper_monitor_pkg
# -- Importing package SPI_wrapper_sequencer_pkg
# -- Compiling package SPI_wrapper_env_pkg
# -- Importing package SPI_wrapper_agent_pkg
# -- Importing package SPI_wrapper_scoreboard_pkg
# -- Importing package SPI_wrapper_coverage_pkg
# -- Compiling package SPI_wrapper_test_pkg
# -- Importing package SPI_wrapper_env_pkg
# -- Importing package SPI_slave_env_pkg
# -- Importing package SPI_slave_agent_pkg
# -- Importing package SPI_slave_config_pkg
# -- Importing package SPI_slave_driver_pkg
# -- Importing package SPI_slave_seq_item_pkg
# -- Importing package SPI_slave_shared_pkg
# -- Importing package SPI_slave_monitor_pkg
# -- Importing package SPI_slave_sequencer_pkg
# -- Importing package SPI_slave_scoreboard_pkg
# -- Importing package SPI_slave_coverage_pkg
# -- Importing package RAM_env_pkg
# -- Importing package RAM_agent_pkg
# -- Importing package RAM_config_pkg
# -- Importing package RAM_driver_pkg
# -- Importing package RAM_seq_item_pkg
# -- Importing package RAM_shared_pkg
# -- Importing package RAM_monitor_pkg
# -- Importing package RAM_sequencer_pkg
# -- Importing package RAM_scoreboard_pkg
# -- Importing package RAM_coverage_pkg
# -- Importing package SPI_wrapper_wr_rd_seq_pkg
# -- Importing package SPI_wrapper_wr_only_seq_pkg
# -- Importing package SPI_wrapper_rd_only_seq_pkg
# -- Importing package SPI_wrapper_rst_seq_pkg
# ** Warning: top.sv(2): (vlog-13233) Design unit "top_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package top_sv_unit
# -- Importing package SPI_wrapper_test_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 03:05:25 on Oct 15,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 6
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:05:25 on Oct 15,2025
# vlog -reportprogress 300 "+define+SIM" "+cover" SPI_slave.sv SPI_wrapper.sv 
# -- Compiling module SLAVE
# -- Compiling module WRAPPER
# 
# Top level modules:
# 	WRAPPER
# End time: 03:05:25 on Oct 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.top -classdebug -uvmcontrol=all 
# Start time: 03:05:25 on Oct 15,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_shared.sv(8): (vopt-2999) Enum literal 'WRITE_ADDR' width (2) must match enum's width(32).
# ** Warning: F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_shared.sv(8): (vopt-2999) Enum literal 'WRITE_DATA' width (2) must match enum's width(32).
# ** Warning: F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_shared.sv(8): (vopt-2999) Enum literal 'READ_ADDR' width (2) must match enum's width(32).
# ** Warning: F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_shared.sv(8): (vopt-2999) Enum literal 'READ_DATA' width (2) must match enum's width(32).
# ** Warning: F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_coverage.sv(49): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.SPI_wrapper_if(fast)
# Loading work.SPI_slave_if(fast)
# Loading work.RAM_if(fast)
# Loading work.SPI_wrapper_shared_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.SPI_wrapper_seq_item_pkg(fast)
# Loading work.SPI_wrapper_rst_seq_pkg(fast)
# Loading work.SPI_wrapper_rd_only_seq_pkg(fast)
# Loading work.SPI_wrapper_wr_only_seq_pkg(fast)
# Loading work.SPI_wrapper_wr_rd_seq_pkg(fast)
# Loading work.RAM_shared_pkg(fast)
# Loading work.RAM_seq_item_pkg(fast)
# Loading work.RAM_coverage_pkg(fast)
# Loading work.RAM_scoreboard_pkg(fast)
# Loading work.RAM_sequencer_pkg(fast)
# Loading work.RAM_monitor_pkg(fast)
# Loading work.RAM_config_pkg(fast)
# Loading work.RAM_driver_pkg(fast)
# Loading work.RAM_agent_pkg(fast)
# Loading work.RAM_env_pkg(fast)
# Loading work.SPI_slave_shared_pkg(fast)
# Loading work.SPI_slave_seq_item_pkg(fast)
# Loading work.SPI_slave_coverage_pkg(fast)
# Loading work.SPI_slave_scoreboard_pkg(fast)
# Loading work.SPI_slave_sequencer_pkg(fast)
# Loading work.SPI_slave_monitor_pkg(fast)
# Loading work.SPI_slave_config_pkg(fast)
# Loading work.SPI_slave_driver_pkg(fast)
# Loading work.SPI_slave_agent_pkg(fast)
# Loading work.SPI_slave_env_pkg(fast)
# Loading work.SPI_wrapper_coverage_pkg(fast)
# Loading work.SPI_wrapper_scoreboard_pkg(fast)
# Loading work.SPI_wrapper_sequencer_pkg(fast)
# Loading work.SPI_wrapper_monitor_pkg(fast)
# Loading work.SPI_wrapper_config_pkg(fast)
# Loading work.SPI_wrapper_driver_pkg(fast)
# Loading work.SPI_wrapper_agent_pkg(fast)
# Loading work.SPI_wrapper_env_pkg(fast)
# Loading work.SPI_wrapper_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.SPI_wrapper_if(fast__2)
# Loading work.SPI_slave_if(fast__2)
# Loading work.RAM_if(fast__2)
# Loading work.WRAPPER(fast)
# Loading work.RAM_(fast)
# Loading work.SLAVE(fast)
# Loading work.SPI_wrapper_sva_sv_unit(fast)
# Loading work.SPI_wrapper_sva(fast)
# Loading work.WRAPPER_Golden(fast)
# Loading work.RAM_ref(fast)
# Loading work.SPI_Slave_Golden(fast)
# Loading F:/MOHAMMED ESSAM/Digital/Design/tools/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test SPI_wrapper_test...
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_coverage.sv(50) @ 0: uvm_test_top.slave_env.cov [coverage] coverage build_phase
# UVM_INFO SPI_wrapper_test.sv(79) @ 0: uvm_test_top [RUN_PHASE] Starting reset sequence
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_test.sv(82) @ 10: uvm_test_top [RUN_PHASE] Starting main sequence
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x0, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 20: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 20: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 20: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 20: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 20: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 20: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 20: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 30: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 30: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 30: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 30: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 30: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 30: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 30: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 40: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 40: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 40: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 40: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 40: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 40: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 40: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 50: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 50: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 50: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 50: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 50: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 50: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 50: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 60: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 60: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 60: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 60: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 60: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 60: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 60: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 70: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 70: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 70: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 70: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 70: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 70: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 70: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 80: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 80: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 80: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 80: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 80: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 80: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 80: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 90: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 90: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 90: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 90: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 90: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 90: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 90: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x735, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x700, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7aa, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x79b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x722, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x704, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7bd, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7bd, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a8, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c2, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c2, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c2, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c2, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x61b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x71b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x682, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x782, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x64f, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x74f, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c3, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c3, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c3, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c3, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 15000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 15000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 15000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 15000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 15000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 15000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 15000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 15010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 15010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 15010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 15010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 15010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 15010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 15010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 15020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 15020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 15020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 15020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 15020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 15020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 15020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 15030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 15030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=x rx_valid=x din=x dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 15030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: x
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 15030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 15030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_test.sv(91) @ 15030: uvm_test_top [RUN_PHASE] Test finished
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 15030: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :10523
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]  3006
# [POST_RANDOMIZE]  3000
# [Questa UVM]     2
# [RNTST]     1
# [RUN_PHASE]     3
# [SCOREBOARD]  4509
# [TEST_DONE]     1
# [coverage]     1
# ** Note: $finish    : F:/MOHAMMED ESSAM/Digital/Design/tools/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 15030 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at F:/MOHAMMED ESSAM/Digital/Design/tools/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:18:26 on Oct 15,2025
# vlog -reportprogress 300 -f src_files.list 
# -- Compiling module RAM_
# -- Compiling module RAM_ref
# -- Compiling module SPI_Slave_Golden
# -- Compiling module SLAVE
# -- Compiling module WRAPPER_Golden
# -- Compiling module WRAPPER
# -- Compiling interface SPI_wrapper_if
# -- Compiling package SPI_wrapper_sva_sv_unit
# -- Importing package SPI_wrapper_shared_pkg
# -- Compiling module SPI_wrapper_sva
# -- Compiling package SPI_wrapper_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) SPI_wrapper_config.sv(4): Using implicit +incdir+F:/MOHAMMED ESSAM/Digital/Design/tools/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package SPI_wrapper_shared_pkg
# ** Warning: SPI_wrapper_shared.sv(8): (vlog-2999) Enum literal 'WRITE_ADDR' width (2) must match enum's width(32).
# ** Warning: SPI_wrapper_shared.sv(8): (vlog-2999) Enum literal 'WRITE_DATA' width (2) must match enum's width(32).
# ** Warning: SPI_wrapper_shared.sv(8): (vlog-2999) Enum literal 'READ_ADDR' width (2) must match enum's width(32).
# ** Warning: SPI_wrapper_shared.sv(8): (vlog-2999) Enum literal 'READ_DATA' width (2) must match enum's width(32).
# -- Compiling package SPI_wrapper_seq_item_pkg
# -- Compiling package SPI_wrapper_rst_seq_pkg
# -- Importing package SPI_wrapper_seq_item_pkg
# -- Compiling package SPI_wrapper_wr_rd_seq_pkg
# -- Compiling package SPI_wrapper_wr_only_seq_pkg
# -- Compiling package SPI_wrapper_rd_only_seq_pkg
# -- Compiling package SPI_wrapper_coverage_pkg
# -- Compiling package SPI_wrapper_scoreboard_pkg
# -- Compiling package SPI_wrapper_sequencer_pkg
# -- Compiling package SPI_wrapper_monitor_pkg
# -- Compiling package SPI_wrapper_driver_pkg
# -- Importing package SPI_wrapper_config_pkg
# -- Compiling package SPI_wrapper_agent_pkg
# -- Importing package SPI_wrapper_driver_pkg
# -- Importing package SPI_wrapper_monitor_pkg
# -- Importing package SPI_wrapper_sequencer_pkg
# -- Compiling package SPI_wrapper_env_pkg
# -- Importing package SPI_wrapper_agent_pkg
# -- Importing package SPI_wrapper_scoreboard_pkg
# -- Importing package SPI_wrapper_coverage_pkg
# -- Compiling package SPI_wrapper_test_pkg
# -- Importing package SPI_wrapper_env_pkg
# -- Importing package SPI_slave_env_pkg
# -- Importing package SPI_slave_agent_pkg
# -- Importing package SPI_slave_config_pkg
# -- Importing package SPI_slave_driver_pkg
# -- Importing package SPI_slave_seq_item_pkg
# -- Importing package SPI_slave_shared_pkg
# -- Importing package SPI_slave_monitor_pkg
# -- Importing package SPI_slave_sequencer_pkg
# -- Importing package SPI_slave_scoreboard_pkg
# -- Importing package SPI_slave_coverage_pkg
# -- Importing package RAM_env_pkg
# -- Importing package RAM_agent_pkg
# -- Importing package RAM_config_pkg
# -- Importing package RAM_driver_pkg
# -- Importing package RAM_seq_item_pkg
# -- Importing package RAM_shared_pkg
# -- Importing package RAM_monitor_pkg
# -- Importing package RAM_sequencer_pkg
# -- Importing package RAM_scoreboard_pkg
# -- Importing package RAM_coverage_pkg
# -- Importing package SPI_wrapper_wr_rd_seq_pkg
# -- Importing package SPI_wrapper_wr_only_seq_pkg
# -- Importing package SPI_wrapper_rd_only_seq_pkg
# -- Importing package SPI_wrapper_rst_seq_pkg
# -- Compiling package top_sv_unit
# -- Importing package SPI_wrapper_test_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 03:18:27 on Oct 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 03:18:27 on Oct 15,2025
# vlog -reportprogress 300 "+define+SIM" "+cover" SPI_slave.sv SPI_wrapper.sv 
# -- Compiling module SLAVE
# -- Compiling module WRAPPER
# 
# Top level modules:
# 	WRAPPER
# End time: 03:18:27 on Oct 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_wrapper.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_wrapper.mpf).  File can not be renamed.
# Saving coverage database on exit...
# End time: 03:18:45 on Oct 15,2025, Elapsed time: 0:13:20
# Errors: 2, Warnings: 29
# vsim -voptargs="+acc" work.top -classdebug -uvmcontrol=all 
# Start time: 03:18:45 on Oct 15,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "SLAVE(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Golden(fast)".
# Loading sv_std.std
# Loading work.SPI_wrapper_if(fast)
# Loading work.SPI_slave_if(fast)
# Loading work.RAM_if(fast)
# Loading work.SPI_wrapper_shared_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.SPI_wrapper_seq_item_pkg(fast)
# Loading work.SPI_wrapper_rst_seq_pkg(fast)
# Loading work.SPI_wrapper_rd_only_seq_pkg(fast)
# Loading work.SPI_wrapper_wr_only_seq_pkg(fast)
# Loading work.SPI_wrapper_wr_rd_seq_pkg(fast)
# Loading work.RAM_shared_pkg(fast)
# Loading work.RAM_seq_item_pkg(fast)
# Loading work.RAM_coverage_pkg(fast)
# Loading work.RAM_scoreboard_pkg(fast)
# Loading work.RAM_sequencer_pkg(fast)
# Loading work.RAM_monitor_pkg(fast)
# Loading work.RAM_config_pkg(fast)
# Loading work.RAM_driver_pkg(fast)
# Loading work.RAM_agent_pkg(fast)
# Loading work.RAM_env_pkg(fast)
# Loading work.SPI_slave_shared_pkg(fast)
# Loading work.SPI_slave_seq_item_pkg(fast)
# Loading work.SPI_slave_coverage_pkg(fast)
# Loading work.SPI_slave_scoreboard_pkg(fast)
# Loading work.SPI_slave_sequencer_pkg(fast)
# Loading work.SPI_slave_monitor_pkg(fast)
# Loading work.SPI_slave_config_pkg(fast)
# Loading work.SPI_slave_driver_pkg(fast)
# Loading work.SPI_slave_agent_pkg(fast)
# Loading work.SPI_slave_env_pkg(fast)
# Loading work.SPI_wrapper_coverage_pkg(fast)
# Loading work.SPI_wrapper_scoreboard_pkg(fast)
# Loading work.SPI_wrapper_sequencer_pkg(fast)
# Loading work.SPI_wrapper_monitor_pkg(fast)
# Loading work.SPI_wrapper_config_pkg(fast)
# Loading work.SPI_wrapper_driver_pkg(fast)
# Loading work.SPI_wrapper_agent_pkg(fast)
# Loading work.SPI_wrapper_env_pkg(fast)
# Loading work.SPI_wrapper_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.SPI_wrapper_if(fast__2)
# Loading work.SPI_slave_if(fast__2)
# Loading work.RAM_if(fast__2)
# Loading work.WRAPPER(fast)
# Loading work.RAM_(fast)
# Loading work.SLAVE(fast)
# Loading work.SPI_wrapper_sva_sv_unit(fast)
# Loading work.SPI_wrapper_sva(fast)
# Loading work.WRAPPER_Golden(fast)
# Loading work.RAM_ref(fast)
# Loading work.SPI_Slave_Golden(fast)
# Loading F:/MOHAMMED ESSAM/Digital/Design/tools/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test SPI_wrapper_test...
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_coverage.sv(50) @ 0: uvm_test_top.slave_env.cov [coverage] coverage build_phase
# UVM_INFO SPI_wrapper_test.sv(79) @ 0: uvm_test_top [RUN_PHASE] Starting reset sequence
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_test.sv(82) @ 10: uvm_test_top [RUN_PHASE] Starting main sequence
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x0, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 20: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 20: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 20: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 20: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 20: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 20: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 20: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 30: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 30: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 30: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 30: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 30: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 30: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 30: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 40: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 40: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 40: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 40: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 40: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 40: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 40: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 50: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 50: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 50: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 50: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 50: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 50: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 50: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 60: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 60: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 60: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 60: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 60: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 60: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 60: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 70: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 70: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 70: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 70: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 70: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 70: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 70: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 80: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 80: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=140 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 80: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 80: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 80: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 80: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 80: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 90: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 90: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=160 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 90: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 90: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 90: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 90: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 90: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=160 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=160 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=164 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=164 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=165 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=165 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 165
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x165, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=165 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 165
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=165 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=165 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=165 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=165 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e5 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a5 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=185 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=185 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18d dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=189 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 18b
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x18b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 18b
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1af
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1af, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1af
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=12f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=12f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=12f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x135, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x735, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=180 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1d0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d0, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1d0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=150 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=110 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=110 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=110 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=110 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=114 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=114 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=115 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=115 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 115
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x115, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=115 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 115
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=115 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=115 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=115 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=55 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=55 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=45 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=45 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=41 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=43 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 42
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 42
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=142 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1e3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1e3
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1e3, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1e3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1e3
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=163 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=163 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=143 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=153 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=153 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 157
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x157, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 157
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=147 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=147 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=147 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=145 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=144 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=144 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 144
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x144, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=144 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 144
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=144 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=144 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=144 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=44 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=44 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=44 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=44 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=54 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=54 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=54 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 56
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 56
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=156 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d6 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=196 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b6 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a6 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a6 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1a3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1a3
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1a3, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1a3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1a3
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=c3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=c3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: cb
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xcb, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: cb
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=cb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=eb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=fb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=fb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=fb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: f9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 1930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: f9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 1990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 1990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=b9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 1990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 1990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 1990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 1990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 1990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=99 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=89 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=89 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=8d dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=8d dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=8c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=8c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 8c
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x8c, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=8c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 8c
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=8c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=8c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=8c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ac dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bc dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bc dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bc dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1be dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bf dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1bf dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1bf
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bf, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1bf dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1bf
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bf dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bf dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bf dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bf dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bf dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bf dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=19f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=187 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=187 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=187 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=186 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=186 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 186
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x186, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=186 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 186
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=186 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=186 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=186 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=86 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=86 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=c6 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e6 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f6 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=fe dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=fa dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=f8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: f8
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xf8, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=f8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: f8
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=78 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=38 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=11 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 11
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=11 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 11
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=91 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=d1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=f1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: e2
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe2, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: e2
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=b2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=ba dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=be dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=bc dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=bd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=bd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: bd
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xbd, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=bd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 2910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: bd
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=bd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=bd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=bd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=bd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=bd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=fd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=fd dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 2990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 2990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=ed dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 2990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 2990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 2990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 2990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 2990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e5 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: e1
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xe1, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x700, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=140 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=140 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=150 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=158 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=15e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 15e
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x15e, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=15e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 15e
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 57
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 57
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d7 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b7 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a7 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1ab
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ab, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1ab
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=ab dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=13 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=17 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=14 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=14 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 14
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x14, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=14 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 14
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=14 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=14 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=14 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=114 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=194 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d4 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d4 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c4 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1cc dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1c9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1c9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1c9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1c9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1c9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=149 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=109 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=129 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=139 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=139 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=13d dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=13d dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=13c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=13c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 13c
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x13c, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=13c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 3900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 13c
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=13c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=13c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=13c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=13c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bc dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bc dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bc dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ac dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 3990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 3990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ac dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 3990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 3990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 3990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 3990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 3990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1aa dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4010: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1aa dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1aa, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4020: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7aa, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4030: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4040: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4050: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4060: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4070: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4080: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4090: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4100: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4110: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4120: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4130: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4140: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=18 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4150: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=19 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4160: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=19 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 19
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4170: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=19 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 19
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4180: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=19 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4190: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=19 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4200: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=19 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4210: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=119 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4220: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=199 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4230: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=199 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4240: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4250: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4260: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4270: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ad dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4280: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1af dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4290: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ae dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4300: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1ae dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1ae
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1ae, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4310: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1ae dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1ae
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4320: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ae dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4330: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ae dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4340: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ae dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4350: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ae dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4360: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=12e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4370: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=12e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4380: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4390: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4400: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4410: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4420: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4430: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4440: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 11e
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x11e, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4450: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 11e
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4460: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4470: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4480: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4490: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=11e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4500: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=19e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4510: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1de dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4520: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1de dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4530: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1de dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4540: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d6 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4550: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4560: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d2 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4570: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4580: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1d3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1d3
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1d3, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4590: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1d3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1d3
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4600: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4610: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4620: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4630: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=d3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4640: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=d3 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4650: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=93 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4660: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=93 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4670: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=93 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4680: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=9b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4690: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=9b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4700: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=9b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4710: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=9b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x9b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4720: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x79b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4730: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4740: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4750: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4760: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4770: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4780: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4790: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4800: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4810: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=100 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4820: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=108 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4830: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=108 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4840: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4850: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4860: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=10b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 10b
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x10b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4870: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=10b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 4880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 10b
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4880: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4890: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4900: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4910: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4920: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4930: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=10b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4940: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=12b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4950: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=12b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4960: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=123 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4970: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=123 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4980: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 4990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 4990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=123 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 4990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 4990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 4990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 4990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 4990: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=122 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x122, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5000: uvm_test_top.env.agt.sqr@@wr_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x722, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x604, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x704, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=280 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=280 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=2a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 5270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 2a9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=2a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 5280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 2a9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=329 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=369 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=349 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=359 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=359 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=35d dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=35d dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=35c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=35c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 5410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 35c
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x75c, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=25c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=21c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=23c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22c dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=224 dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=220 dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=222 dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=222 dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=222 dout=a9 dout_ref=a9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 5650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 222
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x622, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=222 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 5660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 222
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=222 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=222 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=222 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=322 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a2 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a2 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a2 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3b2 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3ba dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3ba dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3b8 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3b8 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=3b8 dout=a9 dout_ref=a9 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 5790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 3b8
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7b8, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=238 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=238 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=218 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=218 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 5990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 5990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=210 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 5990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 5990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 5990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 5990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 5990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=214 dout=22 dout_ref=22 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 6030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 214
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x614, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=214 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 6040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 214
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=314 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=314 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=314 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=334 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=324 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=32c dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=328 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=328 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=328 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=328 dout=22 dout_ref=22 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 6170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 328
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x728, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=268 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=248 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=258 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=250 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=250 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=252 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=252 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=252 dout=3c dout_ref=3c tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 6410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 252
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x652, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=252 dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 6420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 252
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=252 dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=252 dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=252 dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=352 dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=352 dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=352 dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=372 dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=372 dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=37a dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=37e dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=37e dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=37e dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=37e dout=3c dout_ref=3c tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 6550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 37e
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x77e, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=23e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=23e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22e dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22a dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22a dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22b dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=22b dout=52 dout_ref=52 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 6790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 22b
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=22b dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 6800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 22b
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22b dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22b dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22b dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=32b dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3ab dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3ab dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3ab dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3ab dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a3 dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a7 dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a5 dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a4 dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=3a4 dout=52 dout_ref=52 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 6930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 3a4
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 6990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 6990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 6990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 6990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 6990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 6990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 6990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a4, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a4 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=224 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=264 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=264 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=274 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27c dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=278 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=278 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=279 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=279 dout=2b dout_ref=2b tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 7170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 279
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=279 dout=2b dout_ref=2b tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 7180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 279
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7bd, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7bd, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=240 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=260 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=270 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=278 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=278 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=278 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=279 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=279 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 7330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 279
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x679, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=279 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 7340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 279
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=279 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=279 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=279 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=379 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3f9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e1 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=3e0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 7470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 3e0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e0, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e0 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=260 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=260 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=240 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=240 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=248 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=248 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=248 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=248 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=248 dout=79 dout_ref=79 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 7710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 248
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x648, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=248 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 7720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 248
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=248 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=248 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=248 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=348 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3c8 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=388 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=388 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=388 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=380 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=380 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=380 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=381 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=381 dout=79 dout_ref=79 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 7850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 381
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x781, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 7990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 7990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 7990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 7990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 7990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 7990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 7990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=289 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=289 dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=28b dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=28a dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=28a dout=48 dout_ref=48 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 8090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 28a
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x68a, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=28a dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 8100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 28a
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=28a dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=28a dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=28a dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=38a dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=30a dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=34a dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=34a dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=35a dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=352 dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=356 dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=354 dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=355 dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=355 dout=48 dout_ref=48 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 8230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 355
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=8a dout_ref=8a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6a8, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a8, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=208 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=208 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=208 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=209 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=209 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 8530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 209
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x609, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=209 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 8540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 209
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=209 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=209 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=209 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=309 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=389 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3c9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3c9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3d9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3d9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3d9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3d9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3d9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=3d9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 8670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 3d9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7d9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c2, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c2, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=9 dout_ref=9 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c2, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c2, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x61b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x71b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=220 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=220 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=228 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=22a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 8970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 22a
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x62a, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=22a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 8980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 22a
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 8990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 8990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 8990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 8990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 8990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 8990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 8990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=32a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9020: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=32a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9030: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=36a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9040: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=34a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9050: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=34a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9060: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=342 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9070: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=342 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9080: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=342 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9090: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=342 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9100: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=342 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 9110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 342
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9110: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9120: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9130: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9140: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9150: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9160: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9170: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9180: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9190: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9200: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x742, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9210: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9220: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9230: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9240: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9250: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=242 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9260: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c2 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9270: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=282 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9280: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=282 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9290: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=292 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9300: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=292 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9310: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=292 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9320: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=290 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9330: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=290 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9340: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=290 dout=2a dout_ref=2a tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 9350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 290
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x690, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9350: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=290 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 9360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 290
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9360: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=290 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9370: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=290 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9380: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=290 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9390: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=390 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9400: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=310 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9410: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=350 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9420: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=370 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9430: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=360 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9440: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=360 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9450: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=360 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9460: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=362 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9470: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=362 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9480: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=362 dout=2a dout_ref=2a tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 9490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 362
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9490: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9500: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9510: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9520: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9530: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9540: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9550: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9560: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9570: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9580: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x762, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9590: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9600: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9610: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9620: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9630: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9640: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=262 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9650: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=222 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9660: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=202 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9670: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=212 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9680: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=212 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9690: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=212 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9700: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=210 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9710: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=211 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9720: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=211 dout=90 dout_ref=90 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 9730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 211
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x611, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9730: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=211 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 9740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 211
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9740: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=211 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9750: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=211 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9760: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=211 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9770: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=311 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9780: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=391 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9790: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3d1 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9800: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3f1 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9810: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e1 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9820: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e9 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9830: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e9 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9840: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e9 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9850: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3e9 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9860: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=3e9 dout=90 dout_ref=90 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 9870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 3e9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9870: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9880: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9890: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9900: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9910: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9920: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9930: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9940: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9950: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9960: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7e9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9970: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9980: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 9990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 9990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 9990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 9990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 9990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 9990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 9990: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10000: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10010: uvm_test_top.env.agt.sqr@@rd_only_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e9 dout=11 dout_ref=11 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=240 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=240 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=250 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=250 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x625, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=250 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=250 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=250 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=250 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=250 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=290 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=290 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=280 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 10260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 288
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x688, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 10270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 288
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=288 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 10400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 2b8
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6b8, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3b8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=338 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=338 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=318 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=318 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=310 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=314 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=314 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=314 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=314 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 10540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 314
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x714, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=214 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=14 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=14 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=14 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=14 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=34 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=24 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=24 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=20 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=22 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=23 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=23 dout=b8 dout_ref=b8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 10780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 23
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x23, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=23 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 10790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 23
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=23 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=23 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=23 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=123 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a3 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1e3 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c3 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d3 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1db dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1df dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1df dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1de dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1de dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 10920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1de
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1de, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1de dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 10930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1de
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1de dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1de dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1de dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=de dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 10990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 10990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 10990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 10990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 10990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 10990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 10990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5e dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=5c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 5c
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x5c, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=5c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 5c
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=5c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=15c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1dc dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=19c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bc dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bc dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b4 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b0 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b0 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b1 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1b1 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1b1
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1b1, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1b1 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1b1
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b1 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b1 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3b1 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2b1 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=231 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=231 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=211 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=201 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=209 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=209 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=209 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=208 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=208 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 208
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x608, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=208 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 208
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=208 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=208 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=208 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=308 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=308 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=348 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=368 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=368 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=368 dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=36c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=36c dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=36d dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=36d dout=b8 dout_ref=b8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 36d
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x76d, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=26d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27d dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=275 dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=275 dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=277 dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=276 dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=276 dout=8 dout_ref=8 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 276
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x676, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=276 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 276
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=276 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=276 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=276 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=276 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2f6 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2f6 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d6 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c6 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c6 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c6 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c4 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=2c5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 11860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 2c5
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6c5, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3c5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3c5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=385 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a5 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a7 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 11990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 11990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3a6 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 11990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 11990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 11990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 11990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 11990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=3a6 dout=8 dout_ref=8 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 3a6
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a6 dout=c5 dout_ref=c5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a6 dout=c5 dout_ref=c5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a6 dout=c5 dout_ref=c5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2a6 dout=c5 dout_ref=c5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7a6, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=240 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=260 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=270 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=278 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=278 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27a dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=27b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 27b
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x67b, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=27b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 27b
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=27b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=37b dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3fb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3fb dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3db dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3db dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3db dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3df dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7df, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=20 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=20 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=28 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2c dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2e dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=2f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 2f
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x2f, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=2f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 2f
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=12f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=12f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=16f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=16f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=17f dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=177 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=173 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=173 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=173 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=173 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 173
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x173, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=173 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 173
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x682, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x782, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=220 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=230 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=230 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=234 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=234 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=234 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=234 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 234
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x634, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=234 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 234
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x64f, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x74f, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=80 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=80 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a8 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: a9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0xa9, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 12920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: a9
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=a9 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=29 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=69 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 12990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 12990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=49 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 12990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 12990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 12990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 12990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 12990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=59 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=51 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=55 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 56
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x56, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 56
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=46 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=46 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 42
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 42
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=52 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=52 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=56 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 57
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x57, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 57
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=57 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=157 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1d7 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 197
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x197, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 197
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=397 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=297 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=297 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=297 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=297 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=287 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=287 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=283 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=281 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=280 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=280 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 280
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x680, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=280 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 280
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=280 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=280 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=280 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=380 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=300 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=340 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=340 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=350 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=350 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=354 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=354 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=355 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=355 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 355
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x755, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=255 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=55 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=55 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=55 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=55 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=55 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=45 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=45 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=41 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=43 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 13990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 13990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=42 dout=80 dout_ref=80 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 13990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 13990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 42
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 13990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 13990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 13990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x42, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 13990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=42 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 42
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=42 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14030: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14040: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14040: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=142 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14040: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14040: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14040: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14040: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14050: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14050: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1c2 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14050: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14050: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14050: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14050: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14060: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14060: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=182 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14060: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14060: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14060: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14060: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14070: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14070: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1a2 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14070: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14070: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14070: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14070: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14080: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14080: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1b2 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14080: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14080: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14080: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14080: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14090: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14090: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1ba dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14090: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14090: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14090: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14090: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14100: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14100: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1be dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14100: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14100: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14100: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14100: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14110: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14110: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bc dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14110: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14110: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14110: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14110: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14120: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14120: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14120: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14120: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14120: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14120: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14130: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14130: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1bd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14130: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1bd
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14130: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14130: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x1bd, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14130: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14140: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14140: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=1bd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14140: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 1bd
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14140: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14140: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14140: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14150: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14150: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14150: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14150: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14150: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14150: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14160: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14160: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=1bd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14160: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14160: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14160: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14160: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14170: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14170: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=3bd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14170: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14170: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14170: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14170: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14180: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14180: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2bd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14180: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14180: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14180: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14180: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14190: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14190: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2bd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14190: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14190: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14190: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14190: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14200: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14200: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2fd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14200: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14200: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14200: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14200: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14210: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14210: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14210: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14210: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14210: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14210: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14220: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14220: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14220: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14220: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14220: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14220: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14230: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14230: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14230: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14230: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14230: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14230: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14240: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14240: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14240: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14240: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14240: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14240: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14250: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14250: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14250: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14250: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14250: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14250: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14260: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14260: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14260: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14260: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14260: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14260: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14270: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14270: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14270: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 2dd
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14270: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14270: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6dd, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14270: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14280: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14280: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14280: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 2dd
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14280: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14280: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14280: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14290: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14290: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14290: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14290: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14290: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14290: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14300: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14300: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14300: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14300: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14300: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14300: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14310: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14310: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14310: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14310: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14310: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14310: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14320: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14320: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14320: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14320: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14320: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14320: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14330: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14330: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14330: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14330: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14330: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14330: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14340: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14340: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14340: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14340: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14340: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14340: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14350: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14350: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14350: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14350: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14350: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14350: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14360: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14360: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14360: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14360: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14360: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14360: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14370: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14370: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2dd dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14370: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14370: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14370: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14370: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14380: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14380: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2d9 dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14380: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14380: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14380: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14380: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14390: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14390: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2db dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14390: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14390: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14390: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14390: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14400: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14400: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2da dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14400: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14400: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14400: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14400: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14410: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14410: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=2da dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14410: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 2da
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14410: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14410: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x6da, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14410: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14420: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14420: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2da dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14420: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14420: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14420: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c3, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14420: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14430: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14430: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2da dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14430: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14430: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14430: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c3, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14430: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14440: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14440: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=2da dout=80 dout_ref=80 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14440: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14440: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14440: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c3, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14440: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=0
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14450: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=0 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14450: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=0 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14450: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14450: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14450: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x7c3, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14450: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14460: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14460: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14460: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14460: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14460: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14460: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14470: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14470: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14470: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14470: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14470: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14470: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14480: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14480: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=0 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14480: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14480: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14480: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14480: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14490: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14490: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14490: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14490: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14490: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14490: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14500: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14500: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14500: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14500: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14500: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14500: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14510: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14510: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14510: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14510: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14510: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14510: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14520: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14520: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14520: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14520: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14520: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14520: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14530: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14530: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14530: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14530: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14530: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14530: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14540: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14540: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14540: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14540: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14540: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14540: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14550: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14550: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=200 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14550: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14550: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14550: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14550: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14560: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14560: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=204 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14560: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14560: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14560: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14560: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14570: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14570: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=204 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14570: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14570: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14570: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14570: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14580: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14580: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=205 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14580: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14580: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14580: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14580: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14590: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14590: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=205 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14590: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 205
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14590: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14590: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x605, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14590: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14600: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14600: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=205 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14600: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 205
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14600: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14600: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14600: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14610: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14610: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=205 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14610: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14610: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14610: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14610: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14620: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14620: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=205 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14620: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14620: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14620: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14620: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14630: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14630: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=205 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14630: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14630: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14630: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14630: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14640: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14640: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=305 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14640: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14640: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14640: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14640: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14650: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14650: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=305 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14650: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14650: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14650: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14650: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14660: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14660: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=305 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14660: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14660: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14660: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14660: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14670: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14670: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=325 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14670: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14670: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14670: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14670: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14680: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14680: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=335 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14680: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14680: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14680: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14680: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14690: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14690: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=335 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14690: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14690: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14690: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14690: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14700: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14700: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=331 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14700: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14700: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14700: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14700: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14710: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14710: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=333 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14710: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14710: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14710: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14710: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14720: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14720: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=333 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14720: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14720: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14720: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14720: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14730: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14730: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=333 dout=0 dout_ref=0 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14730: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 333
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14730: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14730: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=14
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14730: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14740: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14740: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14740: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14740: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14740: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=15
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14740: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14750: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14750: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14750: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14750: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14750: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=16
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14750: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14760: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14760: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14760: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14760: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14760: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=17
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14760: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14770: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14770: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14770: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14770: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14770: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=18
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14770: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14780: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14780: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14780: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14780: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14780: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=19
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14780: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14790: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14790: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14790: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14790: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14790: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=20
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14790: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14800: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14800: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14800: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14800: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14800: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=21
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14800: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14810: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=0 MISO_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14810: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14810: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14810: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14810: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=22
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14810: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14820: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14820: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14820: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14820: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14820: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=23
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14820: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14830: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14830: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14830: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14830: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14830: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x733, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14830: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14840: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14840: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14840: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14840: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14840: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14840: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14850: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14850: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14850: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14850: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14850: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14850: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14860: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14860: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=233 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14860: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14860: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14860: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14860: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14870: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14870: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=33 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14870: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14870: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14870: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14870: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14880: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14880: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=33 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14880: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14880: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14880: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14880: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14890: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14890: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=b3 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14890: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14890: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14890: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=6
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14890: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14900: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14900: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=b3 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14900: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14900: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14900: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=7
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14900: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14910: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14910: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=93 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14910: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14910: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14910: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=8
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14910: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14920: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14920: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=93 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14920: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14920: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14920: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=9
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14920: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14930: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14930: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=93 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14930: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14930: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14930: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=10
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14930: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14940: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14940: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=97 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14940: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14940: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14940: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=11
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14940: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14950: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14950: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=97 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14950: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14950: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14950: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=12
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14950: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14960: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14960: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=97 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14960: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14960: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14960: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=13
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14960: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14970: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14970: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=97 dout=5 dout_ref=5 tx_valid=1 tx_valid_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14970: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 97
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14970: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14970: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x97, cycle_count=0
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14970: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=1 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14980: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=1 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14980: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=1 din=97 dout=5 dout_ref=5 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(47) @ 14980: uvm_test_top.slave_env.sb [SCOREBOARD] rx_data matches: 97
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14980: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14980: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=1
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14980: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 14990: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 14990: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=97 dout=5 dout_ref=5 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 14990: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 14990: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 14990: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 14990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=2
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 14990: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 15000: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 15000: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=97 dout=5 dout_ref=5 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 15000: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 15000: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 15000: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 15000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=3
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 15000: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=0 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 15010: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=0 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 15010: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=97 dout=5 dout_ref=5 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 15010: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 15010: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 15010: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 15010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=4
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 15010: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 15020: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 15020: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=5 dout_ref=5 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 15020: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 15020: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 15020: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_seq_item.sv(64) @ 15020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] Generated MO_data: 0x19c, cycle_count=5
# UVM_INFO SPI_wrapper_seq_item.sv(65) @ 15020: uvm_test_top.env.agt.sqr@@wr_rd_seq.tx [POST_RANDOMIZE] MOSI=1 SS_n=0 rst_n=1
# UVM_INFO SPI_wrapper_monitor.sv(31) @ 15030: uvm_test_top.env.agt.mon [MONITOR] Observed:  MOSI=1 SS_n=0 rst_n=1 MISO=1 MISO_ref=1
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_monitor.sv(31) @ 15030: uvm_test_top.ram_env.agt.mon [MONITOR] Observed:   rst_n=1 rx_valid=0 din=197 dout=5 dout_ref=5 tx_valid=0 tx_valid_ref=0
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_slave/SPI_slave_scoreboard.sv(40) @ 15030: uvm_test_top.slave_env.sb [SCOREBOARD] rx_valid matches: 0
# UVM_INFO SPI_wrapper_scoreboard.sv(39) @ 15030: uvm_test_top.env.sb [SCOREBOARD] Match confirmed between MISO and MISO_ref
# UVM_INFO F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/RAM/RAM_scoreboard.sv(42) @ 15030: uvm_test_top.ram_env.sb [SCOREBOARD] Match: DUT outputs match expected values.
# UVM_INFO SPI_wrapper_test.sv(91) @ 15030: uvm_test_top [RUN_PHASE] Test finished
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 15030: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :10676
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]  3006
# [POST_RANDOMIZE]  3000
# [Questa UVM]     2
# [RNTST]     1
# [RUN_PHASE]     3
# [SCOREBOARD]  4662
# [TEST_DONE]     1
# [coverage]     1
# ** Note: $finish    : F:/MOHAMMED ESSAM/Digital/Design/tools/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 15030 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at F:/MOHAMMED ESSAM/Digital/Design/tools/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_wrapper.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (F:/MOHAMMED ESSAM/Digital/verification/projects/UVM Project/SPI_wrapper/SPI_wrapper.mpf).  File can not be renamed.
# Saving coverage database on exit...
# End time: 03:22:26 on Oct 15,2025, Elapsed time: 0:03:41
# Errors: 2, Warnings: 1
