   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	NVIC_SetPriority:
  23              	.LFB101:
  24              		.file 1 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/
   1:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /**************************************************************************//**
   2:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * @file     core_cm4.h
   3:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * @version  V2.10
   5:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * @date     19. July 2011
   6:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  *
   7:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * @note
   8:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  *
  10:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * @par
  11:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  *
  15:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * @par
  16:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  *
  22:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  ******************************************************************************/
  23:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if defined ( __ICCARM__ )
  24:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
  26:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  27:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #ifdef __cplusplus
  28:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  extern "C" {
  29:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
  30:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  31:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  34:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  35:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  37:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   It consists of:
  39:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  40:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****      - Cortex-M Core Register Definitions
  41:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****      - Cortex-M functions
  42:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****      - Cortex-M instructions
  43:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****      - Cortex-M SIMD instructions
  44:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  45:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   access to the Cortex-M Core
  47:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
  48:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  49:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   
  52:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  55:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****    
  58:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  61:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
  62:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  63:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  64:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*******************************************************************************
  65:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  *                 CMSIS definitions
  66:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  ******************************************************************************/
  67:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****    - CMSIS version number
  70:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****    - Cortex-M core
  71:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****    - Cortex-M core Revision Number
  72:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
  73:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
  74:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  75:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*  CMSIS CM4 definitions */
  76:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  80:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  82:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  83:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if   defined ( __CC_ARM )
  84:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  87:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #elif defined ( __ICCARM__ )
  88:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  91:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #elif defined ( __GNUC__ )
  92:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  95:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #elif defined ( __TASKING__ )
  96:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
  99:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
 100:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 101:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if defined ( __CC_ARM )
 103:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****       #define __FPU_USED       1
 106:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #else
 107:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****       #define __FPU_USED       0
 109:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #endif
 110:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #else
 111:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #define __FPU_USED         0
 112:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #endif
 113:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 114:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #elif defined ( __ICCARM__ )
 115:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #if defined __ARMVFP__
 116:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****       #define __FPU_USED       1
 118:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #else
 119:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****       #define __FPU_USED       0
 121:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #endif
 122:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #else
 123:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #define __FPU_USED         0
 124:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #endif
 125:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 126:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #elif defined ( __GNUC__ )
 127:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****       #define __FPU_USED       1
 130:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #else
 131:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****       #define __FPU_USED       0
 133:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #endif
 134:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #else
 135:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #define __FPU_USED         0
 136:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #endif
 137:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 138:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #elif defined ( __TASKING__ )
 139:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #define __FPU_USED         0
 141:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
 142:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 143:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 148:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 150:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 152:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 155:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* check device defines and use defaults */
 156:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #ifndef __CM4_REV
 158:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #define __CM4_REV               0x0000
 159:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #endif
 161:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 162:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #ifndef __FPU_PRESENT
 163:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #define __FPU_PRESENT             0
 164:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #endif
 166:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 167:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #ifndef __MPU_PRESENT
 168:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #define __MPU_PRESENT             0
 169:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #endif
 171:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 172:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #endif
 176:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 177:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #endif
 181:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
 182:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 183:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #ifdef __cplusplus
 185:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #else
 187:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
 189:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 192:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 194:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 195:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 196:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*******************************************************************************
 197:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  *                 Register Abstraction
 198:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  ******************************************************************************/
 199:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Core Register contain:
 201:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core Register
 202:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core NVIC Register
 203:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core SCB Register
 204:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core SysTick Register
 205:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core Debug Register
 206:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core MPU Register
 207:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core FPU Register
 208:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** */
 209:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 210:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 214:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 215:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 216:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 218:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef union
 219:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 220:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   struct
 221:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   {
 222:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #else
 225:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
 229:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } APSR_Type;
 237:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 238:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 239:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 241:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef union
 242:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 243:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   struct
 244:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   {
 245:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } IPSR_Type;
 250:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 251:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 252:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 254:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef union
 255:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 256:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   struct
 257:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   {
 258:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #else
 262:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
 266:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } xPSR_Type;
 276:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 277:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 278:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 280:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef union
 281:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 282:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   struct
 283:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   {
 284:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } CONTROL_Type;
 291:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 292:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 294:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 295:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 299:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 300:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 301:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 303:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef struct
 304:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 305:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED0[24];
 307:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RSERVED1[24];
 309:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED2[24];
 311:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED3[24];
 313:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED4[56];
 315:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED5[644];
 317:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }  NVIC_Type;
 319:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 320:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 324:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 326:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 327:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 331:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 332:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 333:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 335:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef struct
 336:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 337:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED0[5];
 357:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } SCB_Type;
 359:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 360:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB CPUID Register Definitions */
 361:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 364:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 367:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 370:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 373:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 376:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 380:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 383:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 386:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 389:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 392:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 395:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 398:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 401:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 404:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 407:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 411:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 415:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 418:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 421:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 424:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 427:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 430:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 433:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB System Control Register Definitions */
 434:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 437:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 440:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 443:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 447:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 450:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 453:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 456:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 459:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 462:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 466:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 469:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 472:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 475:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 478:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 481:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 484:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 487:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 490:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 493:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 496:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 499:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 502:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 505:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 509:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 512:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 515:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 519:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 522:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 525:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 529:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 532:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 535:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 538:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 541:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 543:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 544:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 548:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 549:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 550:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 552:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef struct
 553:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 554:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED0[1];
 555:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } SCnSCB_Type;
 558:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 559:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 563:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 567:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 570:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 573:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 576:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 579:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 581:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 582:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 586:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 587:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 588:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 590:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef struct
 591:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 592:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } SysTick_Type;
 597:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 598:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 602:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 605:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 608:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 611:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SysTick Reload Register Definitions */
 612:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 615:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SysTick Current Register Definitions */
 616:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 619:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 623:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 626:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 629:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 631:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 632:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 636:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 637:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 638:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 640:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef struct
 641:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 642:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __O  union
 643:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   {
 644:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED0[864];
 649:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED1[15];
 651:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED2[15];
 653:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } ITM_Type;
 655:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 656:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 660:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 664:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 667:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 670:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 673:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 676:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 679:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 682:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 685:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 688:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 690:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 691:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 696:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 697:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 698:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 700:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef struct
 701:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 702:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } MPU_Type;
 714:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 715:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* MPU Type Register */
 716:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 719:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 722:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 725:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* MPU Control Register */
 726:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 729:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 732:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 735:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* MPU Region Number Register */
 736:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 739:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* MPU Region Base Address Register */
 740:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 743:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 746:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 749:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 753:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 756:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 759:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 762:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
 764:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 765:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 766:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 771:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 772:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 773:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 775:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef struct
 776:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 777:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****        uint32_t RESERVED0[1];
 778:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } FPU_Type;
 784:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 785:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Floating-Point Context Control Register */
 786:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 789:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 792:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 795:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 798:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 801:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 804:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 807:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 810:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 813:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Floating-Point Context Address Register */
 814:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 817:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 821:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 824:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 827:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 830:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Media and FP Feature Register 0 */
 831:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 834:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 837:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 840:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 843:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 846:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 849:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 852:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 855:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Media and FP Feature Register 1 */
 856:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 859:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 862:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 865:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 868:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
 870:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 871:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 872:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 876:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 877:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 878:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 880:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** typedef struct
 881:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
 882:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** } CoreDebug_Type;
 887:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 888:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Debug Halting Control and Status Register */
 889:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 892:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 895:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 898:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 901:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 904:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 907:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 910:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 913:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 916:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 919:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 922:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 925:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Debug Core Register Selector Register */
 926:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 929:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 932:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 936:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 939:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 942:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 945:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 948:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 951:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 954:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 957:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 960:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 963:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 966:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 969:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 972:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 974:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 975:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
 977:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
 978:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 979:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 987:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 994:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
 998:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
 999:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #endif
1003:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1004:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} */
1005:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1006:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1007:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1008:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*******************************************************************************
1009:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  *                Hardware Abstraction Layer
1010:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  ******************************************************************************/
1011:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Core Function Interface contains:
1013:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core NVIC Functions
1014:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core SysTick Functions
1015:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core Debug Functions
1016:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   - Core Register Access Functions
1017:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** */
1018:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1019:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1020:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1021:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
1025:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1026:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1027:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Set Priority Grouping
1028:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1029:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Only values from 0..7 are used.
1032:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   In case of a conflict between priority grouping and available
1033:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1035:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1037:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1039:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t reg_value;
1040:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1042:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1049:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1050:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1051:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Get Priority Grouping
1052:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1053:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1056:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \return                Priority grouping field
1057:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1058:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1060:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1062:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1063:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1064:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Enable External Interrupt
1065:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1066:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     The interrupt number cannot be a negative value.
1068:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1069:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1071:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1073:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1075:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1076:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1077:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1078:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Disable External Interrupt
1079:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1080:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     The interrupt number cannot be a negative value.
1082:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1083:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1085:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1087:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1088:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1089:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1090:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1091:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Get Pending Interrupt
1092:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1093:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     for the specified interrupt.
1095:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1096:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \return             0  Interrupt status is not pending
1098:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \return             1  Interrupt status is pending
1099:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1100:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1102:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1104:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1105:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1106:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Set Pending Interrupt
1107:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1108:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     The interrupt number cannot be a negative value.
1110:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1111:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
1112:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1113:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1115:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1116:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1117:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1118:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1119:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Clear Pending Interrupt
1120:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1121:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function clears the pending bit for the specified interrupt.
1122:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     The interrupt number cannot be a negative value.
1123:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1124:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
1125:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1126:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1127:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1128:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1129:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1130:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1131:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1132:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Get Active Interrupt
1133:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1134:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function reads the active register in NVIC and returns the active bit.
1135:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get active
1136:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \return             0  Interrupt status is not active
1137:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \return             1  Interrupt status is active
1138:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1139:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1140:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1141:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1142:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1143:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1144:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1145:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Set Interrupt Priority
1146:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1147:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function sets the priority for the specified interrupt. The interrupt
1148:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     number can be positive to specify an external (device specific)
1149:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1150:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1151:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     Note: The priority cannot be set for every core interrupt.
1152:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1153:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set priority
1154:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]  priority  Priority to set
1155:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1156:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1157:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
  25              		.loc 1 1157 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 3960     		str	r1, [r7, #0]
  42 000a FB71     		strb	r3, [r7, #7]
1158:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   if(IRQn < 0) {
  43              		.loc 1 1158 0
  44 000c 97F90730 		ldrsb	r3, [r7, #7]
  45 0010 002B     		cmp	r3, #0
  46 0012 10DA     		bge	.L2
1159:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  47              		.loc 1 1159 0
  48 0014 4FF46D43 		mov	r3, #60672
  49 0018 CEF20003 		movt	r3, 57344
  50 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  51 001e 02F00F02 		and	r2, r2, #15
  52 0022 A2F10401 		sub	r1, r2, #4
  53 0026 3A68     		ldr	r2, [r7, #0]
  54 0028 D2B2     		uxtb	r2, r2
  55 002a 4FEA0212 		lsl	r2, r2, #4
  56 002e D2B2     		uxtb	r2, r2
  57 0030 5B18     		adds	r3, r3, r1
  58 0032 1A76     		strb	r2, [r3, #24]
  59 0034 0DE0     		b	.L1
  60              	.L2:
1160:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   else {
1161:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
  61              		.loc 1 1161 0
  62 0036 4FF46143 		mov	r3, #57600
  63 003a CEF20003 		movt	r3, 57344
  64 003e 97F90710 		ldrsb	r1, [r7, #7]
  65 0042 3A68     		ldr	r2, [r7, #0]
  66 0044 D2B2     		uxtb	r2, r2
  67 0046 4FEA0212 		lsl	r2, r2, #4
  68 004a D2B2     		uxtb	r2, r2
  69 004c 5B18     		adds	r3, r3, r1
  70 004e 83F80023 		strb	r2, [r3, #768]
  71              	.L1:
1162:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
  72              		.loc 1 1162 0
  73 0052 07F10C07 		add	r7, r7, #12
  74 0056 BD46     		mov	sp, r7
  75 0058 80BC     		pop	{r7}
  76 005a 7047     		bx	lr
  77              		.cfi_endproc
  78              	.LFE101:
  80              		.align	2
  81              		.thumb
  82              		.thumb_func
  84              	SysTick_Config:
  85              	.LFB106:
1163:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1164:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1165:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Get Interrupt Priority
1166:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1167:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function reads the priority for the specified interrupt. The interrupt
1168:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     number can be positive to specify an external (device specific)
1169:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1170:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1171:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     The returned priority value is automatically aligned to the implemented
1172:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     priority bits of the microcontroller.
1173:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1174:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]   IRQn  Number of the interrupt for get priority
1175:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \return             Interrupt Priority
1176:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1177:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1178:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1179:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1180:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   if(IRQn < 0) {
1181:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1182:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   else {
1183:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1184:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1185:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1186:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1187:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Encode Priority
1188:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1189:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function encodes the priority for an interrupt with the given priority group,
1190:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     preemptive priority value and sub priority value.
1191:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     In case of a conflict between priority grouping and available
1192:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1193:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1194:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     The returned priority value can be used for NVIC_SetPriority(...) function
1195:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1196:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1197:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
1198:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]       SubPriority  Sub priority value (starting from 0)
1199:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \return                        Encoded priority for the interrupt
1200:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1201:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1202:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1203:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1204:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t PreemptPriorityBits;
1205:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t SubPriorityBits;
1206:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1207:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1208:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1209:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1210:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   return (
1211:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1212:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1213:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****          );
1214:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1215:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1216:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1217:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  Decode Priority
1218:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1219:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function decodes an interrupt priority value with the given priority group to
1220:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     preemptive priority value and sub priority value.
1221:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     In case of a conflict between priority grouping and available
1222:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1223:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1224:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     The priority value can be retrieved with NVIC_GetPriority(...) function
1225:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1226:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]         Priority   Priority value
1227:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1228:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0)
1229:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [out]     pSubPriority  Sub priority value (starting from 0)
1230:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1231:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1232:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1233:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1234:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t PreemptPriorityBits;
1235:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   uint32_t SubPriorityBits;
1236:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1237:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1238:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1239:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1240:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1241:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1242:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1243:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1244:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1245:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  System Reset
1246:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1247:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function initiate a system reset request to reset the MCU.
1248:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1249:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE void NVIC_SystemReset(void)
1250:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
1251:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1252:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****                                                                   buffered write are completed befo
1253:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1254:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1255:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1256:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1257:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   while(1);                                                    /* wait until reset */
1258:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
1259:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1260:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1261:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1262:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1263:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1264:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /* ##################################    SysTick function  ########################################
1265:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1266:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions CMSIS Core SysTick Functions
1267:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   @{
1268:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1269:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1270:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1271:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1272:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** /** \brief  System Tick Configuration
1273:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1274:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     This function initialises the system tick timer and its interrupt and start the system tick tim
1275:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     Counter is in free running mode to generate periodical interrupts.
1276:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1277:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts
1278:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \return          0  Function succeeded
1279:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****     \return          1  Function failed
1280:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****  */
1281:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1282:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** {
  86              		.loc 1 1282 0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 8
  89              		@ frame_needed = 1, uses_anonymous_args = 0
  90 005c 80B5     		push	{r7, lr}
  91              	.LCFI3:
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 14, -4
  94              		.cfi_offset 7, -8
  95 005e 82B0     		sub	sp, sp, #8
  96              	.LCFI4:
  97              		.cfi_def_cfa_offset 16
  98 0060 00AF     		add	r7, sp, #0
  99              	.LCFI5:
 100              		.cfi_def_cfa_register 7
 101 0062 7860     		str	r0, [r7, #4]
1283:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 102              		.loc 1 1283 0
 103 0064 7A68     		ldr	r2, [r7, #4]
 104 0066 6FF07F43 		mvn	r3, #-16777216
 105 006a 9A42     		cmp	r2, r3
 106 006c 02D9     		bls	.L5
 107              		.loc 1 1283 0 is_stmt 0 discriminator 1
 108 006e 4FF00103 		mov	r3, #1
 109 0072 1FE0     		b	.L6
 110              	.L5:
1284:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** 
1285:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 111              		.loc 1 1285 0 is_stmt 1
 112 0074 4EF21003 		movw	r3, #57360
 113 0078 CEF20003 		movt	r3, 57344
 114 007c 7A68     		ldr	r2, [r7, #4]
 115 007e 22F07F42 		bic	r2, r2, #-16777216
 116 0082 02F1FF32 		add	r2, r2, #-1
 117 0086 5A60     		str	r2, [r3, #4]
1286:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
 118              		.loc 1 1286 0
 119 0088 4FF0FF30 		mov	r0, #-1
 120 008c 4FF00F01 		mov	r1, #15
 121 0090 FFF7B6FF 		bl	NVIC_SetPriority
1287:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 122              		.loc 1 1287 0
 123 0094 4EF21003 		movw	r3, #57360
 124 0098 CEF20003 		movt	r3, 57344
 125 009c 4FF00002 		mov	r2, #0
 126 00a0 9A60     		str	r2, [r3, #8]
1288:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 127              		.loc 1 1288 0
 128 00a2 4EF21003 		movw	r3, #57360
 129 00a6 CEF20003 		movt	r3, 57344
 130 00aa 4FF00702 		mov	r2, #7
 131 00ae 1A60     		str	r2, [r3, #0]
1289:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1290:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1291:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h ****   return (0);                                                  /* Function successful */
 132              		.loc 1 1291 0
 133 00b0 4FF00003 		mov	r3, #0
 134              	.L6:
1292:/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/cmsis/inc/core_cm4.h **** }
 135              		.loc 1 1292 0
 136 00b4 1846     		mov	r0, r3
 137 00b6 07F10807 		add	r7, r7, #8
 138 00ba BD46     		mov	sp, r7
 139 00bc 80BD     		pop	{r7, pc}
 140              		.cfi_endproc
 141              	.LFE106:
 143              		.comm	USB_OTG_dev,1520,4
 144              		.global	PrescalerValue
 145              		.bss
 146              		.align	1
 149              	PrescalerValue:
 150 0000 0000     		.space	2
 151              		.comm	TimingDelay,4,4
 152              		.global	DemoEnterCondition
 155              	DemoEnterCondition:
 156 0002 00       		.space	1
 157              		.global	UserButtonPressed
 160              	UserButtonPressed:
 161 0003 00       		.space	1
 162              		.comm	LIS302DL_InitStruct,5,4
 163              		.comm	LIS302DL_FilterStruct,3,4
 164              		.comm	X_Offset,1,1
 165              		.comm	Y_Offset,1,1
 166              		.global	Z_Offset
 169              	Z_Offset:
 170 0004 00       		.space	1
 171              		.comm	Buffer,6,4
 172 0005 00       		.text
 173 00be 00BF     		.align	2
 174              		.global	main
 175              		.thumb
 176              		.thumb_func
 178              	main:
 179              	.LFB110:
 180              		.file 2 "../main.c"
   1:../main.c     **** /**
   2:../main.c     ****   ******************************************************************************
   3:../main.c     ****   * @file    main.c 
   4:../main.c     ****   * @author  MCD Application Team
   5:../main.c     ****   * @version V1.0.0
   6:../main.c     ****   * @date    19-September-2011
   7:../main.c     ****   * @brief   Main program body
   8:../main.c     ****   ******************************************************************************
   9:../main.c     ****   * @attention
  10:../main.c     ****   *
  11:../main.c     ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../main.c     ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../main.c     ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../main.c     ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../main.c     ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../main.c     ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../main.c     ****   *
  18:../main.c     ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../main.c     ****   ******************************************************************************
  20:../main.c     ****   */ 
  21:../main.c     **** 
  22:../main.c     **** /* Includes ------------------------------------------------------------------*/
  23:../main.c     **** #include "main.h"
  24:../main.c     **** #include "usbd_hid_core.h"
  25:../main.c     **** #include "usbd_usr.h"
  26:../main.c     **** #include "usbd_desc.h"
  27:../main.c     **** 
  28:../main.c     **** /** @addtogroup STM32F4-Discovery_Demo
  29:../main.c     ****   * @{
  30:../main.c     ****   */
  31:../main.c     **** 
  32:../main.c     **** /* Private typedef -----------------------------------------------------------*/
  33:../main.c     **** /* Private define ------------------------------------------------------------*/
  34:../main.c     **** 
  35:../main.c     **** #define TESTRESULT_ADDRESS         0x080FFFFC
  36:../main.c     **** #define ALLTEST_PASS               0x00000000
  37:../main.c     **** #define ALLTEST_FAIL               0x55555555
  38:../main.c     **** 
  39:../main.c     **** /* Private macro -------------------------------------------------------------*/
  40:../main.c     **** /* Private variables ---------------------------------------------------------*/
  41:../main.c     **** #ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
  42:../main.c     ****   #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  43:../main.c     ****     #pragma data_alignment = 4   
  44:../main.c     ****   #endif
  45:../main.c     **** #endif /* USB_OTG_HS_INTERNAL_DMA_ENABLED */
  46:../main.c     **** __ALIGN_BEGIN USB_OTG_CORE_HANDLE  USB_OTG_dev __ALIGN_END;
  47:../main.c     ****   
  48:../main.c     **** uint16_t PrescalerValue = 0;
  49:../main.c     **** 
  50:../main.c     **** __IO uint32_t TimingDelay;
  51:../main.c     **** __IO uint8_t DemoEnterCondition = 0x00;
  52:../main.c     **** __IO uint8_t UserButtonPressed = 0x00;
  53:../main.c     **** LIS302DL_InitTypeDef  LIS302DL_InitStruct;
  54:../main.c     **** LIS302DL_FilterConfigTypeDef LIS302DL_FilterStruct;  
  55:../main.c     **** __IO int8_t X_Offset, Y_Offset, Z_Offset  = 0x00;
  56:../main.c     **** uint8_t Buffer[6];
  57:../main.c     **** 
  58:../main.c     **** /* Private function prototypes -----------------------------------------------*/
  59:../main.c     **** static uint32_t Demo_USBConfig(void);
  60:../main.c     **** static void TIM4_Config(void);
  61:../main.c     **** static void Demo_Exec(void);
  62:../main.c     **** 
  63:../main.c     **** /* Private functions ---------------------------------------------------------*/
  64:../main.c     **** 
  65:../main.c     **** /**
  66:../main.c     ****   * @brief  Main program.
  67:../main.c     ****   * @param  None
  68:../main.c     ****   * @retval None
  69:../main.c     ****   */
  70:../main.c     **** int main(void)
  71:../main.c     **** {
 181              		.loc 2 71 0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 16
 184              		@ frame_needed = 1, uses_anonymous_args = 0
 185 00c0 80B5     		push	{r7, lr}
 186              	.LCFI6:
 187              		.cfi_def_cfa_offset 8
 188              		.cfi_offset 14, -4
 189              		.cfi_offset 7, -8
 190 00c2 84B0     		sub	sp, sp, #16
 191              	.LCFI7:
 192              		.cfi_def_cfa_offset 24
 193 00c4 00AF     		add	r7, sp, #0
 194              	.LCFI8:
 195              		.cfi_def_cfa_register 7
  72:../main.c     ****   RCC_ClocksTypeDef RCC_Clocks;
  73:../main.c     ****   
  74:../main.c     ****   /* Initialize LEDs and User_Button on STM32F4-Discovery --------------------*/
  75:../main.c     ****   STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_EXTI); 
 196              		.loc 2 75 0
 197 00c6 4FF00000 		mov	r0, #0
 198 00ca 4FF00101 		mov	r1, #1
 199 00ce FFF7FEFF 		bl	STM_EVAL_PBInit
  76:../main.c     ****   
  77:../main.c     ****   STM_EVAL_LEDInit(LED4);
 200              		.loc 2 77 0
 201 00d2 4FF00000 		mov	r0, #0
 202 00d6 FFF7FEFF 		bl	STM_EVAL_LEDInit
  78:../main.c     ****   STM_EVAL_LEDInit(LED3);
 203              		.loc 2 78 0
 204 00da 4FF00100 		mov	r0, #1
 205 00de FFF7FEFF 		bl	STM_EVAL_LEDInit
  79:../main.c     ****   STM_EVAL_LEDInit(LED5);
 206              		.loc 2 79 0
 207 00e2 4FF00200 		mov	r0, #2
 208 00e6 FFF7FEFF 		bl	STM_EVAL_LEDInit
  80:../main.c     ****   STM_EVAL_LEDInit(LED6);
 209              		.loc 2 80 0
 210 00ea 4FF00300 		mov	r0, #3
 211 00ee FFF7FEFF 		bl	STM_EVAL_LEDInit
  81:../main.c     ****   
  82:../main.c     ****   /* SysTick end of count event each 10ms */
  83:../main.c     ****   RCC_GetClocksFreq(&RCC_Clocks);
 212              		.loc 2 83 0
 213 00f2 3B46     		mov	r3, r7
 214 00f4 1846     		mov	r0, r3
 215 00f6 FFF7FEFF 		bl	RCC_GetClocksFreq
  84:../main.c     ****   SysTick_Config(RCC_Clocks.HCLK_Frequency / 100);
 216              		.loc 2 84 0
 217 00fa 7A68     		ldr	r2, [r7, #4]
 218 00fc 48F21F53 		movw	r3, #34079
 219 0100 C5F2EB13 		movt	r3, 20971
 220 0104 A3FB0213 		umull	r1, r3, r3, r2
 221 0108 4FEA5313 		lsr	r3, r3, #5
 222 010c 1846     		mov	r0, r3
 223 010e FFF7A5FF 		bl	SysTick_Config
  85:../main.c     ****   
  86:../main.c     ****   if (STM_EVAL_PBGetState(BUTTON_USER) == Bit_SET)
 224              		.loc 2 86 0
 225 0112 4FF00000 		mov	r0, #0
 226 0116 FFF7FEFF 		bl	STM_EVAL_PBGetState
 227 011a 0346     		mov	r3, r0
 228 011c 012B     		cmp	r3, #1
 229 011e 40F08F80 		bne	.L8
  87:../main.c     ****   {
  88:../main.c     ****     /* Turn on LEDs available on STM32F4-Discovery ---------------------------*/
  89:../main.c     ****     STM_EVAL_LEDOn(LED4);
 230              		.loc 2 89 0
 231 0122 4FF00000 		mov	r0, #0
 232 0126 FFF7FEFF 		bl	STM_EVAL_LEDOn
  90:../main.c     ****     STM_EVAL_LEDOn(LED3);
 233              		.loc 2 90 0
 234 012a 4FF00100 		mov	r0, #1
 235 012e FFF7FEFF 		bl	STM_EVAL_LEDOn
  91:../main.c     ****     STM_EVAL_LEDOn(LED5);
 236              		.loc 2 91 0
 237 0132 4FF00200 		mov	r0, #2
 238 0136 FFF7FEFF 		bl	STM_EVAL_LEDOn
  92:../main.c     ****     STM_EVAL_LEDOn(LED6); 
 239              		.loc 2 92 0
 240 013a 4FF00300 		mov	r0, #3
 241 013e FFF7FEFF 		bl	STM_EVAL_LEDOn
  93:../main.c     **** 
  94:../main.c     ****     if ((*(__IO uint32_t*) TESTRESULT_ADDRESS) == ALLTEST_PASS)
 242              		.loc 2 94 0
 243 0142 4FF6FC73 		movw	r3, #65532
 244 0146 C0F60F03 		movt	r3, 2063
 245 014a 1B68     		ldr	r3, [r3, #0]
 246 014c 002B     		cmp	r3, #0
 247 014e 16D1     		bne	.L9
  95:../main.c     ****     {
  96:../main.c     ****       TimingDelay = 300;
 248              		.loc 2 96 0
 249 0150 40F20003 		movw	r3, #:lower16:TimingDelay
 250 0154 C0F20003 		movt	r3, #:upper16:TimingDelay
 251 0158 4FF49672 		mov	r2, #300
 252 015c 1A60     		str	r2, [r3, #0]
  97:../main.c     ****       /* Waiting User Button is pressed or Test Program condition verified */
  98:../main.c     ****       while ((STM_EVAL_PBGetState(BUTTON_USER) == Bit_SET)&&(TimingDelay != 0x00))
 253              		.loc 2 98 0
 254 015e 00BF     		nop
 255              	.L11:
 256              		.loc 2 98 0 is_stmt 0 discriminator 1
 257 0160 4FF00000 		mov	r0, #0
 258 0164 FFF7FEFF 		bl	STM_EVAL_PBGetState
 259 0168 0346     		mov	r3, r0
 260 016a 012B     		cmp	r3, #1
 261 016c 2BD1     		bne	.L10
 262              		.loc 2 98 0 discriminator 2
 263 016e 40F20003 		movw	r3, #:lower16:TimingDelay
 264 0172 C0F20003 		movt	r3, #:upper16:TimingDelay
 265 0176 1B68     		ldr	r3, [r3, #0]
 266 0178 002B     		cmp	r3, #0
 267 017a F1D1     		bne	.L11
 268              		.loc 2 98 0
 269 017c 23E0     		b	.L10
 270              	.L9:
  99:../main.c     ****       {}
 100:../main.c     ****     }
 101:../main.c     ****     else
 102:../main.c     ****     {
 103:../main.c     ****       /* Waiting User Button is Released  or TimeOut*/
 104:../main.c     ****       TimingDelay = 300;
 271              		.loc 2 104 0 is_stmt 1
 272 017e 40F20003 		movw	r3, #:lower16:TimingDelay
 273 0182 C0F20003 		movt	r3, #:upper16:TimingDelay
 274 0186 4FF49672 		mov	r2, #300
 275 018a 1A60     		str	r2, [r3, #0]
 105:../main.c     ****       while ((STM_EVAL_PBGetState(BUTTON_USER) == Bit_SET)&&(TimingDelay != 0x00))
 276              		.loc 2 105 0
 277 018c 00BF     		nop
 278              	.L13:
 279              		.loc 2 105 0 is_stmt 0 discriminator 1
 280 018e 4FF00000 		mov	r0, #0
 281 0192 FFF7FEFF 		bl	STM_EVAL_PBGetState
 282 0196 0346     		mov	r3, r0
 283 0198 012B     		cmp	r3, #1
 284 019a 06D1     		bne	.L12
 285              		.loc 2 105 0 discriminator 2
 286 019c 40F20003 		movw	r3, #:lower16:TimingDelay
 287 01a0 C0F20003 		movt	r3, #:upper16:TimingDelay
 288 01a4 1B68     		ldr	r3, [r3, #0]
 289 01a6 002B     		cmp	r3, #0
 290 01a8 F1D1     		bne	.L13
 291              	.L12:
 106:../main.c     ****       {}
 107:../main.c     ****       if (STM_EVAL_PBGetState(BUTTON_USER) == Bit_RESET)
 292              		.loc 2 107 0 is_stmt 1
 293 01aa 4FF00000 		mov	r0, #0
 294 01ae FFF7FEFF 		bl	STM_EVAL_PBGetState
 295 01b2 0346     		mov	r3, r0
 296 01b4 002B     		cmp	r3, #0
 297 01b6 06D1     		bne	.L10
 108:../main.c     ****       {
 109:../main.c     ****         TimingDelay = 0x00;
 298              		.loc 2 109 0
 299 01b8 40F20003 		movw	r3, #:lower16:TimingDelay
 300 01bc C0F20003 		movt	r3, #:upper16:TimingDelay
 301 01c0 4FF00002 		mov	r2, #0
 302 01c4 1A60     		str	r2, [r3, #0]
 303              	.L10:
 110:../main.c     ****       }
 111:../main.c     ****     }
 112:../main.c     ****     if (TimingDelay == 0x00)
 304              		.loc 2 112 0
 305 01c6 40F20003 		movw	r3, #:lower16:TimingDelay
 306 01ca C0F20003 		movt	r3, #:upper16:TimingDelay
 307 01ce 1B68     		ldr	r3, [r3, #0]
 308 01d0 002B     		cmp	r3, #0
 309 01d2 32D1     		bne	.L14
 113:../main.c     ****     {
 114:../main.c     ****       /* Turn off LEDs available on STM32F4-Discovery ------------------------*/
 115:../main.c     ****       STM_EVAL_LEDOff(LED4);
 310              		.loc 2 115 0
 311 01d4 4FF00000 		mov	r0, #0
 312 01d8 FFF7FEFF 		bl	STM_EVAL_LEDOff
 116:../main.c     ****       STM_EVAL_LEDOff(LED3);
 313              		.loc 2 116 0
 314 01dc 4FF00100 		mov	r0, #1
 315 01e0 FFF7FEFF 		bl	STM_EVAL_LEDOff
 117:../main.c     ****       STM_EVAL_LEDOff(LED5);
 316              		.loc 2 117 0
 317 01e4 4FF00200 		mov	r0, #2
 318 01e8 FFF7FEFF 		bl	STM_EVAL_LEDOff
 118:../main.c     ****       STM_EVAL_LEDOff(LED6); 
 319              		.loc 2 118 0
 320 01ec 4FF00300 		mov	r0, #3
 321 01f0 FFF7FEFF 		bl	STM_EVAL_LEDOff
 119:../main.c     ****       
 120:../main.c     ****       /* Waiting User Button is released */
 121:../main.c     ****       while (STM_EVAL_PBGetState(BUTTON_USER) == Bit_SET)
 322              		.loc 2 121 0
 323 01f4 00BF     		nop
 324              	.L15:
 325              		.loc 2 121 0 is_stmt 0 discriminator 1
 326 01f6 4FF00000 		mov	r0, #0
 327 01fa FFF7FEFF 		bl	STM_EVAL_PBGetState
 328 01fe 0346     		mov	r3, r0
 329 0200 012B     		cmp	r3, #1
 330 0202 F8D0     		beq	.L15
 122:../main.c     ****       {}
 123:../main.c     ****       
 124:../main.c     ****       /* Unlocks the FLASH control register access */
 125:../main.c     ****       FLASH_Unlock();
 331              		.loc 2 125 0 is_stmt 1
 332 0204 FFF7FEFF 		bl	FLASH_Unlock
 126:../main.c     ****       
 127:../main.c     ****       /* Move discovery kit to detect negative and positive acceleration values 
 128:../main.c     ****       on X, Y and Z axis */
 129:../main.c     ****       Accelerometer_MEMS_Test();
 333              		.loc 2 129 0
 334 0208 FFF7FEFF 		bl	Accelerometer_MEMS_Test
 130:../main.c     ****       
 131:../main.c     ****       /* USB Hardware connection */
 132:../main.c     ****       USB_Test();
 335              		.loc 2 132 0
 336 020c FFF7FEFF 		bl	USB_Test
 133:../main.c     ****       
 134:../main.c     ****       /* Audio Hardware connection */
 135:../main.c     ****       Audio_Test();
 337              		.loc 2 135 0
 338 0210 FFF7FEFF 		bl	Audio_Test
 136:../main.c     ****       
 137:../main.c     ****       /* Microphone MEMS Hardware connection */
 138:../main.c     ****       Microphone_MEMS_Test();
 339              		.loc 2 138 0
 340 0214 FFF7FEFF 		bl	Microphone_MEMS_Test
 139:../main.c     ****       
 140:../main.c     ****       /* Write PASS code at last word in the flash memory */
 141:../main.c     ****       FLASH_ProgramWord(TESTRESULT_ADDRESS, ALLTEST_PASS);
 341              		.loc 2 141 0
 342 0218 4FF6FC70 		movw	r0, #65532
 343 021c C0F60F00 		movt	r0, 2063
 344 0220 4FF00001 		mov	r1, #0
 345 0224 FFF7FEFF 		bl	FLASH_ProgramWord
 346              	.L16:
 142:../main.c     ****       
 143:../main.c     ****       while(1)
 144:../main.c     ****       {
 145:../main.c     ****         /* Toggle Green LED: signaling the End of the Test program */
 146:../main.c     ****         STM_EVAL_LEDToggle(LED4);
 347              		.loc 2 146 0 discriminator 1
 348 0228 4FF00000 		mov	r0, #0
 349 022c FFF7FEFF 		bl	STM_EVAL_LEDToggle
 147:../main.c     ****         Delay(10);
 350              		.loc 2 147 0 discriminator 1
 351 0230 4FF00A00 		mov	r0, #10
 352 0234 FFF7FEFF 		bl	Delay
 148:../main.c     ****       }
 353              		.loc 2 148 0 discriminator 1
 354 0238 F6E7     		b	.L16
 355              	.L14:
 149:../main.c     ****     }
 150:../main.c     ****     else
 151:../main.c     ****     {
 152:../main.c     ****       Demo_Exec();
 356              		.loc 2 152 0
 357 023a 00F009F8 		bl	Demo_Exec
 358 023e 01E0     		b	.L18
 359              	.L8:
 153:../main.c     ****     }
 154:../main.c     ****   }
 155:../main.c     ****   else
 156:../main.c     ****   {    
 157:../main.c     ****     Demo_Exec();
 360              		.loc 2 157 0
 361 0240 00F006F8 		bl	Demo_Exec
 362              	.L18:
 158:../main.c     ****   }
 159:../main.c     **** }
 363              		.loc 2 159 0
 364 0244 1846     		mov	r0, r3
 365 0246 07F11007 		add	r7, r7, #16
 366 024a BD46     		mov	sp, r7
 367 024c 80BD     		pop	{r7, pc}
 368              		.cfi_endproc
 369              	.LFE110:
 371 024e 00BF     		.align	2
 372              		.thumb
 373              		.thumb_func
 375              	Demo_Exec:
 376              	.LFB111:
 160:../main.c     **** 
 161:../main.c     **** /**
 162:../main.c     ****   * @brief  Execute the demo application.
 163:../main.c     ****   * @param  None
 164:../main.c     ****   * @retval None
 165:../main.c     ****   */
 166:../main.c     **** static void Demo_Exec(void)
 167:../main.c     **** {
 377              		.loc 2 167 0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 24
 380              		@ frame_needed = 1, uses_anonymous_args = 0
 381 0250 80B5     		push	{r7, lr}
 382              	.LCFI9:
 383              		.cfi_def_cfa_offset 8
 384              		.cfi_offset 14, -4
 385              		.cfi_offset 7, -8
 386 0252 86B0     		sub	sp, sp, #24
 387              	.LCFI10:
 388              		.cfi_def_cfa_offset 32
 389 0254 00AF     		add	r7, sp, #0
 390              	.LCFI11:
 391              		.cfi_def_cfa_register 7
 168:../main.c     ****   RCC_ClocksTypeDef RCC_Clocks;
 169:../main.c     ****   uint8_t togglecounter = 0x00;
 392              		.loc 2 169 0
 393 0256 4FF00003 		mov	r3, #0
 394 025a FB75     		strb	r3, [r7, #23]
 395              	.L27:
 170:../main.c     ****   
 171:../main.c     ****   while(1)
 172:../main.c     ****   {
 173:../main.c     ****     DemoEnterCondition = 0x00;
 396              		.loc 2 173 0
 397 025c 40F20003 		movw	r3, #:lower16:DemoEnterCondition
 398 0260 C0F20003 		movt	r3, #:upper16:DemoEnterCondition
 399 0264 4FF00002 		mov	r2, #0
 400 0268 1A70     		strb	r2, [r3, #0]
 174:../main.c     ****     
 175:../main.c     ****     /* Reset UserButton_Pressed variable */
 176:../main.c     ****     UserButtonPressed = 0x00;
 401              		.loc 2 176 0
 402 026a 40F20003 		movw	r3, #:lower16:UserButtonPressed
 403 026e C0F20003 		movt	r3, #:upper16:UserButtonPressed
 404 0272 4FF00002 		mov	r2, #0
 405 0276 1A70     		strb	r2, [r3, #0]
 177:../main.c     ****     
 178:../main.c     ****     /* Initialize LEDs to be managed by GPIO */
 179:../main.c     ****     STM_EVAL_LEDInit(LED4);
 406              		.loc 2 179 0
 407 0278 4FF00000 		mov	r0, #0
 408 027c FFF7FEFF 		bl	STM_EVAL_LEDInit
 180:../main.c     ****     STM_EVAL_LEDInit(LED3);
 409              		.loc 2 180 0
 410 0280 4FF00100 		mov	r0, #1
 411 0284 FFF7FEFF 		bl	STM_EVAL_LEDInit
 181:../main.c     ****     STM_EVAL_LEDInit(LED5);
 412              		.loc 2 181 0
 413 0288 4FF00200 		mov	r0, #2
 414 028c FFF7FEFF 		bl	STM_EVAL_LEDInit
 182:../main.c     ****     STM_EVAL_LEDInit(LED6);
 415              		.loc 2 182 0
 416 0290 4FF00300 		mov	r0, #3
 417 0294 FFF7FEFF 		bl	STM_EVAL_LEDInit
 183:../main.c     ****     
 184:../main.c     ****     /* SysTick end of count event each 10ms */
 185:../main.c     ****     RCC_GetClocksFreq(&RCC_Clocks);
 418              		.loc 2 185 0
 419 0298 07F10403 		add	r3, r7, #4
 420 029c 1846     		mov	r0, r3
 421 029e FFF7FEFF 		bl	RCC_GetClocksFreq
 186:../main.c     ****     SysTick_Config(RCC_Clocks.HCLK_Frequency / 100);  
 422              		.loc 2 186 0
 423 02a2 BA68     		ldr	r2, [r7, #8]
 424 02a4 48F21F53 		movw	r3, #34079
 425 02a8 C5F2EB13 		movt	r3, 20971
 426 02ac A3FB0213 		umull	r1, r3, r3, r2
 427 02b0 4FEA5313 		lsr	r3, r3, #5
 428 02b4 1846     		mov	r0, r3
 429 02b6 FFF7D1FE 		bl	SysTick_Config
 187:../main.c     ****     
 188:../main.c     ****     /* Turn OFF all LEDs */
 189:../main.c     ****     STM_EVAL_LEDOff(LED4);
 430              		.loc 2 189 0
 431 02ba 4FF00000 		mov	r0, #0
 432 02be FFF7FEFF 		bl	STM_EVAL_LEDOff
 190:../main.c     ****     STM_EVAL_LEDOff(LED3);
 433              		.loc 2 190 0
 434 02c2 4FF00100 		mov	r0, #1
 435 02c6 FFF7FEFF 		bl	STM_EVAL_LEDOff
 191:../main.c     ****     STM_EVAL_LEDOff(LED5);
 436              		.loc 2 191 0
 437 02ca 4FF00200 		mov	r0, #2
 438 02ce FFF7FEFF 		bl	STM_EVAL_LEDOff
 192:../main.c     ****     STM_EVAL_LEDOff(LED6);
 439              		.loc 2 192 0
 440 02d2 4FF00300 		mov	r0, #3
 441 02d6 FFF7FEFF 		bl	STM_EVAL_LEDOff
 193:../main.c     ****     
 194:../main.c     ****     /* Waiting User Button is pressed */
 195:../main.c     ****     while (UserButtonPressed == 0x00)
 442              		.loc 2 195 0
 443 02da 48E0     		b	.L20
 444              	.L23:
 196:../main.c     ****     {
 197:../main.c     ****       /* Toggle LED4 */
 198:../main.c     ****       STM_EVAL_LEDToggle(LED4);
 445              		.loc 2 198 0
 446 02dc 4FF00000 		mov	r0, #0
 447 02e0 FFF7FEFF 		bl	STM_EVAL_LEDToggle
 199:../main.c     ****       Delay(10);
 448              		.loc 2 199 0
 449 02e4 4FF00A00 		mov	r0, #10
 450 02e8 FFF7FEFF 		bl	Delay
 200:../main.c     ****       /* Toggle LED4 */
 201:../main.c     ****       STM_EVAL_LEDToggle(LED3);
 451              		.loc 2 201 0
 452 02ec 4FF00100 		mov	r0, #1
 453 02f0 FFF7FEFF 		bl	STM_EVAL_LEDToggle
 202:../main.c     ****       Delay(10);
 454              		.loc 2 202 0
 455 02f4 4FF00A00 		mov	r0, #10
 456 02f8 FFF7FEFF 		bl	Delay
 203:../main.c     ****       /* Toggle LED4 */
 204:../main.c     ****       STM_EVAL_LEDToggle(LED5);
 457              		.loc 2 204 0
 458 02fc 4FF00200 		mov	r0, #2
 459 0300 FFF7FEFF 		bl	STM_EVAL_LEDToggle
 205:../main.c     ****       Delay(10);
 460              		.loc 2 205 0
 461 0304 4FF00A00 		mov	r0, #10
 462 0308 FFF7FEFF 		bl	Delay
 206:../main.c     ****       /* Toggle LED4 */
 207:../main.c     ****       STM_EVAL_LEDToggle(LED6);
 463              		.loc 2 207 0
 464 030c 4FF00300 		mov	r0, #3
 465 0310 FFF7FEFF 		bl	STM_EVAL_LEDToggle
 208:../main.c     ****       Delay(10);
 466              		.loc 2 208 0
 467 0314 4FF00A00 		mov	r0, #10
 468 0318 FFF7FEFF 		bl	Delay
 209:../main.c     ****       togglecounter ++;
 469              		.loc 2 209 0
 470 031c FB7D     		ldrb	r3, [r7, #23]
 471 031e 03F10103 		add	r3, r3, #1
 472 0322 FB75     		strb	r3, [r7, #23]
 210:../main.c     ****       if (togglecounter == 0x10)
 473              		.loc 2 210 0
 474 0324 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 475 0326 102B     		cmp	r3, #16
 476 0328 21D1     		bne	.L20
 211:../main.c     ****       {
 212:../main.c     ****         togglecounter = 0x00;
 477              		.loc 2 212 0
 478 032a 4FF00003 		mov	r3, #0
 479 032e FB75     		strb	r3, [r7, #23]
 213:../main.c     ****         while (togglecounter < 0x10)
 480              		.loc 2 213 0
 481 0330 17E0     		b	.L21
 482              	.L22:
 214:../main.c     ****         {
 215:../main.c     ****           STM_EVAL_LEDToggle(LED4);
 483              		.loc 2 215 0
 484 0332 4FF00000 		mov	r0, #0
 485 0336 FFF7FEFF 		bl	STM_EVAL_LEDToggle
 216:../main.c     ****           STM_EVAL_LEDToggle(LED3);
 486              		.loc 2 216 0
 487 033a 4FF00100 		mov	r0, #1
 488 033e FFF7FEFF 		bl	STM_EVAL_LEDToggle
 217:../main.c     ****           STM_EVAL_LEDToggle(LED5);
 489              		.loc 2 217 0
 490 0342 4FF00200 		mov	r0, #2
 491 0346 FFF7FEFF 		bl	STM_EVAL_LEDToggle
 218:../main.c     ****           STM_EVAL_LEDToggle(LED6);
 492              		.loc 2 218 0
 493 034a 4FF00300 		mov	r0, #3
 494 034e FFF7FEFF 		bl	STM_EVAL_LEDToggle
 219:../main.c     ****           Delay(10);
 495              		.loc 2 219 0
 496 0352 4FF00A00 		mov	r0, #10
 497 0356 FFF7FEFF 		bl	Delay
 220:../main.c     ****           togglecounter ++;
 498              		.loc 2 220 0
 499 035a FB7D     		ldrb	r3, [r7, #23]
 500 035c 03F10103 		add	r3, r3, #1
 501 0360 FB75     		strb	r3, [r7, #23]
 502              	.L21:
 213:../main.c     ****         while (togglecounter < 0x10)
 503              		.loc 2 213 0 discriminator 1
 504 0362 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 505 0364 0F2B     		cmp	r3, #15
 506 0366 E4D9     		bls	.L22
 221:../main.c     ****         }
 222:../main.c     ****        togglecounter = 0x00;
 507              		.loc 2 222 0
 508 0368 4FF00003 		mov	r3, #0
 509 036c FB75     		strb	r3, [r7, #23]
 510              	.L20:
 195:../main.c     ****     while (UserButtonPressed == 0x00)
 511              		.loc 2 195 0 discriminator 1
 512 036e 40F20003 		movw	r3, #:lower16:UserButtonPressed
 513 0372 C0F20003 		movt	r3, #:upper16:UserButtonPressed
 514 0376 1B78     		ldrb	r3, [r3, #0]
 515 0378 DBB2     		uxtb	r3, r3
 516 037a 002B     		cmp	r3, #0
 517 037c AED0     		beq	.L23
 223:../main.c     ****       }
 224:../main.c     ****     }
 225:../main.c     ****     
 226:../main.c     ****     /* Waiting User Button is Released */
 227:../main.c     ****     while (STM_EVAL_PBGetState(BUTTON_USER) == Bit_SET)
 518              		.loc 2 227 0
 519 037e 00BF     		nop
 520              	.L24:
 521              		.loc 2 227 0 is_stmt 0 discriminator 1
 522 0380 4FF00000 		mov	r0, #0
 523 0384 FFF7FEFF 		bl	STM_EVAL_PBGetState
 524 0388 0346     		mov	r3, r0
 525 038a 012B     		cmp	r3, #1
 526 038c F8D0     		beq	.L24
 228:../main.c     ****     {}
 229:../main.c     ****     UserButtonPressed = 0x00;
 527              		.loc 2 229 0 is_stmt 1
 528 038e 40F20003 		movw	r3, #:lower16:UserButtonPressed
 529 0392 C0F20003 		movt	r3, #:upper16:UserButtonPressed
 530 0396 4FF00002 		mov	r2, #0
 531 039a 1A70     		strb	r2, [r3, #0]
 230:../main.c     ****     
 231:../main.c     ****     /* TIM4 channels configuration */
 232:../main.c     ****     TIM4_Config();
 532              		.loc 2 232 0
 533 039c 00F0E8F8 		bl	TIM4_Config
 233:../main.c     ****     
 234:../main.c     ****     /* Disable all Timer4 channels */
 235:../main.c     ****     TIM_CCxCmd(TIM4, TIM_Channel_1, DISABLE);
 534              		.loc 2 235 0
 535 03a0 4FF40060 		mov	r0, #2048
 536 03a4 C4F20000 		movt	r0, 16384
 537 03a8 4FF00001 		mov	r1, #0
 538 03ac 4FF00002 		mov	r2, #0
 539 03b0 FFF7FEFF 		bl	TIM_CCxCmd
 236:../main.c     ****     TIM_CCxCmd(TIM4, TIM_Channel_2, DISABLE);
 540              		.loc 2 236 0
 541 03b4 4FF40060 		mov	r0, #2048
 542 03b8 C4F20000 		movt	r0, 16384
 543 03bc 4FF00401 		mov	r1, #4
 544 03c0 4FF00002 		mov	r2, #0
 545 03c4 FFF7FEFF 		bl	TIM_CCxCmd
 237:../main.c     ****     TIM_CCxCmd(TIM4, TIM_Channel_3, DISABLE);
 546              		.loc 2 237 0
 547 03c8 4FF40060 		mov	r0, #2048
 548 03cc C4F20000 		movt	r0, 16384
 549 03d0 4FF00801 		mov	r1, #8
 550 03d4 4FF00002 		mov	r2, #0
 551 03d8 FFF7FEFF 		bl	TIM_CCxCmd
 238:../main.c     ****     TIM_CCxCmd(TIM4, TIM_Channel_4, DISABLE);
 552              		.loc 2 238 0
 553 03dc 4FF40060 		mov	r0, #2048
 554 03e0 C4F20000 		movt	r0, 16384
 555 03e4 4FF00C01 		mov	r1, #12
 556 03e8 4FF00002 		mov	r2, #0
 557 03ec FFF7FEFF 		bl	TIM_CCxCmd
 239:../main.c     **** 
 240:../main.c     ****     /* MEMS configuration */
 241:../main.c     ****     LIS302DL_InitStruct.Power_Mode = LIS302DL_LOWPOWERMODE_ACTIVE;
 558              		.loc 2 241 0
 559 03f0 40F20003 		movw	r3, #:lower16:LIS302DL_InitStruct
 560 03f4 C0F20003 		movt	r3, #:upper16:LIS302DL_InitStruct
 561 03f8 4FF04002 		mov	r2, #64
 562 03fc 1A70     		strb	r2, [r3, #0]
 242:../main.c     ****     LIS302DL_InitStruct.Output_DataRate = LIS302DL_DATARATE_100;
 563              		.loc 2 242 0
 564 03fe 40F20003 		movw	r3, #:lower16:LIS302DL_InitStruct
 565 0402 C0F20003 		movt	r3, #:upper16:LIS302DL_InitStruct
 566 0406 4FF00002 		mov	r2, #0
 567 040a 5A70     		strb	r2, [r3, #1]
 243:../main.c     ****     LIS302DL_InitStruct.Axes_Enable = LIS302DL_XYZ_ENABLE;
 568              		.loc 2 243 0
 569 040c 40F20003 		movw	r3, #:lower16:LIS302DL_InitStruct
 570 0410 C0F20003 		movt	r3, #:upper16:LIS302DL_InitStruct
 571 0414 4FF00702 		mov	r2, #7
 572 0418 9A70     		strb	r2, [r3, #2]
 244:../main.c     ****     LIS302DL_InitStruct.Full_Scale = LIS302DL_FULLSCALE_2_3;
 573              		.loc 2 244 0
 574 041a 40F20003 		movw	r3, #:lower16:LIS302DL_InitStruct
 575 041e C0F20003 		movt	r3, #:upper16:LIS302DL_InitStruct
 576 0422 4FF00002 		mov	r2, #0
 577 0426 DA70     		strb	r2, [r3, #3]
 245:../main.c     ****     LIS302DL_InitStruct.Self_Test = LIS302DL_SELFTEST_NORMAL;
 578              		.loc 2 245 0
 579 0428 40F20003 		movw	r3, #:lower16:LIS302DL_InitStruct
 580 042c C0F20003 		movt	r3, #:upper16:LIS302DL_InitStruct
 581 0430 4FF00002 		mov	r2, #0
 582 0434 1A71     		strb	r2, [r3, #4]
 246:../main.c     ****     LIS302DL_Init(&LIS302DL_InitStruct);
 583              		.loc 2 246 0
 584 0436 40F20000 		movw	r0, #:lower16:LIS302DL_InitStruct
 585 043a C0F20000 		movt	r0, #:upper16:LIS302DL_InitStruct
 586 043e FFF7FEFF 		bl	LIS302DL_Init
 247:../main.c     ****     
 248:../main.c     ****     /* Required delay for the MEMS Accelerometre: Turn-on time = 3/Output data Rate 
 249:../main.c     ****     = 3/100 = 30ms */
 250:../main.c     ****     Delay(30);
 587              		.loc 2 250 0
 588 0442 4FF01E00 		mov	r0, #30
 589 0446 FFF7FEFF 		bl	Delay
 251:../main.c     ****     
 252:../main.c     ****     DemoEnterCondition = 0x01;
 590              		.loc 2 252 0
 591 044a 40F20003 		movw	r3, #:lower16:DemoEnterCondition
 592 044e C0F20003 		movt	r3, #:upper16:DemoEnterCondition
 593 0452 4FF00102 		mov	r2, #1
 594 0456 1A70     		strb	r2, [r3, #0]
 253:../main.c     ****     /* MEMS High Pass Filter configuration */
 254:../main.c     ****     LIS302DL_FilterStruct.HighPassFilter_Data_Selection = LIS302DL_FILTEREDDATASELECTION_OUTPUTREGI
 595              		.loc 2 254 0
 596 0458 40F20003 		movw	r3, #:lower16:LIS302DL_FilterStruct
 597 045c C0F20003 		movt	r3, #:upper16:LIS302DL_FilterStruct
 598 0460 4FF02002 		mov	r2, #32
 599 0464 1A70     		strb	r2, [r3, #0]
 255:../main.c     ****     LIS302DL_FilterStruct.HighPassFilter_CutOff_Frequency = LIS302DL_HIGHPASSFILTER_LEVEL_1;
 600              		.loc 2 255 0
 601 0466 40F20003 		movw	r3, #:lower16:LIS302DL_FilterStruct
 602 046a C0F20003 		movt	r3, #:upper16:LIS302DL_FilterStruct
 603 046e 4FF00102 		mov	r2, #1
 604 0472 5A70     		strb	r2, [r3, #1]
 256:../main.c     ****     LIS302DL_FilterStruct.HighPassFilter_Interrupt = LIS302DL_HIGHPASSFILTERINTERRUPT_1_2;
 605              		.loc 2 256 0
 606 0474 40F20003 		movw	r3, #:lower16:LIS302DL_FilterStruct
 607 0478 C0F20003 		movt	r3, #:upper16:LIS302DL_FilterStruct
 608 047c 4FF00C02 		mov	r2, #12
 609 0480 9A70     		strb	r2, [r3, #2]
 257:../main.c     ****     LIS302DL_FilterConfig(&LIS302DL_FilterStruct);
 610              		.loc 2 257 0
 611 0482 40F20000 		movw	r0, #:lower16:LIS302DL_FilterStruct
 612 0486 C0F20000 		movt	r0, #:upper16:LIS302DL_FilterStruct
 613 048a FFF7FEFF 		bl	LIS302DL_FilterConfig
 258:../main.c     ****     
 259:../main.c     ****     LIS302DL_Read(Buffer, LIS302DL_OUT_X_ADDR, 6);
 614              		.loc 2 259 0
 615 048e 40F20000 		movw	r0, #:lower16:Buffer
 616 0492 C0F20000 		movt	r0, #:upper16:Buffer
 617 0496 4FF02901 		mov	r1, #41
 618 049a 4FF00602 		mov	r2, #6
 619 049e FFF7FEFF 		bl	LIS302DL_Read
 260:../main.c     ****     X_Offset = Buffer[0];
 620              		.loc 2 260 0
 621 04a2 40F20003 		movw	r3, #:lower16:Buffer
 622 04a6 C0F20003 		movt	r3, #:upper16:Buffer
 623 04aa 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 624 04ac DAB2     		uxtb	r2, r3
 625 04ae 40F20003 		movw	r3, #:lower16:X_Offset
 626 04b2 C0F20003 		movt	r3, #:upper16:X_Offset
 627 04b6 1A70     		strb	r2, [r3, #0]
 261:../main.c     ****     Y_Offset = Buffer[2];
 628              		.loc 2 261 0
 629 04b8 40F20003 		movw	r3, #:lower16:Buffer
 630 04bc C0F20003 		movt	r3, #:upper16:Buffer
 631 04c0 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 632 04c2 DAB2     		uxtb	r2, r3
 633 04c4 40F20003 		movw	r3, #:lower16:Y_Offset
 634 04c8 C0F20003 		movt	r3, #:upper16:Y_Offset
 635 04cc 1A70     		strb	r2, [r3, #0]
 262:../main.c     ****     Z_Offset = Buffer[4];
 636              		.loc 2 262 0
 637 04ce 40F20003 		movw	r3, #:lower16:Buffer
 638 04d2 C0F20003 		movt	r3, #:upper16:Buffer
 639 04d6 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 640 04d8 DAB2     		uxtb	r2, r3
 641 04da 40F20003 		movw	r3, #:lower16:Z_Offset
 642 04de C0F20003 		movt	r3, #:upper16:Z_Offset
 643 04e2 1A70     		strb	r2, [r3, #0]
 263:../main.c     ****     
 264:../main.c     ****     /* USB configuration */
 265:../main.c     ****     Demo_USBConfig();
 644              		.loc 2 265 0
 645 04e4 00F026F8 		bl	Demo_USBConfig
 266:../main.c     ****     
 267:../main.c     ****     /* Waiting User Button is pressed */
 268:../main.c     ****     while (UserButtonPressed == 0x00)
 646              		.loc 2 268 0
 647 04e8 00BF     		nop
 648              	.L25:
 649              		.loc 2 268 0 is_stmt 0 discriminator 1
 650 04ea 40F20003 		movw	r3, #:lower16:UserButtonPressed
 651 04ee C0F20003 		movt	r3, #:upper16:UserButtonPressed
 652 04f2 1B78     		ldrb	r3, [r3, #0]
 653 04f4 DBB2     		uxtb	r3, r3
 654 04f6 002B     		cmp	r3, #0
 655 04f8 F7D0     		beq	.L25
 269:../main.c     ****     {}
 270:../main.c     ****     
 271:../main.c     ****     /* Waiting User Button is Released */
 272:../main.c     ****     while (STM_EVAL_PBGetState(BUTTON_USER) == Bit_SET)
 656              		.loc 2 272 0 is_stmt 1
 657 04fa 00BF     		nop
 658              	.L26:
 659              		.loc 2 272 0 is_stmt 0 discriminator 1
 660 04fc 4FF00000 		mov	r0, #0
 661 0500 FFF7FEFF 		bl	STM_EVAL_PBGetState
 662 0504 0346     		mov	r3, r0
 663 0506 012B     		cmp	r3, #1
 664 0508 F8D0     		beq	.L26
 273:../main.c     ****     {}
 274:../main.c     ****     
 275:../main.c     ****     /* Disable SPI1 used to drive the MEMS accelerometre */
 276:../main.c     ****     SPI_Cmd(LIS302DL_SPI, DISABLE);
 665              		.loc 2 276 0 is_stmt 1
 666 050a 4FF44050 		mov	r0, #12288
 667 050e C4F20100 		movt	r0, 16385
 668 0512 4FF00001 		mov	r1, #0
 669 0516 FFF7FEFF 		bl	SPI_Cmd
 277:../main.c     ****     
 278:../main.c     ****     /* Disconnect the USB device */
 279:../main.c     ****     DCD_DevDisconnect(&USB_OTG_dev);
 670              		.loc 2 279 0
 671 051a 40F20000 		movw	r0, #:lower16:USB_OTG_dev
 672 051e C0F20000 		movt	r0, #:upper16:USB_OTG_dev
 673 0522 FFF7FEFF 		bl	DCD_DevDisconnect
 280:../main.c     ****     USB_OTG_StopDevice(&USB_OTG_dev);
 674              		.loc 2 280 0
 675 0526 40F20000 		movw	r0, #:lower16:USB_OTG_dev
 676 052a C0F20000 		movt	r0, #:upper16:USB_OTG_dev
 677 052e FFF7FEFF 		bl	USB_OTG_StopDevice
 281:../main.c     ****   }
 678              		.loc 2 281 0
 679 0532 93E6     		b	.L27
 680              		.cfi_endproc
 681              	.LFE111:
 683              		.align	2
 684              		.thumb
 685              		.thumb_func
 687              	Demo_USBConfig:
 688              	.LFB112:
 282:../main.c     **** }
 283:../main.c     **** 
 284:../main.c     **** /**
 285:../main.c     ****   * @brief  Initializes the USB for the demonstration application.
 286:../main.c     ****   * @param  None
 287:../main.c     ****   * @retval None
 288:../main.c     ****   */
 289:../main.c     **** static uint32_t Demo_USBConfig(void)
 290:../main.c     **** {
 689              		.loc 2 290 0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 0
 692              		@ frame_needed = 1, uses_anonymous_args = 0
 693 0534 80B5     		push	{r7, lr}
 694              	.LCFI12:
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 14, -4
 697              		.cfi_offset 7, -8
 698 0536 82B0     		sub	sp, sp, #8
 699              	.LCFI13:
 700              		.cfi_def_cfa_offset 16
 701 0538 02AF     		add	r7, sp, #8
 702              	.LCFI14:
 703              		.cfi_def_cfa 7, 8
 291:../main.c     ****   USBD_Init(&USB_OTG_dev,
 704              		.loc 2 291 0
 705 053a 40F20003 		movw	r3, #:lower16:USR_cb
 706 053e C0F20003 		movt	r3, #:upper16:USR_cb
 707 0542 0093     		str	r3, [sp, #0]
 708 0544 40F20000 		movw	r0, #:lower16:USB_OTG_dev
 709 0548 C0F20000 		movt	r0, #:upper16:USB_OTG_dev
 710 054c 4FF00101 		mov	r1, #1
 711 0550 40F20002 		movw	r2, #:lower16:USR_desc
 712 0554 C0F20002 		movt	r2, #:upper16:USR_desc
 713 0558 40F20003 		movw	r3, #:lower16:USBD_HID_cb
 714 055c C0F20003 		movt	r3, #:upper16:USBD_HID_cb
 715 0560 FFF7FEFF 		bl	USBD_Init
 292:../main.c     ****             USB_OTG_FS_CORE_ID,
 293:../main.c     ****             &USR_desc, 
 294:../main.c     ****             &USBD_HID_cb, 
 295:../main.c     ****             &USR_cb);
 296:../main.c     ****   
 297:../main.c     ****   return 0;
 716              		.loc 2 297 0
 717 0564 4FF00003 		mov	r3, #0
 298:../main.c     **** }
 718              		.loc 2 298 0
 719 0568 1846     		mov	r0, r3
 720 056a BD46     		mov	sp, r7
 721 056c 80BD     		pop	{r7, pc}
 722              		.cfi_endproc
 723              	.LFE112:
 725 056e 00BF     		.align	2
 726              		.thumb
 727              		.thumb_func
 729              	TIM4_Config:
 730              	.LFB113:
 299:../main.c     **** 
 300:../main.c     **** /**
 301:../main.c     ****   * @brief  Configures the TIM Peripheral.
 302:../main.c     ****   * @param  None
 303:../main.c     ****   * @retval None
 304:../main.c     ****   */
 305:../main.c     **** static void TIM4_Config(void)
 306:../main.c     **** {
 731              		.loc 2 306 0
 732              		.cfi_startproc
 733              		@ args = 0, pretend = 0, frame = 40
 734              		@ frame_needed = 1, uses_anonymous_args = 0
 735 0570 80B5     		push	{r7, lr}
 736              	.LCFI15:
 737              		.cfi_def_cfa_offset 8
 738              		.cfi_offset 14, -4
 739              		.cfi_offset 7, -8
 740 0572 8AB0     		sub	sp, sp, #40
 741              	.LCFI16:
 742              		.cfi_def_cfa_offset 48
 743 0574 00AF     		add	r7, sp, #0
 744              	.LCFI17:
 745              		.cfi_def_cfa_register 7
 307:../main.c     ****   GPIO_InitTypeDef GPIO_InitStructure;
 308:../main.c     ****   TIM_OCInitTypeDef  TIM_OCInitStructure;
 309:../main.c     ****   TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
 310:../main.c     ****   
 311:../main.c     ****   /* --------------------------- System Clocks Configuration -----------------*/
 312:../main.c     ****   /* TIM4 clock enable */
 313:../main.c     ****   RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 746              		.loc 2 313 0
 747 0576 4FF00400 		mov	r0, #4
 748 057a 4FF00101 		mov	r1, #1
 749 057e FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 314:../main.c     ****   
 315:../main.c     ****   /* GPIOD clock enable */
 316:../main.c     ****   RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 750              		.loc 2 316 0
 751 0582 4FF00800 		mov	r0, #8
 752 0586 4FF00101 		mov	r1, #1
 753 058a FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 317:../main.c     **** 
 318:../main.c     ****   /*-------------------------- GPIO Configuration ----------------------------*/
 319:../main.c     ****   /* GPIOD Configuration: Pins 12, 13, 14 and 15 in output push-pull */
 320:../main.c     ****   GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 754              		.loc 2 320 0
 755 058e 4FF47043 		mov	r3, #61440
 756 0592 3B62     		str	r3, [r7, #32]
 321:../main.c     ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 757              		.loc 2 321 0
 758 0594 4FF00203 		mov	r3, #2
 759 0598 87F82430 		strb	r3, [r7, #36]
 322:../main.c     ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 760              		.loc 2 322 0
 761 059c 4FF00003 		mov	r3, #0
 762 05a0 87F82630 		strb	r3, [r7, #38]
 323:../main.c     ****   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 763              		.loc 2 323 0
 764 05a4 4FF00003 		mov	r3, #0
 765 05a8 87F82730 		strb	r3, [r7, #39]
 324:../main.c     ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 766              		.loc 2 324 0
 767 05ac 4FF00303 		mov	r3, #3
 768 05b0 87F82530 		strb	r3, [r7, #37]
 325:../main.c     ****   GPIO_Init(GPIOD, &GPIO_InitStructure);
 769              		.loc 2 325 0
 770 05b4 4FF44060 		mov	r0, #3072
 771 05b8 C4F20200 		movt	r0, 16386
 772 05bc 07F12003 		add	r3, r7, #32
 773 05c0 1946     		mov	r1, r3
 774 05c2 FFF7FEFF 		bl	GPIO_Init
 326:../main.c     **** 
 327:../main.c     ****   /* Connect TIM4 pins to AF2 */  
 328:../main.c     ****   GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 775              		.loc 2 328 0
 776 05c6 4FF44060 		mov	r0, #3072
 777 05ca C4F20200 		movt	r0, 16386
 778 05ce 4FF00C01 		mov	r1, #12
 779 05d2 4FF00202 		mov	r2, #2
 780 05d6 FFF7FEFF 		bl	GPIO_PinAFConfig
 329:../main.c     ****   GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4); 
 781              		.loc 2 329 0
 782 05da 4FF44060 		mov	r0, #3072
 783 05de C4F20200 		movt	r0, 16386
 784 05e2 4FF00D01 		mov	r1, #13
 785 05e6 4FF00202 		mov	r2, #2
 786 05ea FFF7FEFF 		bl	GPIO_PinAFConfig
 330:../main.c     ****   GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 787              		.loc 2 330 0
 788 05ee 4FF44060 		mov	r0, #3072
 789 05f2 C4F20200 		movt	r0, 16386
 790 05f6 4FF00E01 		mov	r1, #14
 791 05fa 4FF00202 		mov	r2, #2
 792 05fe FFF7FEFF 		bl	GPIO_PinAFConfig
 331:../main.c     ****   GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4); 
 793              		.loc 2 331 0
 794 0602 4FF44060 		mov	r0, #3072
 795 0606 C4F20200 		movt	r0, 16386
 796 060a 4FF00F01 		mov	r1, #15
 797 060e 4FF00202 		mov	r2, #2
 798 0612 FFF7FEFF 		bl	GPIO_PinAFConfig
 332:../main.c     ****   
 333:../main.c     ****     /* -----------------------------------------------------------------------
 334:../main.c     ****     TIM4 Configuration: Output Compare Timing Mode:
 335:../main.c     ****     
 336:../main.c     ****     In this example TIM4 input clock (TIM4CLK) is set to 2 * APB1 clock (PCLK1), 
 337:../main.c     ****     since APB1 prescaler is different from 1 (APB1 Prescaler = 4, see system_stm32f4xx.c file).
 338:../main.c     ****       TIM4CLK = 2 * PCLK1  
 339:../main.c     ****       PCLK1 = HCLK / 4 
 340:../main.c     ****       => TIM4CLK = 2*(HCLK / 4) = HCLK/2 = SystemCoreClock/2
 341:../main.c     ****          
 342:../main.c     ****     To get TIM4 counter clock at 2 KHz, the prescaler is computed as follows:
 343:../main.c     ****        Prescaler = (TIM4CLK / TIM1 counter clock) - 1
 344:../main.c     ****        Prescaler = (168 MHz/(2 * 2 KHz)) - 1 = 41999
 345:../main.c     ****                                         
 346:../main.c     ****     To get TIM4 output clock at 1 Hz, the period (ARR)) is computed as follows:
 347:../main.c     ****        ARR = (TIM4 counter clock / TIM4 output clock) - 1
 348:../main.c     ****            = 1999
 349:../main.c     ****                     
 350:../main.c     ****     TIM4 Channel1 duty cycle = (TIM4_CCR1/ TIM4_ARR)* 100 = 50%
 351:../main.c     ****     TIM4 Channel2 duty cycle = (TIM4_CCR2/ TIM4_ARR)* 100 = 50%
 352:../main.c     ****     TIM4 Channel3 duty cycle = (TIM4_CCR3/ TIM4_ARR)* 100 = 50%
 353:../main.c     ****     TIM4 Channel4 duty cycle = (TIM4_CCR4/ TIM4_ARR)* 100 = 50%
 354:../main.c     ****     
 355:../main.c     ****     ==> TIM4_CCRx = TIM4_ARR/2 = 1000  (where x = 1, 2, 3 and 4).
 356:../main.c     ****   
 357:../main.c     ****     Note: 
 358:../main.c     ****      SystemCoreClock variable holds HCLK frequency and is defined in system_stm32f4xx.c file.
 359:../main.c     ****      Each time the core clock (HCLK) changes, user had to call SystemCoreClockUpdate()
 360:../main.c     ****      function to update SystemCoreClock variable value. Otherwise, any configuration
 361:../main.c     ****      based on this variable will be incorrect.    
 362:../main.c     ****   ----------------------------------------------------------------------- */ 
 363:../main.c     ****   
 364:../main.c     ****   
 365:../main.c     ****   /* Compute the prescaler value */
 366:../main.c     ****   PrescalerValue = (uint16_t) ((SystemCoreClock /2) / 2000) - 1;
 799              		.loc 2 366 0
 800 0616 40F20003 		movw	r3, #:lower16:SystemCoreClock
 801 061a C0F20003 		movt	r3, #:upper16:SystemCoreClock
 802 061e 1A68     		ldr	r2, [r3, #0]
 803 0620 44F6D353 		movw	r3, #19923
 804 0624 C1F26203 		movt	r3, 4194
 805 0628 A3FB0213 		umull	r1, r3, r3, r2
 806 062c 4FEA1323 		lsr	r3, r3, #8
 807 0630 9BB2     		uxth	r3, r3
 808 0632 03F1FF33 		add	r3, r3, #-1
 809 0636 9AB2     		uxth	r2, r3
 810 0638 40F20003 		movw	r3, #:lower16:PrescalerValue
 811 063c C0F20003 		movt	r3, #:upper16:PrescalerValue
 812 0640 1A80     		strh	r2, [r3, #0]	@ movhi
 367:../main.c     ****   
 368:../main.c     ****   /* Time base configuration */
 369:../main.c     ****   TIM_TimeBaseStructure.TIM_Period = TIM_ARR;
 813              		.loc 2 369 0
 814 0642 40F2CF73 		movw	r3, #1999
 815 0646 7B60     		str	r3, [r7, #4]
 370:../main.c     ****   TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 816              		.loc 2 370 0
 817 0648 40F20003 		movw	r3, #:lower16:PrescalerValue
 818 064c C0F20003 		movt	r3, #:upper16:PrescalerValue
 819 0650 1B88     		ldrh	r3, [r3, #0]
 820 0652 3B80     		strh	r3, [r7, #0]	@ movhi
 371:../main.c     ****   TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 821              		.loc 2 371 0
 822 0654 4FF00003 		mov	r3, #0
 823 0658 3B81     		strh	r3, [r7, #8]	@ movhi
 372:../main.c     ****   TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 824              		.loc 2 372 0
 825 065a 4FF00003 		mov	r3, #0
 826 065e 7B80     		strh	r3, [r7, #2]	@ movhi
 373:../main.c     ****   TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 827              		.loc 2 373 0
 828 0660 4FF40060 		mov	r0, #2048
 829 0664 C4F20000 		movt	r0, 16384
 830 0668 3B46     		mov	r3, r7
 831 066a 1946     		mov	r1, r3
 832 066c FFF7FEFF 		bl	TIM_TimeBaseInit
 374:../main.c     ****   
 375:../main.c     ****   /* Enable TIM4 Preload register on ARR */
 376:../main.c     ****   TIM_ARRPreloadConfig(TIM4, ENABLE);
 833              		.loc 2 376 0
 834 0670 4FF40060 		mov	r0, #2048
 835 0674 C4F20000 		movt	r0, 16384
 836 0678 4FF00101 		mov	r1, #1
 837 067c FFF7FEFF 		bl	TIM_ARRPreloadConfig
 377:../main.c     ****   
 378:../main.c     ****   /* TIM PWM1 Mode configuration: Channel */
 379:../main.c     ****   TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 838              		.loc 2 379 0
 839 0680 4FF06003 		mov	r3, #96
 840 0684 BB81     		strh	r3, [r7, #12]	@ movhi
 380:../main.c     ****   TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 841              		.loc 2 380 0
 842 0686 4FF00103 		mov	r3, #1
 843 068a FB81     		strh	r3, [r7, #14]	@ movhi
 381:../main.c     ****   TIM_OCInitStructure.TIM_Pulse = TIM_CCR;
 844              		.loc 2 381 0
 845 068c 4FF47A73 		mov	r3, #1000
 846 0690 7B61     		str	r3, [r7, #20]
 382:../main.c     ****   TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 847              		.loc 2 382 0
 848 0692 4FF00003 		mov	r3, #0
 849 0696 3B83     		strh	r3, [r7, #24]	@ movhi
 383:../main.c     ****   
 384:../main.c     ****   /* Output Compare PWM1 Mode configuration: Channel1 */
 385:../main.c     ****   TIM_OC1Init(TIM4, &TIM_OCInitStructure);
 850              		.loc 2 385 0
 851 0698 4FF40060 		mov	r0, #2048
 852 069c C4F20000 		movt	r0, 16384
 853 06a0 07F10C03 		add	r3, r7, #12
 854 06a4 1946     		mov	r1, r3
 855 06a6 FFF7FEFF 		bl	TIM_OC1Init
 386:../main.c     ****   TIM_CCxCmd(TIM4, TIM_Channel_1, DISABLE);
 856              		.loc 2 386 0
 857 06aa 4FF40060 		mov	r0, #2048
 858 06ae C4F20000 		movt	r0, 16384
 859 06b2 4FF00001 		mov	r1, #0
 860 06b6 4FF00002 		mov	r2, #0
 861 06ba FFF7FEFF 		bl	TIM_CCxCmd
 387:../main.c     ****   
 388:../main.c     ****   TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 862              		.loc 2 388 0
 863 06be 4FF40060 		mov	r0, #2048
 864 06c2 C4F20000 		movt	r0, 16384
 865 06c6 4FF00801 		mov	r1, #8
 866 06ca FFF7FEFF 		bl	TIM_OC1PreloadConfig
 389:../main.c     ****   
 390:../main.c     ****   /* Output Compare PWM1 Mode configuration: Channel2 */
 391:../main.c     ****   TIM_OC2Init(TIM4, &TIM_OCInitStructure);
 867              		.loc 2 391 0
 868 06ce 4FF40060 		mov	r0, #2048
 869 06d2 C4F20000 		movt	r0, 16384
 870 06d6 07F10C03 		add	r3, r7, #12
 871 06da 1946     		mov	r1, r3
 872 06dc FFF7FEFF 		bl	TIM_OC2Init
 392:../main.c     ****   TIM_CCxCmd(TIM4, TIM_Channel_2, DISABLE);
 873              		.loc 2 392 0
 874 06e0 4FF40060 		mov	r0, #2048
 875 06e4 C4F20000 		movt	r0, 16384
 876 06e8 4FF00401 		mov	r1, #4
 877 06ec 4FF00002 		mov	r2, #0
 878 06f0 FFF7FEFF 		bl	TIM_CCxCmd
 393:../main.c     ****   
 394:../main.c     ****   TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 879              		.loc 2 394 0
 880 06f4 4FF40060 		mov	r0, #2048
 881 06f8 C4F20000 		movt	r0, 16384
 882 06fc 4FF00801 		mov	r1, #8
 883 0700 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 395:../main.c     ****     
 396:../main.c     ****   /* Output Compare PWM1 Mode configuration: Channel3 */
 397:../main.c     ****   TIM_OC3Init(TIM4, &TIM_OCInitStructure);
 884              		.loc 2 397 0
 885 0704 4FF40060 		mov	r0, #2048
 886 0708 C4F20000 		movt	r0, 16384
 887 070c 07F10C03 		add	r3, r7, #12
 888 0710 1946     		mov	r1, r3
 889 0712 FFF7FEFF 		bl	TIM_OC3Init
 398:../main.c     ****   TIM_CCxCmd(TIM4, TIM_Channel_3, DISABLE);
 890              		.loc 2 398 0
 891 0716 4FF40060 		mov	r0, #2048
 892 071a C4F20000 		movt	r0, 16384
 893 071e 4FF00801 		mov	r1, #8
 894 0722 4FF00002 		mov	r2, #0
 895 0726 FFF7FEFF 		bl	TIM_CCxCmd
 399:../main.c     ****   
 400:../main.c     ****   TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 896              		.loc 2 400 0
 897 072a 4FF40060 		mov	r0, #2048
 898 072e C4F20000 		movt	r0, 16384
 899 0732 4FF00801 		mov	r1, #8
 900 0736 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 401:../main.c     ****   
 402:../main.c     ****   /* Output Compare PWM1 Mode configuration: Channel4 */
 403:../main.c     ****   TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 901              		.loc 2 403 0
 902 073a 4FF40060 		mov	r0, #2048
 903 073e C4F20000 		movt	r0, 16384
 904 0742 07F10C03 		add	r3, r7, #12
 905 0746 1946     		mov	r1, r3
 906 0748 FFF7FEFF 		bl	TIM_OC4Init
 404:../main.c     ****   TIM_CCxCmd(TIM4, TIM_Channel_4, DISABLE);
 907              		.loc 2 404 0
 908 074c 4FF40060 		mov	r0, #2048
 909 0750 C4F20000 		movt	r0, 16384
 910 0754 4FF00C01 		mov	r1, #12
 911 0758 4FF00002 		mov	r2, #0
 912 075c FFF7FEFF 		bl	TIM_CCxCmd
 405:../main.c     ****   
 406:../main.c     ****   TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 913              		.loc 2 406 0
 914 0760 4FF40060 		mov	r0, #2048
 915 0764 C4F20000 		movt	r0, 16384
 916 0768 4FF00801 		mov	r1, #8
 917 076c FFF7FEFF 		bl	TIM_OC4PreloadConfig
 407:../main.c     ****   
 408:../main.c     ****   /* TIM4 enable counter */
 409:../main.c     ****   TIM_Cmd(TIM4, ENABLE);
 918              		.loc 2 409 0
 919 0770 4FF40060 		mov	r0, #2048
 920 0774 C4F20000 		movt	r0, 16384
 921 0778 4FF00101 		mov	r1, #1
 922 077c FFF7FEFF 		bl	TIM_Cmd
 410:../main.c     **** }
 923              		.loc 2 410 0
 924 0780 07F12807 		add	r7, r7, #40
 925 0784 BD46     		mov	sp, r7
 926 0786 80BD     		pop	{r7, pc}
 927              		.cfi_endproc
 928              	.LFE113:
 930              		.align	2
 931              		.global	Delay
 932              		.thumb
 933              		.thumb_func
 935              	Delay:
 936              	.LFB114:
 411:../main.c     **** 
 412:../main.c     **** /**
 413:../main.c     ****   * @brief  Inserts a delay time.
 414:../main.c     ****   * @param  nTime: specifies the delay time length, in 10 ms.
 415:../main.c     ****   * @retval None
 416:../main.c     ****   */
 417:../main.c     **** void Delay(__IO uint32_t nTime)
 418:../main.c     **** {
 937              		.loc 2 418 0
 938              		.cfi_startproc
 939              		@ args = 0, pretend = 0, frame = 8
 940              		@ frame_needed = 1, uses_anonymous_args = 0
 941              		@ link register save eliminated.
 942 0788 80B4     		push	{r7}
 943              	.LCFI18:
 944              		.cfi_def_cfa_offset 4
 945              		.cfi_offset 7, -4
 946 078a 83B0     		sub	sp, sp, #12
 947              	.LCFI19:
 948              		.cfi_def_cfa_offset 16
 949 078c 00AF     		add	r7, sp, #0
 950              	.LCFI20:
 951              		.cfi_def_cfa_register 7
 952 078e 7860     		str	r0, [r7, #4]
 419:../main.c     ****   TimingDelay = nTime;
 953              		.loc 2 419 0
 954 0790 7A68     		ldr	r2, [r7, #4]
 955 0792 40F20003 		movw	r3, #:lower16:TimingDelay
 956 0796 C0F20003 		movt	r3, #:upper16:TimingDelay
 957 079a 1A60     		str	r2, [r3, #0]
 420:../main.c     **** 
 421:../main.c     ****   while(TimingDelay != 0);
 958              		.loc 2 421 0
 959 079c 00BF     		nop
 960              	.L31:
 961              		.loc 2 421 0 is_stmt 0 discriminator 1
 962 079e 40F20003 		movw	r3, #:lower16:TimingDelay
 963 07a2 C0F20003 		movt	r3, #:upper16:TimingDelay
 964 07a6 1B68     		ldr	r3, [r3, #0]
 965 07a8 002B     		cmp	r3, #0
 966 07aa F8D1     		bne	.L31
 422:../main.c     **** }
 967              		.loc 2 422 0 is_stmt 1
 968 07ac 07F10C07 		add	r7, r7, #12
 969 07b0 BD46     		mov	sp, r7
 970 07b2 80BC     		pop	{r7}
 971 07b4 7047     		bx	lr
 972              		.cfi_endproc
 973              	.LFE114:
 975 07b6 00BF     		.align	2
 976              		.global	TimingDelay_Decrement
 977              		.thumb
 978              		.thumb_func
 980              	TimingDelay_Decrement:
 981              	.LFB115:
 423:../main.c     **** 
 424:../main.c     **** /**
 425:../main.c     ****   * @brief  Decrements the TimingDelay variable.
 426:../main.c     ****   * @param  None
 427:../main.c     ****   * @retval None
 428:../main.c     ****   */
 429:../main.c     **** void TimingDelay_Decrement(void)
 430:../main.c     **** {
 982              		.loc 2 430 0
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 0
 985              		@ frame_needed = 1, uses_anonymous_args = 0
 986              		@ link register save eliminated.
 987 07b8 80B4     		push	{r7}
 988              	.LCFI21:
 989              		.cfi_def_cfa_offset 4
 990              		.cfi_offset 7, -4
 991 07ba 00AF     		add	r7, sp, #0
 992              	.LCFI22:
 993              		.cfi_def_cfa_register 7
 431:../main.c     ****   if (TimingDelay != 0x00)
 994              		.loc 2 431 0
 995 07bc 40F20003 		movw	r3, #:lower16:TimingDelay
 996 07c0 C0F20003 		movt	r3, #:upper16:TimingDelay
 997 07c4 1B68     		ldr	r3, [r3, #0]
 998 07c6 002B     		cmp	r3, #0
 999 07c8 0BD0     		beq	.L32
 432:../main.c     ****   { 
 433:../main.c     ****     TimingDelay--;
 1000              		.loc 2 433 0
 1001 07ca 40F20003 		movw	r3, #:lower16:TimingDelay
 1002 07ce C0F20003 		movt	r3, #:upper16:TimingDelay
 1003 07d2 1B68     		ldr	r3, [r3, #0]
 1004 07d4 03F1FF32 		add	r2, r3, #-1
 1005 07d8 40F20003 		movw	r3, #:lower16:TimingDelay
 1006 07dc C0F20003 		movt	r3, #:upper16:TimingDelay
 1007 07e0 1A60     		str	r2, [r3, #0]
 1008              	.L32:
 434:../main.c     ****   }
 435:../main.c     **** }
 1009              		.loc 2 435 0
 1010 07e2 BD46     		mov	sp, r7
 1011 07e4 80BC     		pop	{r7}
 1012 07e6 7047     		bx	lr
 1013              		.cfi_endproc
 1014              	.LFE115:
 1016              		.align	2
 1017              		.global	Fail_Handler
 1018              		.thumb
 1019              		.thumb_func
 1021              	Fail_Handler:
 1022              	.LFB116:
 436:../main.c     **** 
 437:../main.c     **** /**
 438:../main.c     ****   * @brief  This function handles the test program fail.
 439:../main.c     ****   * @param  None
 440:../main.c     ****   * @retval None
 441:../main.c     ****   */
 442:../main.c     **** void Fail_Handler(void)
 443:../main.c     **** {
 1023              		.loc 2 443 0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 1, uses_anonymous_args = 0
 1027 07e8 80B5     		push	{r7, lr}
 1028              	.LCFI23:
 1029              		.cfi_def_cfa_offset 8
 1030              		.cfi_offset 14, -4
 1031              		.cfi_offset 7, -8
 1032 07ea 00AF     		add	r7, sp, #0
 1033              	.LCFI24:
 1034              		.cfi_def_cfa_register 7
 444:../main.c     ****   /* Erase last sector */ 
 445:../main.c     ****   FLASH_EraseSector(FLASH_Sector_11, VoltageRange_3);
 1035              		.loc 2 445 0
 1036 07ec 4FF05800 		mov	r0, #88
 1037 07f0 4FF00201 		mov	r1, #2
 1038 07f4 FFF7FEFF 		bl	FLASH_EraseSector
 446:../main.c     ****   /* Write FAIL code at last word in the flash memory */
 447:../main.c     ****   FLASH_ProgramWord(TESTRESULT_ADDRESS, ALLTEST_FAIL);
 1039              		.loc 2 447 0
 1040 07f8 4FF6FC70 		movw	r0, #65532
 1041 07fc C0F60F00 		movt	r0, 2063
 1042 0800 4FF05531 		mov	r1, #1431655765
 1043 0804 FFF7FEFF 		bl	FLASH_ProgramWord
 1044              	.L35:
 448:../main.c     ****   
 449:../main.c     ****   while(1)
 450:../main.c     ****   {
 451:../main.c     ****     /* Toggle Red LED */
 452:../main.c     ****     STM_EVAL_LEDToggle(LED5);
 1045              		.loc 2 452 0 discriminator 1
 1046 0808 4FF00200 		mov	r0, #2
 1047 080c FFF7FEFF 		bl	STM_EVAL_LEDToggle
 453:../main.c     ****     Delay(5);
 1048              		.loc 2 453 0 discriminator 1
 1049 0810 4FF00500 		mov	r0, #5
 1050 0814 FFF7FEFF 		bl	Delay
 454:../main.c     ****   }
 1051              		.loc 2 454 0 discriminator 1
 1052 0818 F6E7     		b	.L35
 1053              		.cfi_endproc
 1054              	.LFE116:
 1056 081a 00BF     		.align	2
 1057              		.global	LIS302DL_TIMEOUT_UserCallback
 1058              		.thumb
 1059              		.thumb_func
 1061              	LIS302DL_TIMEOUT_UserCallback:
 1062              	.LFB117:
 455:../main.c     **** }
 456:../main.c     **** 
 457:../main.c     **** /**
 458:../main.c     ****   * @brief  MEMS accelerometre management of the timeout situation.
 459:../main.c     ****   * @param  None.
 460:../main.c     ****   * @retval None.
 461:../main.c     ****   */
 462:../main.c     **** uint32_t LIS302DL_TIMEOUT_UserCallback(void)
 463:../main.c     **** {
 1063              		.loc 2 463 0
 1064              		.cfi_startproc
 1065              		@ args = 0, pretend = 0, frame = 0
 1066              		@ frame_needed = 1, uses_anonymous_args = 0
 1067 081c 80B5     		push	{r7, lr}
 1068              	.LCFI25:
 1069              		.cfi_def_cfa_offset 8
 1070              		.cfi_offset 14, -4
 1071              		.cfi_offset 7, -8
 1072 081e 00AF     		add	r7, sp, #0
 1073              	.LCFI26:
 1074              		.cfi_def_cfa_register 7
 464:../main.c     ****   /* MEMS Accelerometer Timeout error occured during Test program execution */
 465:../main.c     ****   if (DemoEnterCondition == 0x00)
 1075              		.loc 2 465 0
 1076 0820 40F20003 		movw	r3, #:lower16:DemoEnterCondition
 1077 0824 C0F20003 		movt	r3, #:upper16:DemoEnterCondition
 1078 0828 1B78     		ldrb	r3, [r3, #0]
 1079 082a DBB2     		uxtb	r3, r3
 1080 082c 002B     		cmp	r3, #0
 1081 082e 05D1     		bne	.L37
 466:../main.c     ****   {
 467:../main.c     ****     /* Timeout error occured for SPI TXE/RXNE flags waiting loops.*/
 468:../main.c     ****     Fail_Handler();    
 1082              		.loc 2 468 0
 1083 0830 FFF7FEFF 		bl	Fail_Handler
 469:../main.c     ****   }
 470:../main.c     ****   /* MEMS Accelerometer Timeout error occured during Demo execution */
 471:../main.c     ****   else
 472:../main.c     ****   {
 473:../main.c     ****     while (1)
 474:../main.c     ****     {   
 475:../main.c     ****     }
 476:../main.c     ****   }
 477:../main.c     ****   return 0;  
 1084              		.loc 2 477 0
 1085 0834 4FF00003 		mov	r3, #0
 478:../main.c     **** }
 1086              		.loc 2 478 0
 1087 0838 1846     		mov	r0, r3
 1088 083a 80BD     		pop	{r7, pc}
 1089              	.L37:
 475:../main.c     ****     }
 1090              		.loc 2 475 0 discriminator 1
 1091 083c FEE7     		b	.L37
 1092              		.cfi_endproc
 1093              	.LFE117:
 1095              	.Letext0:
 1096              		.file 3 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/
 1097              		.file 4 "/Users/josefvanniekerk/Developer/Cross/arm-cs-tools-2012.03-56-e3f4013-20130305/lib/gcc/a
 1098              		.file 5 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/
 1099              		.file 6 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/
 1100              		.file 7 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries/
 1101              		.file 8 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../utilities/
 1102              		.file 9 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../utilities/
 1103              		.file 10 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries
 1104              		.file 11 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries
 1105              		.file 12 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries
 1106              		.file 13 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries
 1107              		.file 14 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries
 1108              		.file 15 "/Users/josefvanniekerk/Projects/stm32f4-discovery/projects/demonstration/../../libraries
 1109              		.file 16 "../usbd_desc.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:18     .text:0000000000000000 $t
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:22     .text:0000000000000000 NVIC_SetPriority
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:84     .text:000000000000005c SysTick_Config
                            *COM*:00000000000005f0 USB_OTG_dev
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:149    .bss:0000000000000000 PrescalerValue
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:146    .bss:0000000000000000 $d
                            *COM*:0000000000000004 TimingDelay
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:155    .bss:0000000000000002 DemoEnterCondition
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:160    .bss:0000000000000003 UserButtonPressed
                            *COM*:0000000000000005 LIS302DL_InitStruct
                            *COM*:0000000000000003 LIS302DL_FilterStruct
                            *COM*:0000000000000001 X_Offset
                            *COM*:0000000000000001 Y_Offset
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:169    .bss:0000000000000004 Z_Offset
                            *COM*:0000000000000006 Buffer
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:178    .text:00000000000000c0 main
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:935    .text:0000000000000788 Delay
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:375    .text:0000000000000250 Demo_Exec
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:729    .text:0000000000000570 TIM4_Config
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:687    .text:0000000000000534 Demo_USBConfig
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:980    .text:00000000000007b8 TimingDelay_Decrement
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:1021   .text:00000000000007e8 Fail_Handler
/var/folders/29/q4vqrldx53dd1j615jflh8h40000gn/T//ccKJVWUu.s:1061   .text:000000000000081c LIS302DL_TIMEOUT_UserCallback
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
STM_EVAL_PBInit
STM_EVAL_LEDInit
RCC_GetClocksFreq
STM_EVAL_PBGetState
STM_EVAL_LEDOn
STM_EVAL_LEDOff
FLASH_Unlock
Accelerometer_MEMS_Test
USB_Test
Audio_Test
Microphone_MEMS_Test
FLASH_ProgramWord
STM_EVAL_LEDToggle
TIM_CCxCmd
LIS302DL_Init
LIS302DL_FilterConfig
LIS302DL_Read
SPI_Cmd
DCD_DevDisconnect
USB_OTG_StopDevice
USR_cb
USR_desc
USBD_HID_cb
USBD_Init
RCC_APB1PeriphClockCmd
RCC_AHB1PeriphClockCmd
GPIO_Init
GPIO_PinAFConfig
SystemCoreClock
TIM_TimeBaseInit
TIM_ARRPreloadConfig
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC2Init
TIM_OC2PreloadConfig
TIM_OC3Init
TIM_OC3PreloadConfig
TIM_OC4Init
TIM_OC4PreloadConfig
TIM_Cmd
FLASH_EraseSector
