Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov 14 23:48:59 2018
| Host         : tao-linux-vmware running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lab8_1_2_timing_summary_routed.rpt -pb lab8_1_2_timing_summary_routed.pb -rpx lab8_1_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_1_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CD/Clk1000Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.546        0.000                      0                   65        0.203        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Clk100MHz               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.546        0.000                      0                   65        0.521        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.574        0.000                      0                   65        0.521        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.546        0.000                      0                   65        0.203        0.000                      0                   65  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.546        0.000                      0                   65        0.203        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[0]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[2]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[4]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[6]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[6]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[7]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[7]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.653ns (37.729%)  route 2.728ns (62.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.112     3.564    CD/clear
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.605   198.585    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[28]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.611   198.232    CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                194.668    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.653ns (37.729%)  route 2.728ns (62.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.112     3.564    CD/clear
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.605   198.585    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[29]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.611   198.232    CD/n_reg[29]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                194.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.562    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CD/n_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.046    CD/n_reg_n_0_[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.064 r  CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.064    CD/n_reg[0]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875    -0.798    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.251ns (39.481%)  route 0.385ns (60.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.604    -0.560    CD/clk_out1
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CD/n_reg[21]/Q
                         net (fo=2, routed)           0.385    -0.035    CD/n_reg[21]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.075 r  CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.075    CD/n_reg[20]_i_1_n_6
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.796    CD/clk_out1
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 CD/n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.251ns (39.481%)  route 0.385ns (60.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.562    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CD/n_reg[5]/Q
                         net (fo=2, routed)           0.385    -0.037    CD/n_reg[5]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.073 r  CD/n_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.073    CD/n_reg[4]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875    -0.798    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CD/n_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[13]/Q
                         net (fo=2, routed)           0.386    -0.034    CD/n_reg[13]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.076 r  CD/n_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.076    CD/n_reg[12]_i_1_n_6
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[13]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 CD/n_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.173%)  route 0.390ns (60.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[17]/Q
                         net (fo=2, routed)           0.390    -0.031    CD/n_reg[17]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.079 r  CD/n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.079    CD/n_reg[16]_i_1_n_6
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[17]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 CD/n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.251ns (38.942%)  route 0.394ns (61.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[9]/Q
                         net (fo=3, routed)           0.394    -0.027    CD/n_reg[9]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.083 r  CD/n_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    CD/n_reg[8]_i_1_n_6
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CD/n_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.966%)  route 0.449ns (64.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.604    -0.560    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CD/n_reg[30]/Q
                         net (fo=2, routed)           0.449     0.029    CD/n_reg[30]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.140 r  CD/n_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[28]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.796    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105    -0.455    CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CD/n_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.498%)  route 0.452ns (64.502%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[15]/Q
                         net (fo=2, routed)           0.452     0.032    CD/n_reg[15]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.140 r  CD/n_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[12]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[15]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CD/n_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.498%)  route 0.452ns (64.502%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[19]/Q
                         net (fo=2, routed)           0.452     0.032    CD/n_reg[19]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.140 r  CD/n_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[16]_i_1_n_4
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 CD/n_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[14]/Q
                         net (fo=2, routed)           0.453     0.033    CD/n_reg[14]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.144 r  CD/n_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.144    CD/n_reg[12]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[14]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.600    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CW0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CW0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      CD/Clk1000Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y88      CD/n_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      CD/n_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      CD/n_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      CD/n_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      CD/n_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      CD/n_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      CD/n_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      CD/n_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      CD/n_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CD/n_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CD/n_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CD/n_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CD/n_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      CD/n_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      CD/n_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      CD/Clk1000Hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      CD/Clk1000Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CD/n_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CD/n_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CW0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CW0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.574ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[0]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.289   198.893    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.282    CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.282    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.574    

Slack (MET) :             194.574ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.289   198.893    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.282    CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.282    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.574    

Slack (MET) :             194.574ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[2]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.289   198.893    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.282    CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.282    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.574    

Slack (MET) :             194.574ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.289   198.893    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.282    CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.282    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.574    

Slack (MET) :             194.691ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[4]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.258    CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.691    

Slack (MET) :             194.691ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.258    CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.691    

Slack (MET) :             194.691ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[6]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.258    CD/n_reg[6]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.691    

Slack (MET) :             194.691ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[7]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.258    CD/n_reg[7]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.691    

Slack (MET) :             194.696ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.653ns (37.729%)  route 2.728ns (62.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.112     3.564    CD/clear
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.605   198.585    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[28]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.611   198.260    CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                194.696    

Slack (MET) :             194.696ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.653ns (37.729%)  route 2.728ns (62.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.112     3.564    CD/clear
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.605   198.585    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[29]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.611   198.260    CD/n_reg[29]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                194.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.562    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CD/n_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.046    CD/n_reg_n_0_[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.064 r  CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.064    CD/n_reg[0]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875    -0.798    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.251ns (39.481%)  route 0.385ns (60.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.604    -0.560    CD/clk_out1
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CD/n_reg[21]/Q
                         net (fo=2, routed)           0.385    -0.035    CD/n_reg[21]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.075 r  CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.075    CD/n_reg[20]_i_1_n_6
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.796    CD/clk_out1
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 CD/n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.251ns (39.481%)  route 0.385ns (60.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.562    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CD/n_reg[5]/Q
                         net (fo=2, routed)           0.385    -0.037    CD/n_reg[5]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.073 r  CD/n_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.073    CD/n_reg[4]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875    -0.798    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CD/n_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[13]/Q
                         net (fo=2, routed)           0.386    -0.034    CD/n_reg[13]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.076 r  CD/n_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.076    CD/n_reg[12]_i_1_n_6
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[13]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 CD/n_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.173%)  route 0.390ns (60.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[17]/Q
                         net (fo=2, routed)           0.390    -0.031    CD/n_reg[17]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.079 r  CD/n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.079    CD/n_reg[16]_i_1_n_6
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[17]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 CD/n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.251ns (38.942%)  route 0.394ns (61.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[9]/Q
                         net (fo=3, routed)           0.394    -0.027    CD/n_reg[9]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.083 r  CD/n_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    CD/n_reg[8]_i_1_n_6
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CD/n_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.966%)  route 0.449ns (64.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.604    -0.560    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CD/n_reg[30]/Q
                         net (fo=2, routed)           0.449     0.029    CD/n_reg[30]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.140 r  CD/n_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[28]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.796    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105    -0.455    CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CD/n_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.498%)  route 0.452ns (64.502%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[15]/Q
                         net (fo=2, routed)           0.452     0.032    CD/n_reg[15]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.140 r  CD/n_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[12]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[15]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CD/n_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.498%)  route 0.452ns (64.502%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[19]/Q
                         net (fo=2, routed)           0.452     0.032    CD/n_reg[19]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.140 r  CD/n_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[16]_i_1_n_4
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 CD/n_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[14]/Q
                         net (fo=2, routed)           0.453     0.033    CD/n_reg[14]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.144 r  CD/n_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.144    CD/n_reg[12]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    CD/n_reg[14]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.600    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CW0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CW0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      CD/Clk1000Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y88      CD/n_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      CD/n_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      CD/n_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      CD/n_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      CD/n_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      CD/n_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      CD/n_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      CD/n_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      CD/n_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CD/n_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CD/n_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CD/n_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CD/n_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      CD/n_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      CD/n_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      CD/Clk1000Hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      CD/Clk1000Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CD/n_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CD/n_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      CD/n_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CW0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CW0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CW0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[0]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[2]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[4]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[6]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[6]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[7]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[7]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.653ns (37.729%)  route 2.728ns (62.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.112     3.564    CD/clear
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.605   198.585    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[28]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.611   198.232    CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                194.668    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.653ns (37.729%)  route 2.728ns (62.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.112     3.564    CD/clear
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.605   198.585    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[29]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.611   198.232    CD/n_reg[29]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                194.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.562    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CD/n_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.046    CD/n_reg_n_0_[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.064 r  CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.064    CD/n_reg[0]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875    -0.798    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.140    CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.251ns (39.481%)  route 0.385ns (60.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.604    -0.560    CD/clk_out1
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CD/n_reg[21]/Q
                         net (fo=2, routed)           0.385    -0.035    CD/n_reg[21]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.075 r  CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.075    CD/n_reg[20]_i_1_n_6
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.796    CD/clk_out1
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105    -0.138    CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CD/n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.251ns (39.481%)  route 0.385ns (60.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.562    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CD/n_reg[5]/Q
                         net (fo=2, routed)           0.385    -0.037    CD/n_reg[5]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.073 r  CD/n_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.073    CD/n_reg[4]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875    -0.798    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CD/n_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[13]/Q
                         net (fo=2, routed)           0.386    -0.034    CD/n_reg[13]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.076 r  CD/n_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.076    CD/n_reg[12]_i_1_n_6
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[13]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CD/n_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.173%)  route 0.390ns (60.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[17]/Q
                         net (fo=2, routed)           0.390    -0.031    CD/n_reg[17]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.079 r  CD/n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.079    CD/n_reg[16]_i_1_n_6
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[17]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CD/n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.251ns (38.942%)  route 0.394ns (61.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[9]/Q
                         net (fo=3, routed)           0.394    -0.027    CD/n_reg[9]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.083 r  CD/n_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    CD/n_reg[8]_i_1_n_6
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[9]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CD/n_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.966%)  route 0.449ns (64.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.604    -0.560    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CD/n_reg[30]/Q
                         net (fo=2, routed)           0.449     0.029    CD/n_reg[30]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.140 r  CD/n_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[28]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.796    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105    -0.138    CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CD/n_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.498%)  route 0.452ns (64.502%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[15]/Q
                         net (fo=2, routed)           0.452     0.032    CD/n_reg[15]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.140 r  CD/n_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[12]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[15]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CD/n_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.498%)  route 0.452ns (64.502%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[19]/Q
                         net (fo=2, routed)           0.452     0.032    CD/n_reg[19]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.140 r  CD/n_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[16]_i_1_n_4
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[19]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 CD/n_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[14]/Q
                         net (fo=2, routed)           0.453     0.033    CD/n_reg[14]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.144 r  CD/n_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.144    CD/n_reg[12]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[14]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[0]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[2]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.546ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.653ns (36.528%)  route 2.872ns (63.472%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.256     3.708    CD/clear
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   198.582    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
                         clock pessimism              0.600   199.182    
                         clock uncertainty           -0.318   198.865    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.611   198.254    CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.254    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                194.546    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[4]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[6]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[6]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.653ns (37.702%)  route 2.731ns (62.298%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.115     3.567    CD/clear
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   198.583    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[7]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.611   198.230    CD/n_reg[7]
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.653ns (37.729%)  route 2.728ns (62.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.112     3.564    CD/clear
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.605   198.585    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[28]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.611   198.232    CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                194.668    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.653ns (37.729%)  route 2.728ns (62.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722    -0.818    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.255    CD/n_reg[3]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.379    CD/n1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.911 r  CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.911    CD/n1_carry_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    CD/n1_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    CD/n1_carry__1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.452 r  CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.112     3.564    CD/clear
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.605   198.585    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[29]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.611   198.232    CD/n_reg[29]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                194.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.562    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CD/n_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.046    CD/n_reg_n_0_[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.064 r  CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.064    CD/n_reg[0]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875    -0.798    CD/clk_out1
    SLICE_X0Y88          FDRE                                         r  CD/n_reg[1]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.140    CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.251ns (39.481%)  route 0.385ns (60.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.604    -0.560    CD/clk_out1
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CD/n_reg[21]/Q
                         net (fo=2, routed)           0.385    -0.035    CD/n_reg[21]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.075 r  CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.075    CD/n_reg[20]_i_1_n_6
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.796    CD/clk_out1
    SLICE_X0Y93          FDRE                                         r  CD/n_reg[21]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105    -0.138    CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CD/n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.251ns (39.481%)  route 0.385ns (60.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.562    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CD/n_reg[5]/Q
                         net (fo=2, routed)           0.385    -0.037    CD/n_reg[5]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.073 r  CD/n_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.073    CD/n_reg[4]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.875    -0.798    CD/clk_out1
    SLICE_X0Y89          FDRE                                         r  CD/n_reg[5]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CD/n_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[13]/Q
                         net (fo=2, routed)           0.386    -0.034    CD/n_reg[13]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.076 r  CD/n_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.076    CD/n_reg[12]_i_1_n_6
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[13]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[13]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CD/n_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.173%)  route 0.390ns (60.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[17]/Q
                         net (fo=2, routed)           0.390    -0.031    CD/n_reg[17]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.079 r  CD/n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.079    CD/n_reg[16]_i_1_n_6
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[17]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[17]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CD/n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.251ns (38.942%)  route 0.394ns (61.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[9]/Q
                         net (fo=3, routed)           0.394    -0.027    CD/n_reg[9]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.083 r  CD/n_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    CD/n_reg[8]_i_1_n_6
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y90          FDRE                                         r  CD/n_reg[9]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[9]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CD/n_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.966%)  route 0.449ns (64.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.604    -0.560    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CD/n_reg[30]/Q
                         net (fo=2, routed)           0.449     0.029    CD/n_reg[30]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.140 r  CD/n_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[28]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.796    CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  CD/n_reg[30]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105    -0.138    CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CD/n_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.498%)  route 0.452ns (64.502%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[15]/Q
                         net (fo=2, routed)           0.452     0.032    CD/n_reg[15]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.140 r  CD/n_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[12]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[15]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[15]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CD/n_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.498%)  route 0.452ns (64.502%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[19]/Q
                         net (fo=2, routed)           0.452     0.032    CD/n_reg[19]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.140 r  CD/n_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.140    CD/n_reg[16]_i_1_n_4
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y92          FDRE                                         r  CD/n_reg[19]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[19]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 CD/n_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CD/n_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.561    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CD/n_reg[14]/Q
                         net (fo=2, routed)           0.453     0.033    CD/n_reg[14]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.144 r  CD/n_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.144    CD/n_reg[12]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    CW0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CW0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CW0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CW0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CW0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CW0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.797    CD/clk_out1
    SLICE_X0Y91          FDRE                                         r  CD/n_reg[14]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.139    CD/n_reg[14]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.282    





