// Seed: 4169947457
module module_0 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    output tri1 id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    output supply0 id_13,
    input supply0 id_14,
    output supply0 id_15
);
  reg
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45;
  wire id_46;
  initial
    @(posedge -1 !== id_29 && id_4 or posedge id_37) begin : LABEL_0
      id_28 <= id_10;
    end
endmodule
module module_1 #(
    parameter id_2 = 32'd93
) (
    input tri id_0,
    output uwire id_1,
    input wire _id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri0 id_7
    , id_26,
    input wor id_8,
    input tri0 id_9,
    input tri id_10,
    input tri0 id_11,
    input wand id_12,
    input uwire id_13,
    input wand id_14,
    output supply0 id_15,
    input wire id_16,
    output supply1 id_17,
    input wor id_18,
    input supply0 id_19,
    output wire id_20,
    output supply0 id_21,
    output wand id_22,
    input supply0 id_23,
    input tri id_24
    , id_27
);
  wire [(  -1  ) : id_2] id_28;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_6,
      id_11,
      id_12,
      id_19,
      id_17,
      id_14,
      id_10,
      id_13,
      id_9,
      id_23,
      id_4,
      id_20,
      id_12,
      id_20
  );
endmodule
