#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Wed Mar 28 22:09:36 2018
# Process ID: 13676
# Current directory: C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10632 C:\Users\Jake\Engineering\ZYNQ\ZYNQ-Template\ZYNQ-Template.xpr
# Log file: C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template/vivado.log
# Journal file: C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template/ZYNQ-Template.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template/ZYNQ-Template.srcs/sources_1/bd/design_1/design_1.bd}
save_project_as AES_128_test C:/Users/Jake/Engineering/ZYNQ/AES_128_test -force
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_EN_CLK0_PORT {1}] [get_bd_cells processing_system7_0]
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Jake/Engineering/Xilinx-IP [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:JG_AXI4_AES_128:1.0 JG_AXI4_AES_128_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins JG_AXI4_AES_128_0/AES_128]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_ps7_0_50M/ext_reset_in]
regenerate_bd_layout
save_bd_design
validate_bd_design
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_JG_AXI4_AES_128_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_processing_system7_0_0_synth_1 design_1_JG_AXI4_AES_128_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_auto_pc_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run impl_1
open_run synth_1 -name synth_1
close_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run impl_1
