$date
  Mon Mar 31 22:06:58 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! s $end
$var reg 1 " r $end
$var reg 1 # clk $end
$var reg 1 $ q $end
$var reg 1 % q_bar $end
$var reg 1 & stop_sim $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
1%
0&
#5000000
1#
#10000000
1"
0#
#15000000
1#
#20000000
0#
#25000000
1#
#30000000
1!
0"
0#
#35000000
1#
1$
0%
#40000000
0#
#45000000
1#
#50000000
1"
0#
#55000000
1#
X$
X%
#60000000
0#
#65000000
1#
#70000000
0#
1&
#75000000
1#
#80000000
