m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE
vALU
!s110 1716191410
!i10b 1
!s100 KhM;:]I>oGCAcAFZd;]`;3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I54j@Z`A8O`m51gPW>9=Dh1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1716191408
8D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU.v
FD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU.v
!i122 101
L0 1 125
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1716191410.000000
!s107 D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU.v|
!s90 -F=D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/vlog.opt|-F=|-reportprogress|300|-work|work|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@a@l@u
vALU_Sel
Z6 !s110 1716191234
!i10b 1
!s100 UNoU_]aE8D5:Ba8CVei]41
R1
IW9_9?c_ki_KWi55Tc]W5Z3
R2
R0
w1716136181
8D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU_Sel.v
FD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU_Sel.v
!i122 100
L0 1 9
R3
r1
!s85 0
31
Z7 !s108 1716191234.000000
Z8 !s107 D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/testblock.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Register_File.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/PC.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/instruction_decode.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Imm_Gen.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/IMEM.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Control_logic.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU_Sel.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU.v|
Z9 !s90 -F=D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/vlog.opt|-F=|-reportprogress|300|-work|work|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/ALU_Sel.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Control_logic.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/IMEM.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Imm_Gen.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/instruction_decode.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/PC.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Register_File.v|D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/testblock.v|
!i113 1
R4
R5
n@a@l@u_@sel
vcontrol_block
R6
!i10b 1
!s100 2i^W9<ZO?>>eCAoQ04HVg0
R1
I3AUGP=TkN`DcDWDZWzM143
R2
R0
w1716173801
8D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Control_logic.v
FD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Control_logic.v
!i122 100
L0 1 85
R3
r1
!s85 0
31
R7
R8
R9
!i113 1
R4
R5
vImm_Gen
R6
!i10b 1
!s100 bjoU`74aio@Lc>SheK@<01
R1
IKQDIMInPP3ok8lO8Ido8B3
R2
R0
w1716137326
8D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Imm_Gen.v
FD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Imm_Gen.v
!i122 100
L0 1 16
R3
r1
!s85 0
31
R7
R8
R9
!i113 1
R4
R5
n@imm_@gen
vinst_decode
R6
!i10b 1
!s100 TV9AkVC7VJSOm0R8]21RV3
R1
I_I;7m=hFYTjIgh_CgP]1V3
R2
R0
w1716136040
8D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/instruction_decode.v
FD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/instruction_decode.v
!i122 100
L0 1 17
R3
r1
!s85 0
31
R7
R8
R9
!i113 1
R4
R5
vinst_mem
R6
!i10b 1
!s100 <nEUh5;K1WYI[ATOk7S_G0
R1
I5z;S`ER0=hkhZk0PZR1>J3
R2
R0
w1716191222
8D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/IMEM.v
FD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/IMEM.v
!i122 100
L0 1 34
R3
r1
!s85 0
31
R7
R8
R9
!i113 1
R4
R5
vPC
R6
!i10b 1
!s100 0>bNP134jgiZoeAKAch7=2
R1
IUiWFF7LRCVbYBB[?hJ2<Q1
R2
R0
w1716188356
8D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/PC.v
FD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/PC.v
!i122 100
L0 1 20
R3
r1
!s85 0
31
R7
R8
R9
!i113 1
R4
R5
n@p@c
vreg_file
R6
!i10b 1
!s100 OYI66XPUfSAF:WH7X7img1
R1
IoTVTY;5ZOnmSbEK6[:Wkh3
R2
R0
w1716190926
8D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Register_File.v
FD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/Register_File.v
!i122 100
L0 1 57
R3
r1
!s85 0
31
R7
R8
R9
!i113 1
R4
R5
vtestblock
R6
!i10b 1
!s100 IC;H2ZW2IHU[E9EQFRl_c1
R1
IcQ`h<[7<kH]>A?G?W03fA3
R2
R0
w1716137524
8D:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/testblock.v
FD:/ModelSim/RISCV_Single_Core/RISCV_SINGLE_CORE/testblock.v
!i122 100
L0 2 34
R3
r1
!s85 0
31
R7
R8
R9
!i113 1
R4
R5
