Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Feb 11 11:18:19 2020
| Host             : Frey70Twr-W10D running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.006        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.873        |
| Device Static (W)        | 0.133        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.9         |
| Junction Temperature (C) | 48.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.070 |        8 |       --- |             --- |
| Slice Logic              |     0.037 |    41703 |       --- |             --- |
|   LUT as Logic           |     0.035 |    13936 |     17600 |           79.18 |
|   Register               |     0.002 |    21846 |     35200 |           62.06 |
|   CARRY4                 |    <0.001 |      532 |      4400 |           12.09 |
|   F7/F8 Muxes            |    <0.001 |      188 |     17600 |            1.07 |
|   LUT as Shift Register  |    <0.001 |      746 |      6000 |           12.43 |
|   LUT as Distributed RAM |    <0.001 |       18 |      6000 |            0.30 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     1301 |       --- |             --- |
| Signals                  |     0.063 |    34179 |       --- |             --- |
| Block RAM                |     0.045 |       27 |        60 |           45.00 |
| MMCM                     |     0.107 |        1 |         2 |           50.00 |
| DSPs                     |     0.004 |       33 |        80 |           41.25 |
| I/O                      |     0.141 |       19 |       100 |           19.00 |
| PS7                      |     1.406 |        1 |       --- |             --- |
| Static Power             |     0.133 |          |           |                 |
| Total                    |     2.006 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.229 |       0.220 |      0.009 |
| Vccaux    |       1.800 |     0.068 |       0.059 |      0.009 |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.758 |       0.724 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-----------------------------------------------------------+-----------------+
| Clock                  | Domain                                                    | Constraint (ns) |
+------------------------+-----------------------------------------------------------+-----------------+
| I                      | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                |             2.0 |
| axi_dynclk_0_PXL_CLK_O | system_i/axi_dynclk_0/U0/PXL_CLK_O                        |            10.0 |
| clk_fpga_0             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1             | system_i/processing_system7_0/inst/FCLK_CLK1              |             7.5 |
| clk_fpga_2             | system_i/processing_system7_0/inst/FCLK_CLK2              |             5.0 |
| mmcm_fbclk_out         | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
+------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_wrapper           |     1.873 |
|   hdmi_out_ddc_scl_iobuf |     0.004 |
|   hdmi_out_ddc_sda_iobuf |     0.004 |
|   system_i               |     1.864 |
|     ACF_AXI_mini_0       |     0.156 |
|       inst               |     0.156 |
|     axi_dynclk_0         |     0.109 |
|       U0                 |     0.109 |
|     axi_interconnect_0   |     0.007 |
|       m00_couplers       |     0.004 |
|       xbar               |     0.002 |
|     axi_vdma_0           |     0.026 |
|       U0                 |     0.026 |
|     processing_system7_0 |     1.408 |
|       inst               |     1.408 |
|     ps7_0_axi_periph     |     0.005 |
|       s00_couplers       |     0.004 |
|       xbar               |     0.002 |
|     rgb2dvi_0            |     0.134 |
|       U0                 |     0.134 |
|     v_axi4s_vid_out_0    |     0.006 |
|       inst               |     0.006 |
|     v_tc_out             |     0.010 |
|       U0                 |     0.010 |
+--------------------------+-----------+


