Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Oct 01 21:35:01 2023
| Host         : DAvid running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_gcd_control_sets_placed.rpt
| Design       : top_gcd
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           12 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------+------------------+------------------+----------------+
|  U5/clk190     |                  | btn3_IBUF        |                1 |              2 |
|  clk_BUFG      | U4/donev_i_1_n_0 | btn3_IBUF        |                1 |              4 |
|  clk_BUFG      | U4/y[3]_i_1_n_0  | btn3_IBUF        |                2 |              4 |
|  clk_BUFG      | U4/x[3]_i_1_n_0  | btn3_IBUF        |                1 |              4 |
|  clk_BUFG      |                  | btn3_IBUF        |                3 |              8 |
|  clk_BUFG      |                  |                  |                5 |             18 |
|  CLK_IBUF_BUFG |                  |                  |                7 |             26 |
+----------------+------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     3 |
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


