{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1646051355464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1646051355465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 15:29:15 2022 " "Processing started: Mon Feb 28 15:29:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1646051355465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1646051355465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1646051355465 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1646051355759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646051355815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646051355815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_2 " "Found entity 1: lab3_2" {  } { { "lab3_2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646051355819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646051355819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_1 " "Found entity 1: lab3_1" {  } { { "lab3_1.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646051355823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646051355823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1646051355844 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_bit lab3.v(14) " "Verilog HDL Always Construct warning at lab3.v(14): inferring latch(es) for variable \"high_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1646051355845 "|lab3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag lab3.v(14) " "Verilog HDL Always Construct warning at lab3.v(14): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1646051355845 "|lab3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 lab3.v(24) " "Verilog HDL assignment warning at lab3.v(24): truncated value with size 5 to match size of target (4)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1646051355847 "|lab3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab3.v(29) " "Verilog HDL Case Statement warning at lab3.v(29): incomplete case statement has no default case item" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1646051355847 "|lab3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 lab3.v(29) " "Verilog HDL Always Construct warning at lab3.v(29): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1646051355847 "|lab3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab3.v(38) " "Verilog HDL Case Statement warning at lab3.v(38): incomplete case statement has no default case item" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1646051355847 "|lab3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 lab3.v(38) " "Verilog HDL Always Construct warning at lab3.v(38): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1646051355847 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] lab3.v(38) " "Inferred latch for \"HEX0\[0\]\" at lab3.v(38)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] lab3.v(38) " "Inferred latch for \"HEX0\[1\]\" at lab3.v(38)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] lab3.v(38) " "Inferred latch for \"HEX0\[2\]\" at lab3.v(38)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] lab3.v(38) " "Inferred latch for \"HEX0\[3\]\" at lab3.v(38)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] lab3.v(38) " "Inferred latch for \"HEX0\[4\]\" at lab3.v(38)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] lab3.v(38) " "Inferred latch for \"HEX0\[5\]\" at lab3.v(38)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] lab3.v(38) " "Inferred latch for \"HEX0\[6\]\" at lab3.v(38)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] lab3.v(29) " "Inferred latch for \"HEX1\[0\]\" at lab3.v(29)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] lab3.v(29) " "Inferred latch for \"HEX1\[1\]\" at lab3.v(29)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] lab3.v(29) " "Inferred latch for \"HEX1\[2\]\" at lab3.v(29)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355848 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] lab3.v(29) " "Inferred latch for \"HEX1\[3\]\" at lab3.v(29)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355849 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] lab3.v(29) " "Inferred latch for \"HEX1\[4\]\" at lab3.v(29)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355849 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] lab3.v(29) " "Inferred latch for \"HEX1\[5\]\" at lab3.v(29)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355849 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] lab3.v(29) " "Inferred latch for \"HEX1\[6\]\" at lab3.v(29)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355849 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag lab3.v(16) " "Inferred latch for \"flag\" at lab3.v(16)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355849 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_bit\[0\] lab3.v(16) " "Inferred latch for \"high_bit\[0\]\" at lab3.v(16)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355849 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_bit\[1\] lab3.v(16) " "Inferred latch for \"high_bit\[1\]\" at lab3.v(16)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355849 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_bit\[2\] lab3.v(16) " "Inferred latch for \"high_bit\[2\]\" at lab3.v(16)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355849 "|lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_bit\[3\] lab3.v(16) " "Inferred latch for \"high_bit\[3\]\" at lab3.v(16)" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1646051355849 "|lab3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[4\]\$latch " "LATCH primitive \"HEX1\[4\]\$latch\" is permanently enabled" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1646051355940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[6\]\$latch " "LATCH primitive \"HEX1\[6\]\$latch\" is permanently enabled" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1646051355940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[0\]\$latch " "LATCH primitive \"HEX1\[0\]\$latch\" is permanently enabled" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1646051355968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[2\]\$latch " "LATCH primitive \"HEX1\[2\]\$latch\" is permanently enabled" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1646051355968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[3\]\$latch " "LATCH primitive \"HEX1\[3\]\$latch\" is permanently enabled" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1646051355968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[5\]\$latch " "LATCH primitive \"HEX1\[5\]\$latch\" is permanently enabled" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1646051355969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[0\]\$latch " "Latch HEX0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V\[3\] " "Ports D and ENA on the latch are fed by the same signal V\[3\]" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1646051356136 ""}  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1646051356136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V\[1\] " "Ports D and ENA on the latch are fed by the same signal V\[1\]" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1646051356136 ""}  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1646051356136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[2\]\$latch " "Latch HEX0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V\[1\] " "Ports D and ENA on the latch are fed by the same signal V\[1\]" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1646051356136 ""}  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1646051356136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[3\]\$latch " "Latch HEX0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V\[3\] " "Ports D and ENA on the latch are fed by the same signal V\[3\]" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1646051356136 ""}  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1646051356136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[4\]\$latch " "Latch HEX0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V\[1\] " "Ports D and ENA on the latch are fed by the same signal V\[1\]" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1646051356136 ""}  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1646051356136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[5\]\$latch " "Latch HEX0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V\[3\] " "Ports D and ENA on the latch are fed by the same signal V\[3\]" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1646051356136 ""}  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1646051356136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[6\]\$latch " "Latch HEX0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V\[3\] " "Ports D and ENA on the latch are fed by the same signal V\[3\]" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1646051356137 ""}  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1646051356137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1646051356158 "|lab3|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1646051356158 "|lab3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[6\] GND " "Pin \"M\[6\]\" is stuck at GND" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1646051356158 "|lab3|M[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[7\] GND " "Pin \"M\[7\]\" is stuck at GND" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1646051356158 "|lab3|M[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab3.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab3test/lab3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1646051356158 "|lab3|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1646051356158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1646051356316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1646051356316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1646051356349 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1646051356349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1646051356349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1646051356349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1646051356372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 15:29:16 2022 " "Processing ended: Mon Feb 28 15:29:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1646051356372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1646051356372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1646051356372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1646051356372 ""}
