#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x147ea7510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x147e9a290 .scope module, "tb_e2e_gemm_random" "tb_e2e_gemm_random" 3 5;
 .timescale -9 -12;
P_0x147ea7110 .param/l "ARRAY_SIZE" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x147ea7150 .param/l "CLK" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x147ea7190 .param/l "OP_HALT" 1 3 58, C4<11111111>;
P_0x147ea71d0 .param/l "OP_TENSOR" 1 3 57, C4<00000001>;
P_0x147ea7210 .param/l "SRAM_WIDTH" 0 3 8, +C4<00000000000000000000000100000000>;
v0x60000276ec70_0 .net "axi_araddr", 39 0, L_0x600003e31260;  1 drivers
v0x60000276ed00_0 .net "axi_arlen", 7 0, L_0x600003e312d0;  1 drivers
v0x60000276ed90_0 .var "axi_arready", 0 0;
v0x60000276ee20_0 .net "axi_arvalid", 0 0, L_0x600003e313b0;  1 drivers
v0x60000276eeb0_0 .net "axi_awaddr", 39 0, L_0x600003e30fc0;  1 drivers
v0x60000276ef40_0 .net "axi_awlen", 7 0, L_0x600003e31030;  1 drivers
v0x60000276efd0_0 .var "axi_awready", 0 0;
v0x60000276f060_0 .net "axi_awvalid", 0 0, L_0x600003e310a0;  1 drivers
L_0x13809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000276f0f0_0 .net "axi_bready", 0 0, L_0x13809a968;  1 drivers
v0x60000276f180_0 .var "axi_bresp", 1 0;
v0x60000276f210_0 .var "axi_bvalid", 0 0;
v0x60000276f2a0_0 .var "axi_rdata", 255 0;
v0x60000276f330_0 .var "axi_rlast", 0 0;
v0x60000276f3c0_0 .net "axi_rready", 0 0, L_0x600003e31420;  1 drivers
v0x60000276f450_0 .var "axi_rvalid", 0 0;
v0x60000276f4e0_0 .net "axi_wdata", 255 0, L_0x600003e31110;  1 drivers
v0x60000276f570_0 .net "axi_wlast", 0 0, L_0x600003e31180;  1 drivers
v0x60000276f600_0 .var "axi_wready", 0 0;
v0x60000276f690_0 .net "axi_wvalid", 0 0, L_0x600003e311f0;  1 drivers
v0x60000276f720_0 .var "clk", 0 0;
v0x60000276f7b0_0 .var/i "errors", 31 0;
v0x60000276f840_0 .var "global_sync_in", 0 0;
v0x60000276f8d0_0 .var/i "i", 31 0;
v0x60000276f960_0 .var "noc_rx_addr", 19 0;
v0x60000276f9f0_0 .var "noc_rx_data", 255 0;
v0x60000276fa80_0 .var "noc_rx_is_instr", 0 0;
v0x60000276fb10_0 .net "noc_rx_ready", 0 0, L_0x600002426e40;  1 drivers
v0x60000276fba0_0 .var "noc_rx_valid", 0 0;
L_0x13809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000276fc30_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  1 drivers
L_0x13809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000276fcc0_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  1 drivers
v0x60000276fd50_0 .var "noc_tx_ready", 0 0;
L_0x13809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000276fde0_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  1 drivers
v0x60000276fe70_0 .var "row0", 255 0;
v0x60000276ff00_0 .var "row1", 255 0;
v0x600002760000_0 .var "row2", 255 0;
v0x600002760090_0 .var "row3", 255 0;
v0x600002760120_0 .var "rst_n", 0 0;
v0x6000027601b0_0 .var "sync_grant", 0 0;
v0x600002760240_0 .net "sync_request", 0 0, L_0x600003e3d180;  1 drivers
v0x6000027602d0_0 .net "tpc_busy", 0 0, L_0x600003e3d340;  1 drivers
v0x600002760360_0 .net "tpc_done", 0 0, L_0x600003e3d1f0;  1 drivers
v0x6000027603f0_0 .net "tpc_error", 0 0, L_0x600003e3d110;  1 drivers
v0x600002760480_0 .var "tpc_start", 0 0;
v0x600002760510_0 .var "tpc_start_pc", 19 0;
E_0x600000072380 .event negedge, v0x600002708090_0;
S_0x147e6b240 .scope module, "dut" "tensor_processing_cluster" 3 41, 4 15 0, S_0x147e9a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x148010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x148010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x148010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x148010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x148010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x148010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x148010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x148010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x148010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x148010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x148010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x148010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x148010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x148010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x148010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x148010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x148011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600003e3e0d0 .functor BUFZ 1, v0x60000276c3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600003e308c0 .functor OR 1, L_0x600002423ca0, L_0x600002423e80, C4<0>, C4<0>;
L_0x600003e30930 .functor AND 1, L_0x600003e30850, L_0x600003e308c0, C4<1>, C4<1>;
L_0x600003e309a0 .functor BUFZ 1, v0x60000276d440_0, C4<0>, C4<0>, C4<0>;
L_0x600003e30a10 .functor BUFZ 1, v0x60000276cf30_0, C4<0>, C4<0>, C4<0>;
L_0x600003e315e0 .functor AND 1, v0x60000276fba0_0, L_0x600002426e40, C4<1>, C4<1>;
L_0x600003e31650 .functor AND 1, L_0x600003e315e0, L_0x600002426ee0, C4<1>, C4<1>;
v0x60000276a370_0 .net *"_ivl_24", 19 0, L_0x6000024235c0;  1 drivers
L_0x13809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000276a400_0 .net *"_ivl_27", 3 0, L_0x13809a530;  1 drivers
v0x60000276a490_0 .net *"_ivl_28", 19 0, L_0x600002423660;  1 drivers
L_0x13809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000276a520_0 .net *"_ivl_31", 14 0, L_0x13809a578;  1 drivers
L_0x13809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000276a5b0_0 .net/2u *"_ivl_34", 2 0, L_0x13809a5c0;  1 drivers
v0x60000276a640_0 .net *"_ivl_38", 19 0, L_0x600002423840;  1 drivers
L_0x13809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000276a6d0_0 .net *"_ivl_41", 3 0, L_0x13809a608;  1 drivers
v0x60000276a760_0 .net *"_ivl_42", 19 0, L_0x6000024238e0;  1 drivers
L_0x13809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000276a7f0_0 .net *"_ivl_45", 3 0, L_0x13809a650;  1 drivers
L_0x13809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000276a880_0 .net/2u *"_ivl_48", 2 0, L_0x13809a698;  1 drivers
v0x60000276a910_0 .net *"_ivl_52", 19 0, L_0x600002423ac0;  1 drivers
L_0x13809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000276a9a0_0 .net *"_ivl_55", 3 0, L_0x13809a6e0;  1 drivers
v0x60000276aa30_0 .net *"_ivl_56", 19 0, L_0x600002423b60;  1 drivers
L_0x13809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000276aac0_0 .net *"_ivl_59", 3 0, L_0x13809a728;  1 drivers
L_0x13809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000276ab50_0 .net *"_ivl_63", 127 0, L_0x13809a770;  1 drivers
v0x60000276abe0_0 .net *"_ivl_65", 127 0, L_0x600002423d40;  1 drivers
L_0x13809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000276ac70_0 .net/2u *"_ivl_68", 2 0, L_0x13809a7b8;  1 drivers
v0x60000276ad00_0 .net *"_ivl_70", 0 0, L_0x600002423ca0;  1 drivers
L_0x13809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000276ad90_0 .net/2u *"_ivl_72", 2 0, L_0x13809a800;  1 drivers
v0x60000276ae20_0 .net *"_ivl_74", 0 0, L_0x600002423e80;  1 drivers
v0x60000276aeb0_0 .net *"_ivl_77", 0 0, L_0x600003e308c0;  1 drivers
v0x60000276af40_0 .net *"_ivl_87", 0 0, L_0x600003e315e0;  1 drivers
v0x60000276afd0_0 .net *"_ivl_89", 0 0, L_0x600002426ee0;  1 drivers
v0x60000276b060_0 .var "act_data_d", 31 0;
v0x60000276b0f0_0 .var "act_valid_d", 0 0;
v0x60000276b180_0 .var "act_valid_d2", 0 0;
v0x60000276b210_0 .net "axi_araddr", 39 0, L_0x600003e31260;  alias, 1 drivers
v0x60000276b2a0_0 .net "axi_arlen", 7 0, L_0x600003e312d0;  alias, 1 drivers
v0x60000276b330_0 .net "axi_arready", 0 0, v0x60000276ed90_0;  1 drivers
v0x60000276b3c0_0 .net "axi_arvalid", 0 0, L_0x600003e313b0;  alias, 1 drivers
v0x60000276b450_0 .net "axi_awaddr", 39 0, L_0x600003e30fc0;  alias, 1 drivers
v0x60000276b4e0_0 .net "axi_awlen", 7 0, L_0x600003e31030;  alias, 1 drivers
v0x60000276b570_0 .net "axi_awready", 0 0, v0x60000276efd0_0;  1 drivers
v0x60000276b600_0 .net "axi_awvalid", 0 0, L_0x600003e310a0;  alias, 1 drivers
v0x60000276b690_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x60000276b720_0 .net "axi_bresp", 1 0, v0x60000276f180_0;  1 drivers
v0x60000276b7b0_0 .net "axi_bvalid", 0 0, v0x60000276f210_0;  1 drivers
v0x60000276b840_0 .net "axi_rdata", 255 0, v0x60000276f2a0_0;  1 drivers
v0x60000276b8d0_0 .net "axi_rlast", 0 0, v0x60000276f330_0;  1 drivers
v0x60000276b960_0 .net "axi_rready", 0 0, L_0x600003e31420;  alias, 1 drivers
v0x60000276b9f0_0 .net "axi_rvalid", 0 0, v0x60000276f450_0;  1 drivers
v0x60000276ba80_0 .net "axi_wdata", 255 0, L_0x600003e31110;  alias, 1 drivers
v0x60000276bb10_0 .net "axi_wlast", 0 0, L_0x600003e31180;  alias, 1 drivers
v0x60000276bba0_0 .net "axi_wready", 0 0, v0x60000276f600_0;  1 drivers
v0x60000276bc30_0 .net "axi_wvalid", 0 0, L_0x600003e311f0;  alias, 1 drivers
v0x60000276bcc0_0 .net "clk", 0 0, v0x60000276f720_0;  1 drivers
v0x60000276bd50_0 .net "dma_lcp_done", 0 0, L_0x600003e30d90;  1 drivers
v0x60000276bde0_0 .net "dma_lcp_ready", 0 0, L_0x600002425f40;  1 drivers
v0x60000276be70_0 .net "dma_sram_addr", 19 0, v0x600002708e10_0;  1 drivers
v0x60000276bf00_0 .net "dma_sram_rdata", 255 0, L_0x600003e31570;  1 drivers
v0x60000276c000_0 .net "dma_sram_re", 0 0, L_0x600003e30f50;  1 drivers
v0x60000276c090_0 .net "dma_sram_ready", 0 0, L_0x600002426da0;  1 drivers
v0x60000276c120_0 .net "dma_sram_wdata", 255 0, L_0x600003e30e70;  1 drivers
v0x60000276c1b0_0 .net "dma_sram_we", 0 0, L_0x600003e30ee0;  1 drivers
v0x60000276c240_0 .net "global_sync_in", 0 0, v0x60000276f840_0;  1 drivers
v0x60000276c2d0 .array "instr_mem", 4095 0, 127 0;
v0x60000276c360_0 .var "instr_rdata_reg", 127 0;
v0x60000276c3f0_0 .var "instr_valid_reg", 0 0;
v0x60000276c480_0 .net "lcp_dma_cmd", 127 0, v0x60000270a910_0;  1 drivers
v0x60000276c510_0 .net "lcp_dma_valid", 0 0, L_0x600003e3d420;  1 drivers
v0x60000276c5a0_0 .net "lcp_imem_addr", 19 0, L_0x600003e3dea0;  1 drivers
v0x60000276c630_0 .net "lcp_imem_data", 127 0, v0x60000276c360_0;  1 drivers
v0x60000276c6c0_0 .net "lcp_imem_re", 0 0, L_0x600003e3df10;  1 drivers
v0x60000276c750_0 .net "lcp_imem_valid", 0 0, L_0x600003e3e0d0;  1 drivers
v0x60000276c7e0_0 .net "lcp_mxu_cmd", 127 0, v0x60000270b600_0;  1 drivers
v0x60000276c870_0 .net "lcp_mxu_valid", 0 0, L_0x600003e3d6c0;  1 drivers
v0x60000276c900_0 .net "lcp_vpu_cmd", 127 0, v0x60000270c240_0;  1 drivers
v0x60000276c990_0 .net "lcp_vpu_valid", 0 0, L_0x600003e3d500;  1 drivers
v0x60000276ca20_0 .net "mxu_a_addr", 19 0, L_0x600002423980;  1 drivers
v0x60000276cab0_0 .net "mxu_a_rdata", 255 0, L_0x600003e31490;  1 drivers
v0x60000276cb40_0 .net "mxu_a_re", 0 0, L_0x600002423a20;  1 drivers
v0x60000276cbd0_0 .net "mxu_a_ready", 0 0, L_0x600002426c60;  1 drivers
v0x60000276cc60_0 .net "mxu_cfg_k", 15 0, L_0x60000242d900;  1 drivers
v0x60000276ccf0_0 .net "mxu_cfg_m", 15 0, L_0x60000242d7c0;  1 drivers
v0x60000276cd80_0 .net "mxu_cfg_n", 15 0, L_0x60000242d860;  1 drivers
v0x60000276ce10_0 .var "mxu_col_cnt", 4 0;
v0x60000276cea0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000276cf30_0 .var "mxu_done_reg", 0 0;
v0x60000276cfc0_0 .net "mxu_dst_addr", 15 0, L_0x60000242d5e0;  1 drivers
v0x60000276d050_0 .net "mxu_lcp_done", 0 0, L_0x600003e30a10;  1 drivers
v0x60000276d0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600003e309a0;  1 drivers
v0x60000276d170_0 .net "mxu_o_addr", 19 0, L_0x600002423c00;  1 drivers
v0x60000276d200_0 .net "mxu_o_ready", 0 0, L_0x600002426d00;  1 drivers
v0x60000276d290_0 .net "mxu_o_wdata", 255 0, L_0x600002423de0;  1 drivers
v0x60000276d320_0 .net "mxu_o_we", 0 0, L_0x600003e30930;  1 drivers
v0x60000276d3b0_0 .var "mxu_out_cnt", 15 0;
v0x60000276d440_0 .var "mxu_ready_reg", 0 0;
v0x60000276d4d0_0 .net "mxu_src0_addr", 15 0, L_0x60000242d680;  1 drivers
v0x60000276d560_0 .net "mxu_src1_addr", 15 0, L_0x60000242d720;  1 drivers
v0x60000276d5f0_0 .var "mxu_start_array", 0 0;
v0x60000276d680_0 .var "mxu_start_array_d", 0 0;
v0x60000276d710_0 .var "mxu_state", 2 0;
v0x60000276d7a0_0 .net "mxu_subop", 7 0, L_0x60000242d540;  1 drivers
v0x60000276d830_0 .net "mxu_w_addr", 19 0, L_0x600002423700;  1 drivers
v0x60000276d8c0_0 .net "mxu_w_rdata", 255 0, v0x6000027178d0_0;  1 drivers
v0x60000276d950_0 .net "mxu_w_re", 0 0, L_0x6000024237a0;  1 drivers
v0x60000276d9e0_0 .net "mxu_w_ready", 0 0, L_0x600002426b20;  1 drivers
v0x60000276da70_0 .net "noc_data_write", 0 0, L_0x600003e31650;  1 drivers
v0x60000276db00_0 .net "noc_rx_addr", 19 0, v0x60000276f960_0;  1 drivers
v0x60000276db90_0 .net "noc_rx_data", 255 0, v0x60000276f9f0_0;  1 drivers
v0x60000276dc20_0 .net "noc_rx_is_instr", 0 0, v0x60000276fa80_0;  1 drivers
v0x60000276dcb0_0 .net "noc_rx_ready", 0 0, L_0x600002426e40;  alias, 1 drivers
v0x60000276dd40_0 .net "noc_rx_valid", 0 0, v0x60000276fba0_0;  1 drivers
v0x60000276ddd0_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  alias, 1 drivers
v0x60000276de60_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  alias, 1 drivers
v0x60000276def0_0 .net "noc_tx_ready", 0 0, v0x60000276fd50_0;  1 drivers
v0x60000276df80_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  alias, 1 drivers
v0x60000276e010_0 .net "rst_n", 0 0, v0x600002760120_0;  1 drivers
v0x60000276e0a0_0 .net "sync_grant", 0 0, v0x6000027601b0_0;  1 drivers
v0x60000276e130_0 .net "sync_request", 0 0, L_0x600003e3d180;  alias, 1 drivers
v0x60000276e1c0_0 .net "systolic_busy", 0 0, L_0x600003e30770;  1 drivers
v0x60000276e250_0 .net "systolic_done", 0 0, L_0x6000024230c0;  1 drivers
v0x60000276e2e0_0 .net "systolic_result", 127 0, L_0x600002422c60;  1 drivers
v0x60000276e370_0 .net "systolic_result_valid", 0 0, L_0x600003e30850;  1 drivers
v0x60000276e400_0 .net "tpc_busy", 0 0, L_0x600003e3d340;  alias, 1 drivers
v0x60000276e490_0 .net "tpc_done", 0 0, L_0x600003e3d1f0;  alias, 1 drivers
v0x60000276e520_0 .net "tpc_error", 0 0, L_0x600003e3d110;  alias, 1 drivers
v0x60000276e5b0_0 .net "tpc_start", 0 0, v0x600002760480_0;  1 drivers
v0x60000276e640_0 .net "tpc_start_pc", 19 0, v0x600002760510_0;  1 drivers
v0x60000276e6d0_0 .net "vpu_lcp_done", 0 0, L_0x600003e30b60;  1 drivers
v0x60000276e760_0 .net "vpu_lcp_ready", 0 0, L_0x600002425a40;  1 drivers
v0x60000276e7f0_0 .net "vpu_sram_addr", 19 0, v0x600002769710_0;  1 drivers
v0x60000276e880_0 .net "vpu_sram_rdata", 255 0, L_0x600003e31500;  1 drivers
v0x60000276e910_0 .net "vpu_sram_re", 0 0, L_0x600003e30d20;  1 drivers
v0x60000276e9a0_0 .net "vpu_sram_ready", 0 0, L_0x600002426bc0;  1 drivers
v0x60000276ea30_0 .net "vpu_sram_wdata", 255 0, L_0x600003e30c40;  1 drivers
v0x60000276eac0_0 .net "vpu_sram_we", 0 0, L_0x600003e30cb0;  1 drivers
v0x60000276eb50_0 .var "weight_load_col_d", 1 0;
v0x60000276ebe0_0 .var "weight_load_en_d", 0 0;
L_0x60000242d540 .part v0x60000270b600_0, 112, 8;
L_0x60000242d5e0 .part v0x60000270b600_0, 96, 16;
L_0x60000242d680 .part v0x60000270b600_0, 80, 16;
L_0x60000242d720 .part v0x60000270b600_0, 64, 16;
L_0x60000242d7c0 .part v0x60000270b600_0, 48, 16;
L_0x60000242d860 .part v0x60000270b600_0, 32, 16;
L_0x60000242d900 .part v0x60000270b600_0, 16, 16;
L_0x600002423520 .part v0x6000027178d0_0, 0, 32;
L_0x6000024235c0 .concat [ 16 4 0 0], L_0x60000242d720, L_0x13809a530;
L_0x600002423660 .concat [ 5 15 0 0], v0x60000276ce10_0, L_0x13809a578;
L_0x600002423700 .arith/sum 20, L_0x6000024235c0, L_0x600002423660;
L_0x6000024237a0 .cmp/eq 3, v0x60000276d710_0, L_0x13809a5c0;
L_0x600002423840 .concat [ 16 4 0 0], L_0x60000242d680, L_0x13809a608;
L_0x6000024238e0 .concat [ 16 4 0 0], v0x60000276cea0_0, L_0x13809a650;
L_0x600002423980 .arith/sum 20, L_0x600002423840, L_0x6000024238e0;
L_0x600002423a20 .cmp/eq 3, v0x60000276d710_0, L_0x13809a698;
L_0x600002423ac0 .concat [ 16 4 0 0], L_0x60000242d5e0, L_0x13809a6e0;
L_0x600002423b60 .concat [ 16 4 0 0], v0x60000276d3b0_0, L_0x13809a728;
L_0x600002423c00 .arith/sum 20, L_0x600002423ac0, L_0x600002423b60;
L_0x600002423d40 .part L_0x600002422c60, 0, 128;
L_0x600002423de0 .concat [ 128 128 0 0], L_0x600002423d40, L_0x13809a770;
L_0x600002423ca0 .cmp/eq 3, v0x60000276d710_0, L_0x13809a7b8;
L_0x600002423e80 .cmp/eq 3, v0x60000276d710_0, L_0x13809a800;
L_0x600002426e40 .reduce/nor L_0x600003e3d340;
L_0x600002426ee0 .reduce/nor v0x60000276fa80_0;
S_0x147e950a0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x147e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14801f600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14801f640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14801f680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14801f6c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14801f700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14801f740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14801f780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14801f7c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14801f800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14801f840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14801f880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14801f8c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14801f900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14801f940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14801f980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14801f9c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14801fa00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14801fa40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14801fa80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14801fac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14801fb00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600003e30d90 .functor BUFZ 1, v0x600002708510_0, C4<0>, C4<0>, C4<0>;
L_0x600003e30e70 .functor BUFZ 256, v0x600002709170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e30ee0 .functor BUFZ 1, v0x600002709290_0, C4<0>, C4<0>, C4<0>;
L_0x600003e30f50 .functor BUFZ 1, v0x600002708fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003e30fc0 .functor BUFZ 40, v0x600002737450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003e31030 .functor BUFZ 8, v0x600002737570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003e310a0 .functor BUFZ 1, v0x600002737720_0, C4<0>, C4<0>, C4<0>;
L_0x600003e31110 .functor BUFZ 256, v0x600002737cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e31180 .functor BUFZ 1, v0x600002737de0_0, C4<0>, C4<0>, C4<0>;
L_0x600003e311f0 .functor BUFZ 1, v0x6000027306c0_0, C4<0>, C4<0>, C4<0>;
L_0x600003e31260 .functor BUFZ 40, v0x600002737060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003e312d0 .functor BUFZ 8, v0x600002737180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003e313b0 .functor BUFZ 1, v0x600002737330_0, C4<0>, C4<0>, C4<0>;
L_0x600003e31420 .functor BUFZ 1, v0x600002737b10_0, C4<0>, C4<0>, C4<0>;
L_0x13809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002736f40_0 .net/2u *"_ivl_14", 3 0, L_0x13809a920;  1 drivers
v0x600002736fd0_0 .net "axi_araddr", 39 0, L_0x600003e31260;  alias, 1 drivers
v0x600002737060_0 .var "axi_araddr_reg", 39 0;
v0x6000027370f0_0 .net "axi_arlen", 7 0, L_0x600003e312d0;  alias, 1 drivers
v0x600002737180_0 .var "axi_arlen_reg", 7 0;
v0x600002737210_0 .net "axi_arready", 0 0, v0x60000276ed90_0;  alias, 1 drivers
v0x6000027372a0_0 .net "axi_arvalid", 0 0, L_0x600003e313b0;  alias, 1 drivers
v0x600002737330_0 .var "axi_arvalid_reg", 0 0;
v0x6000027373c0_0 .net "axi_awaddr", 39 0, L_0x600003e30fc0;  alias, 1 drivers
v0x600002737450_0 .var "axi_awaddr_reg", 39 0;
v0x6000027374e0_0 .net "axi_awlen", 7 0, L_0x600003e31030;  alias, 1 drivers
v0x600002737570_0 .var "axi_awlen_reg", 7 0;
v0x600002737600_0 .net "axi_awready", 0 0, v0x60000276efd0_0;  alias, 1 drivers
v0x600002737690_0 .net "axi_awvalid", 0 0, L_0x600003e310a0;  alias, 1 drivers
v0x600002737720_0 .var "axi_awvalid_reg", 0 0;
v0x6000027377b0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x600002737840_0 .net "axi_bresp", 1 0, v0x60000276f180_0;  alias, 1 drivers
v0x6000027378d0_0 .net "axi_bvalid", 0 0, v0x60000276f210_0;  alias, 1 drivers
v0x600002737960_0 .net "axi_rdata", 255 0, v0x60000276f2a0_0;  alias, 1 drivers
v0x6000027379f0_0 .net "axi_rlast", 0 0, v0x60000276f330_0;  alias, 1 drivers
v0x600002737a80_0 .net "axi_rready", 0 0, L_0x600003e31420;  alias, 1 drivers
v0x600002737b10_0 .var "axi_rready_reg", 0 0;
v0x600002737ba0_0 .net "axi_rvalid", 0 0, v0x60000276f450_0;  alias, 1 drivers
v0x600002737c30_0 .net "axi_wdata", 255 0, L_0x600003e31110;  alias, 1 drivers
v0x600002737cc0_0 .var "axi_wdata_reg", 255 0;
v0x600002737d50_0 .net "axi_wlast", 0 0, L_0x600003e31180;  alias, 1 drivers
v0x600002737de0_0 .var "axi_wlast_reg", 0 0;
v0x600002737e70_0 .net "axi_wready", 0 0, v0x60000276f600_0;  alias, 1 drivers
v0x600002737f00_0 .net "axi_wvalid", 0 0, L_0x600003e311f0;  alias, 1 drivers
v0x6000027306c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002730630_0 .net "cfg_cols", 11 0, L_0x600002425d60;  1 drivers
v0x600002708000_0 .net "cfg_rows", 11 0, L_0x600002425cc0;  1 drivers
v0x600002708090_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002708120_0 .net "cmd", 127 0, v0x60000270a910_0;  alias, 1 drivers
v0x6000027081b0_0 .net "cmd_done", 0 0, L_0x600003e30d90;  alias, 1 drivers
v0x600002708240_0 .net "cmd_ready", 0 0, L_0x600002425f40;  alias, 1 drivers
v0x6000027082d0_0 .net "cmd_valid", 0 0, L_0x600003e3d420;  alias, 1 drivers
v0x600002708360_0 .var "col_count", 11 0;
v0x6000027083f0_0 .var "cols_cfg", 11 0;
v0x600002708480_0 .var "data_buf", 255 0;
v0x600002708510_0 .var "done_reg", 0 0;
v0x6000027085a0_0 .net "ext_addr", 39 0, L_0x600002425b80;  1 drivers
v0x600002708630_0 .var "ext_base", 39 0;
v0x6000027086c0_0 .var "ext_ptr", 39 0;
v0x600002708750_0 .net "ext_stride", 11 0, L_0x600002425e00;  1 drivers
v0x6000027087e0_0 .var "ext_stride_cfg", 11 0;
v0x600002708870_0 .net "int_addr", 19 0, L_0x600002425c20;  1 drivers
v0x600002708900_0 .var "int_base", 19 0;
v0x600002708990_0 .var "int_ptr", 19 0;
v0x600002708a20_0 .net "int_stride", 11 0, L_0x600002425ea0;  1 drivers
v0x600002708ab0_0 .var "int_stride_cfg", 11 0;
v0x600002708b40_0 .var "op_type", 7 0;
v0x600002708bd0_0 .var "row_count", 11 0;
v0x600002708c60_0 .var "rows_cfg", 11 0;
v0x600002708cf0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002708d80_0 .net "sram_addr", 19 0, v0x600002708e10_0;  alias, 1 drivers
v0x600002708e10_0 .var "sram_addr_reg", 19 0;
v0x600002708ea0_0 .net "sram_rdata", 255 0, L_0x600003e31570;  alias, 1 drivers
v0x600002708f30_0 .net "sram_re", 0 0, L_0x600003e30f50;  alias, 1 drivers
v0x600002708fc0_0 .var "sram_re_reg", 0 0;
v0x600002709050_0 .net "sram_ready", 0 0, L_0x600002426da0;  alias, 1 drivers
v0x6000027090e0_0 .net "sram_wdata", 255 0, L_0x600003e30e70;  alias, 1 drivers
v0x600002709170_0 .var "sram_wdata_reg", 255 0;
v0x600002709200_0 .net "sram_we", 0 0, L_0x600003e30ee0;  alias, 1 drivers
v0x600002709290_0 .var "sram_we_reg", 0 0;
v0x600002709320_0 .var "state", 3 0;
v0x6000027093b0_0 .net "subop", 7 0, L_0x600002425ae0;  1 drivers
E_0x600000072d40/0 .event negedge, v0x600002708cf0_0;
E_0x600000072d40/1 .event posedge, v0x600002708090_0;
E_0x600000072d40 .event/or E_0x600000072d40/0, E_0x600000072d40/1;
L_0x600002425ae0 .part v0x60000270a910_0, 112, 8;
L_0x600002425b80 .part v0x60000270a910_0, 72, 40;
L_0x600002425c20 .part v0x60000270a910_0, 52, 20;
L_0x600002425cc0 .part v0x60000270a910_0, 40, 12;
L_0x600002425d60 .part v0x60000270a910_0, 28, 12;
L_0x600002425e00 .part v0x60000270a910_0, 16, 12;
L_0x600002425ea0 .part v0x60000270a910_0, 4, 12;
L_0x600002425f40 .cmp/eq 4, v0x600002709320_0, L_0x13809a920;
S_0x147e6ae00 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x147e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14800f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14800f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14800f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14800f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14800f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14800f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14800f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14800f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14800f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14800f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14800f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14800f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14800f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14800f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14800f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14800f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14800f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14800f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14800f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14800f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14800f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14800f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14800f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14800f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14800fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14800fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14800fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600003e3e1b0 .functor AND 1, L_0x60000242cb40, L_0x60000242cc80, C4<1>, C4<1>;
L_0x600003e3de30 .functor AND 1, L_0x600003e3e1b0, L_0x60000242c820, C4<1>, C4<1>;
L_0x600003e3dea0 .functor BUFZ 20, v0x60000270af40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003e3df10 .functor BUFZ 1, v0x60000270b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x600003e3d6c0 .functor BUFZ 1, v0x60000270b840_0, C4<0>, C4<0>, C4<0>;
L_0x600003e3d500 .functor BUFZ 1, v0x60000270c480_0, C4<0>, C4<0>, C4<0>;
L_0x600003e3d420 .functor BUFZ 1, v0x60000270ab50_0, C4<0>, C4<0>, C4<0>;
L_0x600003e3d2d0 .functor AND 1, L_0x60000242d2c0, L_0x60000242d360, C4<1>, C4<1>;
L_0x600003e3d340 .functor AND 1, L_0x600003e3d2d0, L_0x60000242d400, C4<1>, C4<1>;
L_0x600003e3d1f0 .functor BUFZ 1, v0x60000270ac70_0, C4<0>, C4<0>, C4<0>;
L_0x600003e3d110 .functor BUFZ 1, v0x60000270ad90_0, C4<0>, C4<0>, C4<0>;
L_0x600003e3d180 .functor BUFZ 1, v0x60000270c090_0, C4<0>, C4<0>, C4<0>;
L_0x138098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027094d0_0 .net *"_ivl_11", 23 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002709560_0 .net/2u *"_ivl_12", 31 0, L_0x138098058;  1 drivers
v0x6000027095f0_0 .net *"_ivl_14", 0 0, L_0x60000242cb40;  1 drivers
v0x600002709680_0 .net *"_ivl_16", 31 0, L_0x60000242cbe0;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002709710_0 .net *"_ivl_19", 23 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027097a0_0 .net/2u *"_ivl_20", 31 0, L_0x1380980e8;  1 drivers
v0x600002709830_0 .net *"_ivl_22", 0 0, L_0x60000242cc80;  1 drivers
v0x6000027098c0_0 .net *"_ivl_25", 0 0, L_0x600003e3e1b0;  1 drivers
v0x600002709950_0 .net *"_ivl_26", 31 0, L_0x60000242cd20;  1 drivers
L_0x138098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027099e0_0 .net *"_ivl_29", 23 0, L_0x138098130;  1 drivers
L_0x138098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002709a70_0 .net/2u *"_ivl_30", 31 0, L_0x138098178;  1 drivers
v0x600002709b00_0 .net *"_ivl_32", 0 0, L_0x60000242c820;  1 drivers
v0x600002709b90_0 .net *"_ivl_36", 31 0, L_0x60000242c640;  1 drivers
L_0x1380981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002709c20_0 .net *"_ivl_39", 23 0, L_0x1380981c0;  1 drivers
L_0x138098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002709cb0_0 .net/2u *"_ivl_40", 31 0, L_0x138098208;  1 drivers
v0x600002709d40_0 .net *"_ivl_44", 31 0, L_0x60000242c500;  1 drivers
L_0x138098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002709dd0_0 .net *"_ivl_47", 23 0, L_0x138098250;  1 drivers
L_0x138098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002709e60_0 .net/2u *"_ivl_48", 31 0, L_0x138098298;  1 drivers
v0x600002709ef0_0 .net *"_ivl_52", 31 0, L_0x60000242d180;  1 drivers
L_0x1380982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002709f80_0 .net *"_ivl_55", 23 0, L_0x1380982e0;  1 drivers
L_0x138098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000270a010_0 .net/2u *"_ivl_56", 31 0, L_0x138098328;  1 drivers
L_0x138098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000270a0a0_0 .net/2u *"_ivl_76", 3 0, L_0x138098370;  1 drivers
v0x60000270a130_0 .net *"_ivl_78", 0 0, L_0x60000242d2c0;  1 drivers
v0x60000270a1c0_0 .net *"_ivl_8", 31 0, L_0x60000242caa0;  1 drivers
L_0x1380983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000270a250_0 .net/2u *"_ivl_80", 3 0, L_0x1380983b8;  1 drivers
v0x60000270a2e0_0 .net *"_ivl_82", 0 0, L_0x60000242d360;  1 drivers
v0x60000270a370_0 .net *"_ivl_85", 0 0, L_0x600003e3d2d0;  1 drivers
L_0x138098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000270a400_0 .net/2u *"_ivl_86", 3 0, L_0x138098400;  1 drivers
v0x60000270a490_0 .net *"_ivl_88", 0 0, L_0x60000242d400;  1 drivers
v0x60000270a520_0 .net "all_done", 0 0, L_0x600003e3de30;  1 drivers
v0x60000270a5b0_0 .net "busy", 0 0, L_0x600003e3d340;  alias, 1 drivers
v0x60000270a640_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x60000270a6d0_0 .var "decoded_opcode", 7 0;
v0x60000270a760_0 .var "decoded_subop", 7 0;
v0x60000270a7f0_0 .net "dma_clear", 0 0, L_0x60000242d220;  1 drivers
v0x60000270a880_0 .net "dma_cmd", 127 0, v0x60000270a910_0;  alias, 1 drivers
v0x60000270a910_0 .var "dma_cmd_reg", 127 0;
v0x60000270a9a0_0 .net "dma_done", 0 0, L_0x600003e30d90;  alias, 1 drivers
v0x60000270aa30_0 .net "dma_ready", 0 0, L_0x600002425f40;  alias, 1 drivers
v0x60000270aac0_0 .net "dma_valid", 0 0, L_0x600003e3d420;  alias, 1 drivers
v0x60000270ab50_0 .var "dma_valid_reg", 0 0;
v0x60000270abe0_0 .net "done", 0 0, L_0x600003e3d1f0;  alias, 1 drivers
v0x60000270ac70_0 .var "done_reg", 0 0;
v0x60000270ad00_0 .net "error", 0 0, L_0x600003e3d110;  alias, 1 drivers
v0x60000270ad90_0 .var "error_reg", 0 0;
v0x60000270ae20_0 .net "global_sync_in", 0 0, v0x60000276f840_0;  alias, 1 drivers
v0x60000270aeb0_0 .net "imem_addr", 19 0, L_0x600003e3dea0;  alias, 1 drivers
v0x60000270af40_0 .var "imem_addr_reg", 19 0;
v0x60000270afd0_0 .net "imem_data", 127 0, v0x60000276c360_0;  alias, 1 drivers
v0x60000270b060_0 .net "imem_re", 0 0, L_0x600003e3df10;  alias, 1 drivers
v0x60000270b0f0_0 .var "imem_re_reg", 0 0;
v0x60000270b180_0 .net "imem_valid", 0 0, L_0x600003e3e0d0;  alias, 1 drivers
v0x60000270b210_0 .var "instr_reg", 127 0;
v0x60000270b2a0_0 .net "loop_count", 15 0, L_0x60000242c960;  1 drivers
v0x60000270b330 .array "loop_counter", 3 0, 15 0;
v0x60000270b3c0_0 .var "loop_sp", 1 0;
v0x60000270b450 .array "loop_start_addr", 3 0, 19 0;
v0x60000270b4e0_0 .net "mxu_clear", 0 0, L_0x60000242c5a0;  1 drivers
v0x60000270b570_0 .net "mxu_cmd", 127 0, v0x60000270b600_0;  alias, 1 drivers
v0x60000270b600_0 .var "mxu_cmd_reg", 127 0;
v0x60000270b690_0 .net "mxu_done", 0 0, L_0x600003e30a10;  alias, 1 drivers
v0x60000270b720_0 .net "mxu_ready", 0 0, L_0x600003e309a0;  alias, 1 drivers
v0x60000270b7b0_0 .net "mxu_valid", 0 0, L_0x600003e3d6c0;  alias, 1 drivers
v0x60000270b840_0 .var "mxu_valid_reg", 0 0;
v0x60000270b8d0_0 .net "opcode", 7 0, L_0x60000242cf00;  1 drivers
v0x60000270b960_0 .var "pc", 19 0;
v0x60000270b9f0_0 .var "pending_dma", 7 0;
v0x60000270ba80_0 .var "pending_mxu", 7 0;
v0x60000270bb10_0 .var "pending_vpu", 7 0;
v0x60000270bba0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x60000270bc30_0 .net "start", 0 0, v0x600002760480_0;  alias, 1 drivers
v0x60000270bcc0_0 .net "start_pc", 19 0, v0x600002760510_0;  alias, 1 drivers
v0x60000270bd50_0 .var "state", 3 0;
v0x60000270bde0_0 .net "subop", 7 0, L_0x60000242d040;  1 drivers
v0x60000270be70_0 .net "sync_grant", 0 0, v0x6000027601b0_0;  alias, 1 drivers
v0x60000270bf00_0 .net "sync_mask", 7 0, L_0x60000242ca00;  1 drivers
v0x60000270c000_0 .net "sync_request", 0 0, L_0x600003e3d180;  alias, 1 drivers
v0x60000270c090_0 .var "sync_request_reg", 0 0;
v0x60000270c120_0 .net "vpu_clear", 0 0, L_0x60000242d0e0;  1 drivers
v0x60000270c1b0_0 .net "vpu_cmd", 127 0, v0x60000270c240_0;  alias, 1 drivers
v0x60000270c240_0 .var "vpu_cmd_reg", 127 0;
v0x60000270c2d0_0 .net "vpu_done", 0 0, L_0x600003e30b60;  alias, 1 drivers
v0x60000270c360_0 .net "vpu_ready", 0 0, L_0x600002425a40;  alias, 1 drivers
v0x60000270c3f0_0 .net "vpu_valid", 0 0, L_0x600003e3d500;  alias, 1 drivers
v0x60000270c480_0 .var "vpu_valid_reg", 0 0;
L_0x60000242cf00 .part v0x60000276c360_0, 120, 8;
L_0x60000242d040 .part v0x60000276c360_0, 112, 8;
L_0x60000242c960 .part v0x60000276c360_0, 32, 16;
L_0x60000242ca00 .part v0x60000276c360_0, 104, 8;
L_0x60000242caa0 .concat [ 8 24 0 0], v0x60000270ba80_0, L_0x138098010;
L_0x60000242cb40 .cmp/eq 32, L_0x60000242caa0, L_0x138098058;
L_0x60000242cbe0 .concat [ 8 24 0 0], v0x60000270bb10_0, L_0x1380980a0;
L_0x60000242cc80 .cmp/eq 32, L_0x60000242cbe0, L_0x1380980e8;
L_0x60000242cd20 .concat [ 8 24 0 0], v0x60000270b9f0_0, L_0x138098130;
L_0x60000242c820 .cmp/eq 32, L_0x60000242cd20, L_0x138098178;
L_0x60000242c640 .concat [ 8 24 0 0], v0x60000270ba80_0, L_0x1380981c0;
L_0x60000242c5a0 .cmp/eq 32, L_0x60000242c640, L_0x138098208;
L_0x60000242c500 .concat [ 8 24 0 0], v0x60000270bb10_0, L_0x138098250;
L_0x60000242d0e0 .cmp/eq 32, L_0x60000242c500, L_0x138098298;
L_0x60000242d180 .concat [ 8 24 0 0], v0x60000270b9f0_0, L_0x1380982e0;
L_0x60000242d220 .cmp/eq 32, L_0x60000242d180, L_0x138098328;
L_0x60000242d2c0 .cmp/ne 4, v0x60000270bd50_0, L_0x138098370;
L_0x60000242d360 .cmp/ne 4, v0x60000270bd50_0, L_0x1380983b8;
L_0x60000242d400 .cmp/ne 4, v0x60000270bd50_0, L_0x138098400;
S_0x147e6a9c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x147e6ae00;
 .timescale 0 0;
v0x600002709440_0 .var/i "i", 31 0;
S_0x147e90850 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x147e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x147e8e200 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x147e8e240 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x147e8e280 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x147e8e2c0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x147e8e300 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x147e8e340 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x147e8e380 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x147e8e3c0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003e30540 .functor OR 1, L_0x600002422d00, L_0x600002422da0, C4<0>, C4<0>;
L_0x600003e305b0 .functor AND 1, L_0x600002422e40, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e30620 .functor AND 1, L_0x600003e305b0, L_0x600002422ee0, C4<1>, C4<1>;
L_0x600003e30690 .functor OR 1, L_0x600003e30540, L_0x600003e30620, C4<0>, C4<0>;
L_0x600003e30700 .functor BUFZ 1, L_0x600003e30690, C4<0>, C4<0>, C4<0>;
L_0x600003e30770 .functor AND 1, L_0x600002422f80, L_0x600002423020, C4<1>, C4<1>;
L_0x600003e307e0 .functor AND 1, L_0x600002423200, L_0x6000024232a0, C4<1>, C4<1>;
L_0x600003e30850 .functor AND 1, L_0x600003e307e0, L_0x600002423480, C4<1>, C4<1>;
v0x600002712d00_0 .net *"_ivl_101", 0 0, L_0x600002423480;  1 drivers
L_0x13809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002712d90_0 .net/2u *"_ivl_37", 2 0, L_0x13809a188;  1 drivers
v0x600002712e20_0 .net *"_ivl_39", 0 0, L_0x600002422d00;  1 drivers
L_0x13809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002712eb0_0 .net/2u *"_ivl_41", 2 0, L_0x13809a1d0;  1 drivers
v0x600002712f40_0 .net *"_ivl_43", 0 0, L_0x600002422da0;  1 drivers
v0x600002712fd0_0 .net *"_ivl_46", 0 0, L_0x600003e30540;  1 drivers
L_0x13809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002713060_0 .net/2u *"_ivl_47", 2 0, L_0x13809a218;  1 drivers
v0x6000027130f0_0 .net *"_ivl_49", 0 0, L_0x600002422e40;  1 drivers
v0x600002713180_0 .net *"_ivl_52", 0 0, L_0x600003e305b0;  1 drivers
v0x600002713210_0 .net *"_ivl_54", 0 0, L_0x600002422ee0;  1 drivers
v0x6000027132a0_0 .net *"_ivl_56", 0 0, L_0x600003e30620;  1 drivers
L_0x13809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002713330_0 .net/2u *"_ivl_61", 2 0, L_0x13809a260;  1 drivers
v0x6000027133c0_0 .net *"_ivl_63", 0 0, L_0x600002422f80;  1 drivers
L_0x13809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002713450_0 .net/2u *"_ivl_65", 2 0, L_0x13809a2a8;  1 drivers
v0x6000027134e0_0 .net *"_ivl_67", 0 0, L_0x600002423020;  1 drivers
L_0x13809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002713570_0 .net/2u *"_ivl_71", 2 0, L_0x13809a2f0;  1 drivers
L_0x13809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002713600_0 .net/2u *"_ivl_75", 2 0, L_0x13809a338;  1 drivers
L_0x13809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002713690_0 .net/2u *"_ivl_81", 2 0, L_0x13809a3c8;  1 drivers
v0x600002713720_0 .net *"_ivl_83", 0 0, L_0x600002423200;  1 drivers
v0x6000027137b0_0 .net *"_ivl_85", 0 0, L_0x6000024232a0;  1 drivers
v0x600002713840_0 .net *"_ivl_88", 0 0, L_0x600003e307e0;  1 drivers
v0x6000027138d0_0 .net *"_ivl_89", 31 0, L_0x600002423340;  1 drivers
L_0x13809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002713960_0 .net *"_ivl_92", 15 0, L_0x13809a410;  1 drivers
L_0x13809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000027139f0_0 .net *"_ivl_93", 31 0, L_0x13809aa88;  1 drivers
L_0x13809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002713a80_0 .net/2u *"_ivl_97", 31 0, L_0x13809a458;  1 drivers
v0x600002713b10_0 .net *"_ivl_99", 31 0, L_0x6000024233e0;  1 drivers
v0x600002713ba0_0 .net "act_data", 31 0, v0x60000276b060_0;  1 drivers
v0x600002713c30 .array "act_h", 19 0;
v0x600002713c30_0 .net v0x600002713c30 0, 7 0, L_0x600003e3cfc0; 1 drivers
v0x600002713c30_1 .net v0x600002713c30 1, 7 0, v0x60000270d5f0_0; 1 drivers
v0x600002713c30_2 .net v0x600002713c30 2, 7 0, v0x60000270eb50_0; 1 drivers
v0x600002713c30_3 .net v0x600002713c30 3, 7 0, v0x600002700120_0; 1 drivers
v0x600002713c30_4 .net v0x600002713c30 4, 7 0, v0x600002701680_0; 1 drivers
v0x600002713c30_5 .net v0x600002713c30 5, 7 0, L_0x600003e3ce70; 1 drivers
v0x600002713c30_6 .net v0x600002713c30 6, 7 0, v0x600002702be0_0; 1 drivers
v0x600002713c30_7 .net v0x600002713c30 7, 7 0, v0x6000027041b0_0; 1 drivers
v0x600002713c30_8 .net v0x600002713c30 8, 7 0, v0x600002705710_0; 1 drivers
v0x600002713c30_9 .net v0x600002713c30 9, 7 0, v0x600002706c70_0; 1 drivers
v0x600002713c30_10 .net v0x600002713c30 10, 7 0, L_0x600003e3cee0; 1 drivers
v0x600002713c30_11 .net v0x600002713c30 11, 7 0, v0x600002718240_0; 1 drivers
v0x600002713c30_12 .net v0x600002713c30 12, 7 0, v0x6000027197a0_0; 1 drivers
v0x600002713c30_13 .net v0x600002713c30 13, 7 0, v0x60000271ad00_0; 1 drivers
v0x600002713c30_14 .net v0x600002713c30 14, 7 0, v0x60000271c2d0_0; 1 drivers
v0x600002713c30_15 .net v0x600002713c30 15, 7 0, L_0x600003e3cd90; 1 drivers
v0x600002713c30_16 .net v0x600002713c30 16, 7 0, v0x60000271d830_0; 1 drivers
v0x600002713c30_17 .net v0x600002713c30 17, 7 0, v0x60000271ed90_0; 1 drivers
v0x600002713c30_18 .net v0x600002713c30 18, 7 0, v0x600002710360_0; 1 drivers
v0x600002713c30_19 .net v0x600002713c30 19, 7 0, v0x6000027118c0_0; 1 drivers
v0x600002713cc0_0 .net "act_ready", 0 0, L_0x600002423160;  1 drivers
v0x600002713d50_0 .net "act_valid", 0 0, v0x60000276b180_0;  1 drivers
v0x600002713de0_0 .net "busy", 0 0, L_0x600003e30770;  alias, 1 drivers
v0x600002713e70_0 .net "cfg_k_tiles", 15 0, L_0x60000242d900;  alias, 1 drivers
L_0x13809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002713f00_0 .net "clear_acc", 0 0, L_0x13809a4a0;  1 drivers
v0x600002714000_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002714090_0 .var "cycle_count", 15 0;
v0x600002714120_0 .var "cycle_count_next", 15 0;
v0x60000270c510_5 .array/port v0x60000270c510, 5;
v0x6000027141b0 .array "deskew_output", 3 0;
v0x6000027141b0_0 .net v0x6000027141b0 0, 31 0, v0x60000270c510_5; 1 drivers
v0x60000270c630_3 .array/port v0x60000270c630, 3;
v0x6000027141b0_1 .net v0x6000027141b0 1, 31 0, v0x60000270c630_3; 1 drivers
v0x60000270c750_1 .array/port v0x60000270c750, 1;
v0x6000027141b0_2 .net v0x6000027141b0 2, 31 0, v0x60000270c750_1; 1 drivers
v0x6000027141b0_3 .net v0x6000027141b0 3, 31 0, L_0x600003e30310; 1 drivers
v0x600002714240_0 .net "done", 0 0, L_0x6000024230c0;  alias, 1 drivers
L_0x13809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000027142d0_0 .net "drain_delay", 15 0, L_0x13809a380;  1 drivers
v0x600002714360_0 .net "pe_enable", 0 0, L_0x600003e30690;  1 drivers
v0x6000027143f0 .array "psum_bottom", 3 0;
v0x6000027143f0_0 .net v0x6000027143f0 0, 31 0, L_0x600003e30000; 1 drivers
v0x6000027143f0_1 .net v0x6000027143f0 1, 31 0, L_0x600003e300e0; 1 drivers
v0x6000027143f0_2 .net v0x6000027143f0 2, 31 0, L_0x600003e301c0; 1 drivers
v0x6000027143f0_3 .net v0x6000027143f0 3, 31 0, L_0x600003e302a0; 1 drivers
L_0x138098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002714480 .array "psum_v", 19 0;
v0x600002714480_0 .net v0x600002714480 0, 31 0, L_0x138098568; 1 drivers
L_0x1380985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002714480_1 .net v0x600002714480 1, 31 0, L_0x1380985b0; 1 drivers
L_0x1380985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002714480_2 .net v0x600002714480 2, 31 0, L_0x1380985f8; 1 drivers
L_0x138098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002714480_3 .net v0x600002714480 3, 31 0, L_0x138098640; 1 drivers
v0x600002714480_4 .net v0x600002714480 4, 31 0, v0x60000270db00_0; 1 drivers
v0x600002714480_5 .net v0x600002714480 5, 31 0, v0x60000270f060_0; 1 drivers
v0x600002714480_6 .net v0x600002714480 6, 31 0, v0x600002700630_0; 1 drivers
v0x600002714480_7 .net v0x600002714480 7, 31 0, v0x600002701b90_0; 1 drivers
v0x600002714480_8 .net v0x600002714480 8, 31 0, v0x6000027030f0_0; 1 drivers
v0x600002714480_9 .net v0x600002714480 9, 31 0, v0x6000027046c0_0; 1 drivers
v0x600002714480_10 .net v0x600002714480 10, 31 0, v0x600002705c20_0; 1 drivers
v0x600002714480_11 .net v0x600002714480 11, 31 0, v0x600002707180_0; 1 drivers
v0x600002714480_12 .net v0x600002714480 12, 31 0, v0x600002718750_0; 1 drivers
v0x600002714480_13 .net v0x600002714480 13, 31 0, v0x600002719cb0_0; 1 drivers
v0x600002714480_14 .net v0x600002714480 14, 31 0, v0x60000271b210_0; 1 drivers
v0x600002714480_15 .net v0x600002714480 15, 31 0, v0x60000271c7e0_0; 1 drivers
v0x600002714480_16 .net v0x600002714480 16, 31 0, v0x60000271dd40_0; 1 drivers
v0x600002714480_17 .net v0x600002714480 17, 31 0, v0x60000271f2a0_0; 1 drivers
v0x600002714480_18 .net v0x600002714480 18, 31 0, v0x600002710870_0; 1 drivers
v0x600002714480_19 .net v0x600002714480 19, 31 0, v0x600002711dd0_0; 1 drivers
v0x600002714510_0 .net "result_data", 127 0, L_0x600002422c60;  alias, 1 drivers
L_0x13809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000027145a0_0 .net "result_ready", 0 0, L_0x13809a4e8;  1 drivers
v0x600002714630_0 .net "result_valid", 0 0, L_0x600003e30850;  alias, 1 drivers
v0x6000027146c0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002714750_0 .net "skew_enable", 0 0, L_0x600003e30700;  1 drivers
v0x6000027147e0 .array "skew_input", 3 0;
v0x6000027147e0_0 .net v0x6000027147e0 0, 7 0, L_0x60000242da40; 1 drivers
v0x6000027147e0_1 .net v0x6000027147e0 1, 7 0, L_0x60000242db80; 1 drivers
v0x6000027147e0_2 .net v0x6000027147e0 2, 7 0, L_0x60000242dcc0; 1 drivers
v0x6000027147e0_3 .net v0x6000027147e0 3, 7 0, L_0x60000242de00; 1 drivers
v0x600002714870 .array "skew_output", 3 0;
v0x600002714870_0 .net v0x600002714870 0, 7 0, v0x60000270c870_0; 1 drivers
v0x600002714870_1 .net v0x600002714870 1, 7 0, v0x60000270cb40_0; 1 drivers
v0x600002714870_2 .net v0x600002714870 2, 7 0, v0x60000270ce10_0; 1 drivers
v0x600002714870_3 .net v0x600002714870 3, 7 0, v0x60000270d0e0_0; 1 drivers
v0x600002714900_0 .net "start", 0 0, v0x60000276d680_0;  1 drivers
v0x600002714990_0 .var "state", 2 0;
v0x600002714a20_0 .var "state_next", 2 0;
v0x600002714ab0_0 .net "weight_load_col", 1 0, v0x60000276eb50_0;  1 drivers
v0x600002714b40_0 .net "weight_load_data", 31 0, L_0x600002423520;  1 drivers
v0x600002714bd0_0 .net "weight_load_en", 0 0, v0x60000276ebe0_0;  1 drivers
E_0x600000073640/0 .event anyedge, v0x600002714990_0, v0x600002714090_0, v0x600002714900_0, v0x600002714bd0_0;
E_0x600000073640/1 .event anyedge, v0x600002713e70_0, v0x6000027142d0_0;
E_0x600000073640 .event/or E_0x600000073640/0, E_0x600000073640/1;
L_0x60000242d9a0 .part v0x60000276b060_0, 0, 8;
L_0x138098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000242da40 .functor MUXZ 8, L_0x138098448, L_0x60000242d9a0, v0x60000276b180_0, C4<>;
L_0x60000242dae0 .part v0x60000276b060_0, 8, 8;
L_0x138098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000242db80 .functor MUXZ 8, L_0x138098490, L_0x60000242dae0, v0x60000276b180_0, C4<>;
L_0x60000242dc20 .part v0x60000276b060_0, 16, 8;
L_0x1380984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000242dcc0 .functor MUXZ 8, L_0x1380984d8, L_0x60000242dc20, v0x60000276b180_0, C4<>;
L_0x60000242dd60 .part v0x60000276b060_0, 24, 8;
L_0x138098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000242de00 .functor MUXZ 8, L_0x138098520, L_0x60000242dd60, v0x60000276b180_0, C4<>;
L_0x60000242dfe0 .part L_0x600002423520, 0, 8;
L_0x60000242e800 .part L_0x600002423520, 0, 8;
L_0x60000242f020 .part L_0x600002423520, 0, 8;
L_0x60000242f840 .part L_0x600002423520, 0, 8;
L_0x60000242ba20 .part L_0x600002423520, 8, 8;
L_0x60000242b3e0 .part L_0x600002423520, 8, 8;
L_0x60000242ac60 .part L_0x600002423520, 8, 8;
L_0x600002429d60 .part L_0x600002423520, 8, 8;
L_0x600002429680 .part L_0x600002423520, 16, 8;
L_0x600002428d20 .part L_0x600002423520, 16, 8;
L_0x60000242a300 .part L_0x600002423520, 16, 8;
L_0x600002420500 .part L_0x600002423520, 16, 8;
L_0x600002420d20 .part L_0x600002423520, 24, 8;
L_0x600002421540 .part L_0x600002423520, 24, 8;
L_0x600002421d60 .part L_0x600002423520, 24, 8;
L_0x600002422580 .part L_0x600002423520, 24, 8;
L_0x600002422c60 .concat8 [ 32 32 32 32], L_0x600003e30380, L_0x600003e303f0, L_0x600003e30460, L_0x600003e304d0;
L_0x600002422d00 .cmp/eq 3, v0x600002714990_0, L_0x13809a188;
L_0x600002422da0 .cmp/eq 3, v0x600002714990_0, L_0x13809a1d0;
L_0x600002422e40 .cmp/eq 3, v0x600002714990_0, L_0x13809a218;
L_0x600002422ee0 .reduce/nor v0x60000276ebe0_0;
L_0x600002422f80 .cmp/ne 3, v0x600002714990_0, L_0x13809a260;
L_0x600002423020 .cmp/ne 3, v0x600002714990_0, L_0x13809a2a8;
L_0x6000024230c0 .cmp/eq 3, v0x600002714990_0, L_0x13809a2f0;
L_0x600002423160 .cmp/eq 3, v0x600002714990_0, L_0x13809a338;
L_0x600002423200 .cmp/eq 3, v0x600002714990_0, L_0x13809a3c8;
L_0x6000024232a0 .cmp/ge 16, v0x600002714090_0, L_0x13809a380;
L_0x600002423340 .concat [ 16 16 0 0], v0x600002714090_0, L_0x13809a410;
L_0x6000024233e0 .arith/sum 32, L_0x13809aa88, L_0x13809a458;
L_0x600002423480 .cmp/gt 32, L_0x6000024233e0, L_0x600002423340;
S_0x147e89560 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x147e90850;
 .timescale 0 0;
P_0x600003b32080 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600003b320c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600003e30000 .functor BUFZ 32, v0x60000271dd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x147e86f10 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x147e89560;
 .timescale 0 0;
v0x60000270c510 .array "delay_stages", 5 0, 31 0;
v0x60000270c5a0_0 .var/i "i", 31 0;
S_0x147e848c0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x147e90850;
 .timescale 0 0;
P_0x600003b32100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600003b32140 .param/l "col" 1 7 248, +C4<01>;
L_0x600003e300e0 .functor BUFZ 32, v0x60000271f2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x147e82270 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x147e848c0;
 .timescale 0 0;
v0x60000270c630 .array "delay_stages", 3 0, 31 0;
v0x60000270c6c0_0 .var/i "i", 31 0;
S_0x147e7fc20 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x147e90850;
 .timescale 0 0;
P_0x600003b32180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600003b321c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600003e301c0 .functor BUFZ 32, v0x600002710870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x147e7d5d0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x147e7fc20;
 .timescale 0 0;
v0x60000270c750 .array "delay_stages", 1 0, 31 0;
v0x60000270c7e0_0 .var/i "i", 31 0;
S_0x147e7af80 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x147e90850;
 .timescale 0 0;
P_0x600003b32200 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600003b32240 .param/l "col" 1 7 248, +C4<011>;
L_0x600003e302a0 .functor BUFZ 32, v0x600002711dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x147e78930 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x147e7af80;
 .timescale 0 0;
L_0x600003e30310 .functor BUFZ 32, L_0x600003e302a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x147e762e0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x147e90850;
 .timescale 0 0;
P_0x6000000738c0 .param/l "row" 1 7 142, +C4<00>;
v0x60000270c900_0 .net *"_ivl_1", 7 0, L_0x60000242d9a0;  1 drivers
v0x60000270c990_0 .net/2u *"_ivl_2", 7 0, L_0x138098448;  1 drivers
S_0x147e73c90 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x147e762e0;
 .timescale 0 0;
v0x60000270c870_0 .var "out_reg", 7 0;
S_0x147e71640 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000073940 .param/l "row" 1 7 142, +C4<01>;
v0x60000270cbd0_0 .net *"_ivl_1", 7 0, L_0x60000242dae0;  1 drivers
v0x60000270cc60_0 .net/2u *"_ivl_2", 7 0, L_0x138098490;  1 drivers
S_0x147e6eff0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x147e71640;
 .timescale 0 0;
v0x60000270ca20 .array "delay_stages", 0 0, 7 0;
v0x60000270cab0_0 .var/i "i", 31 0;
v0x60000270cb40_0 .var "out_reg", 7 0;
S_0x147e6c9a0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x147e90850;
 .timescale 0 0;
P_0x6000000739c0 .param/l "row" 1 7 142, +C4<010>;
v0x60000270cea0_0 .net *"_ivl_1", 7 0, L_0x60000242dc20;  1 drivers
v0x60000270cf30_0 .net/2u *"_ivl_2", 7 0, L_0x1380984d8;  1 drivers
S_0x147e1cd60 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x147e6c9a0;
 .timescale 0 0;
v0x60000270ccf0 .array "delay_stages", 1 0, 7 0;
v0x60000270cd80_0 .var/i "i", 31 0;
v0x60000270ce10_0 .var "out_reg", 7 0;
S_0x147e1ced0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000073a40 .param/l "row" 1 7 142, +C4<011>;
v0x60000270d170_0 .net *"_ivl_1", 7 0, L_0x60000242dd60;  1 drivers
v0x60000270d200_0 .net/2u *"_ivl_2", 7 0, L_0x138098520;  1 drivers
S_0x147e20760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x147e1ced0;
 .timescale 0 0;
v0x60000270cfc0 .array "delay_stages", 2 0, 7 0;
v0x60000270d050_0 .var/i "i", 31 0;
v0x60000270d0e0_0 .var "out_reg", 7 0;
S_0x147e208d0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000073880 .param/l "row" 1 7 213, +C4<00>;
S_0x147e0baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x147e208d0;
 .timescale 0 0;
P_0x600000073b00 .param/l "col" 1 7 214, +C4<00>;
L_0x600003e3ce00 .functor AND 1, v0x60000276ebe0_0, L_0x60000242df40, C4<1>, C4<1>;
L_0x600003e3ccb0 .functor AND 1, L_0x60000242e120, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3cd20 .functor OR 1, L_0x60000242e080, L_0x600003e3ccb0, C4<0>, C4<0>;
L_0x600003e3cbd0 .functor AND 1, L_0x13809a4a0, L_0x600003e3cd20, C4<1>, C4<1>;
L_0x600003e3cc40 .functor AND 1, L_0x600003e3cbd0, L_0x60000242e260, C4<1>, C4<1>;
v0x60000270ddd0_0 .net *"_ivl_0", 2 0, L_0x60000242dea0;  1 drivers
L_0x138098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000270de60_0 .net/2u *"_ivl_11", 2 0, L_0x138098718;  1 drivers
v0x60000270def0_0 .net *"_ivl_13", 0 0, L_0x60000242e080;  1 drivers
L_0x138098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000270df80_0 .net/2u *"_ivl_15", 2 0, L_0x138098760;  1 drivers
v0x60000270e010_0 .net *"_ivl_17", 0 0, L_0x60000242e120;  1 drivers
v0x60000270e0a0_0 .net *"_ivl_20", 0 0, L_0x600003e3ccb0;  1 drivers
v0x60000270e130_0 .net *"_ivl_22", 0 0, L_0x600003e3cd20;  1 drivers
v0x60000270e1c0_0 .net *"_ivl_24", 0 0, L_0x600003e3cbd0;  1 drivers
v0x60000270e250_0 .net *"_ivl_25", 31 0, L_0x60000242e1c0;  1 drivers
L_0x1380987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000270e2e0_0 .net *"_ivl_28", 15 0, L_0x1380987a8;  1 drivers
L_0x1380987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000270e370_0 .net/2u *"_ivl_29", 31 0, L_0x1380987f0;  1 drivers
L_0x138098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000270e400_0 .net *"_ivl_3", 0 0, L_0x138098688;  1 drivers
v0x60000270e490_0 .net *"_ivl_31", 0 0, L_0x60000242e260;  1 drivers
L_0x1380986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000270e520_0 .net/2u *"_ivl_4", 2 0, L_0x1380986d0;  1 drivers
v0x60000270e5b0_0 .net *"_ivl_6", 0 0, L_0x60000242df40;  1 drivers
v0x60000270e640_0 .net "do_clear", 0 0, L_0x600003e3cc40;  1 drivers
v0x60000270e6d0_0 .net "load_weight", 0 0, L_0x600003e3ce00;  1 drivers
v0x60000270e760_0 .net "weight_in", 7 0, L_0x60000242dfe0;  1 drivers
L_0x60000242dea0 .concat [ 2 1 0 0], v0x60000276eb50_0, L_0x138098688;
L_0x60000242df40 .cmp/eq 3, L_0x60000242dea0, L_0x1380986d0;
L_0x60000242e080 .cmp/eq 3, v0x600002714990_0, L_0x138098718;
L_0x60000242e120 .cmp/eq 3, v0x600002714990_0, L_0x138098760;
L_0x60000242e1c0 .concat [ 16 16 0 0], v0x600002714090_0, L_0x1380987a8;
L_0x60000242e260 .cmp/eq 32, L_0x60000242e1c0, L_0x1380987f0;
S_0x147e0bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e0baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b32340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000270d290_0 .net *"_ivl_11", 0 0, L_0x60000242e4e0;  1 drivers
v0x60000270d320_0 .net *"_ivl_12", 15 0, L_0x60000242e580;  1 drivers
v0x60000270d3b0_0 .net/s *"_ivl_4", 15 0, L_0x60000242e300;  1 drivers
v0x60000270d440_0 .net/s *"_ivl_6", 15 0, L_0x60000242e3a0;  1 drivers
v0x60000270d4d0_0 .net/s "a_signed", 7 0, v0x60000270d680_0;  1 drivers
v0x60000270d560_0 .net "act_in", 7 0, L_0x600003e3cfc0;  alias, 1 drivers
v0x60000270d5f0_0 .var "act_out", 7 0;
v0x60000270d680_0 .var "act_reg", 7 0;
v0x60000270d710_0 .net "clear_acc", 0 0, L_0x600003e3cc40;  alias, 1 drivers
v0x60000270d7a0_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x60000270d830_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x60000270d8c0_0 .net "load_weight", 0 0, L_0x600003e3ce00;  alias, 1 drivers
v0x60000270d950_0 .net/s "product", 15 0, L_0x60000242e440;  1 drivers
v0x60000270d9e0_0 .net/s "product_ext", 31 0, L_0x60000242e620;  1 drivers
v0x60000270da70_0 .net "psum_in", 31 0, L_0x138098568;  alias, 1 drivers
v0x60000270db00_0 .var "psum_out", 31 0;
v0x60000270db90_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x60000270dc20_0 .net/s "w_signed", 7 0, v0x60000270dd40_0;  1 drivers
v0x60000270dcb0_0 .net "weight_in", 7 0, L_0x60000242dfe0;  alias, 1 drivers
v0x60000270dd40_0 .var "weight_reg", 7 0;
L_0x60000242e300 .extend/s 16, v0x60000270d680_0;
L_0x60000242e3a0 .extend/s 16, v0x60000270dd40_0;
L_0x60000242e440 .arith/mult 16, L_0x60000242e300, L_0x60000242e3a0;
L_0x60000242e4e0 .part L_0x60000242e440, 15, 1;
LS_0x60000242e580_0_0 .concat [ 1 1 1 1], L_0x60000242e4e0, L_0x60000242e4e0, L_0x60000242e4e0, L_0x60000242e4e0;
LS_0x60000242e580_0_4 .concat [ 1 1 1 1], L_0x60000242e4e0, L_0x60000242e4e0, L_0x60000242e4e0, L_0x60000242e4e0;
LS_0x60000242e580_0_8 .concat [ 1 1 1 1], L_0x60000242e4e0, L_0x60000242e4e0, L_0x60000242e4e0, L_0x60000242e4e0;
LS_0x60000242e580_0_12 .concat [ 1 1 1 1], L_0x60000242e4e0, L_0x60000242e4e0, L_0x60000242e4e0, L_0x60000242e4e0;
L_0x60000242e580 .concat [ 4 4 4 4], LS_0x60000242e580_0_0, LS_0x60000242e580_0_4, LS_0x60000242e580_0_8, LS_0x60000242e580_0_12;
L_0x60000242e620 .concat [ 16 16 0 0], L_0x60000242e440, L_0x60000242e580;
S_0x147e19c40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x147e208d0;
 .timescale 0 0;
P_0x600000073c80 .param/l "col" 1 7 214, +C4<01>;
L_0x600003e3ca10 .functor AND 1, v0x60000276ebe0_0, L_0x60000242e760, C4<1>, C4<1>;
L_0x600003e3ca80 .functor AND 1, L_0x60000242e940, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3c930 .functor OR 1, L_0x60000242e8a0, L_0x600003e3ca80, C4<0>, C4<0>;
L_0x600003e3c9a0 .functor AND 1, L_0x13809a4a0, L_0x600003e3c930, C4<1>, C4<1>;
L_0x600003e3c850 .functor AND 1, L_0x600003e3c9a0, L_0x60000242ea80, C4<1>, C4<1>;
v0x60000270f330_0 .net *"_ivl_0", 2 0, L_0x60000242e6c0;  1 drivers
L_0x1380988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000270f3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1380988c8;  1 drivers
v0x60000270f450_0 .net *"_ivl_13", 0 0, L_0x60000242e8a0;  1 drivers
L_0x138098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000270f4e0_0 .net/2u *"_ivl_15", 2 0, L_0x138098910;  1 drivers
v0x60000270f570_0 .net *"_ivl_17", 0 0, L_0x60000242e940;  1 drivers
v0x60000270f600_0 .net *"_ivl_20", 0 0, L_0x600003e3ca80;  1 drivers
v0x60000270f690_0 .net *"_ivl_22", 0 0, L_0x600003e3c930;  1 drivers
v0x60000270f720_0 .net *"_ivl_24", 0 0, L_0x600003e3c9a0;  1 drivers
v0x60000270f7b0_0 .net *"_ivl_25", 31 0, L_0x60000242e9e0;  1 drivers
L_0x138098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000270f840_0 .net *"_ivl_28", 15 0, L_0x138098958;  1 drivers
L_0x1380989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000270f8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1380989a0;  1 drivers
L_0x138098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000270f960_0 .net *"_ivl_3", 0 0, L_0x138098838;  1 drivers
v0x60000270f9f0_0 .net *"_ivl_31", 0 0, L_0x60000242ea80;  1 drivers
L_0x138098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000270fa80_0 .net/2u *"_ivl_4", 2 0, L_0x138098880;  1 drivers
v0x60000270fb10_0 .net *"_ivl_6", 0 0, L_0x60000242e760;  1 drivers
v0x60000270fba0_0 .net "do_clear", 0 0, L_0x600003e3c850;  1 drivers
v0x60000270fc30_0 .net "load_weight", 0 0, L_0x600003e3ca10;  1 drivers
v0x60000270fcc0_0 .net "weight_in", 7 0, L_0x60000242e800;  1 drivers
L_0x60000242e6c0 .concat [ 2 1 0 0], v0x60000276eb50_0, L_0x138098838;
L_0x60000242e760 .cmp/eq 3, L_0x60000242e6c0, L_0x138098880;
L_0x60000242e8a0 .cmp/eq 3, v0x600002714990_0, L_0x1380988c8;
L_0x60000242e940 .cmp/eq 3, v0x600002714990_0, L_0x138098910;
L_0x60000242e9e0 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138098958;
L_0x60000242ea80 .cmp/eq 32, L_0x60000242e9e0, L_0x1380989a0;
S_0x147e19db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e19c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b323c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000270e7f0_0 .net *"_ivl_11", 0 0, L_0x60000242ed00;  1 drivers
v0x60000270e880_0 .net *"_ivl_12", 15 0, L_0x60000242eda0;  1 drivers
v0x60000270e910_0 .net/s *"_ivl_4", 15 0, L_0x60000242eb20;  1 drivers
v0x60000270e9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000242ebc0;  1 drivers
v0x60000270ea30_0 .net/s "a_signed", 7 0, v0x60000270ebe0_0;  1 drivers
v0x60000270eac0_0 .net "act_in", 7 0, v0x60000270d5f0_0;  alias, 1 drivers
v0x60000270eb50_0 .var "act_out", 7 0;
v0x60000270ebe0_0 .var "act_reg", 7 0;
v0x60000270ec70_0 .net "clear_acc", 0 0, L_0x600003e3c850;  alias, 1 drivers
v0x60000270ed00_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x60000270ed90_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x60000270ee20_0 .net "load_weight", 0 0, L_0x600003e3ca10;  alias, 1 drivers
v0x60000270eeb0_0 .net/s "product", 15 0, L_0x60000242ec60;  1 drivers
v0x60000270ef40_0 .net/s "product_ext", 31 0, L_0x60000242ee40;  1 drivers
v0x60000270efd0_0 .net "psum_in", 31 0, L_0x1380985b0;  alias, 1 drivers
v0x60000270f060_0 .var "psum_out", 31 0;
v0x60000270f0f0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x60000270f180_0 .net/s "w_signed", 7 0, v0x60000270f2a0_0;  1 drivers
v0x60000270f210_0 .net "weight_in", 7 0, L_0x60000242e800;  alias, 1 drivers
v0x60000270f2a0_0 .var "weight_reg", 7 0;
L_0x60000242eb20 .extend/s 16, v0x60000270ebe0_0;
L_0x60000242ebc0 .extend/s 16, v0x60000270f2a0_0;
L_0x60000242ec60 .arith/mult 16, L_0x60000242eb20, L_0x60000242ebc0;
L_0x60000242ed00 .part L_0x60000242ec60, 15, 1;
LS_0x60000242eda0_0_0 .concat [ 1 1 1 1], L_0x60000242ed00, L_0x60000242ed00, L_0x60000242ed00, L_0x60000242ed00;
LS_0x60000242eda0_0_4 .concat [ 1 1 1 1], L_0x60000242ed00, L_0x60000242ed00, L_0x60000242ed00, L_0x60000242ed00;
LS_0x60000242eda0_0_8 .concat [ 1 1 1 1], L_0x60000242ed00, L_0x60000242ed00, L_0x60000242ed00, L_0x60000242ed00;
LS_0x60000242eda0_0_12 .concat [ 1 1 1 1], L_0x60000242ed00, L_0x60000242ed00, L_0x60000242ed00, L_0x60000242ed00;
L_0x60000242eda0 .concat [ 4 4 4 4], LS_0x60000242eda0_0_0, LS_0x60000242eda0_0_4, LS_0x60000242eda0_0_8, LS_0x60000242eda0_0_12;
L_0x60000242ee40 .concat [ 16 16 0 0], L_0x60000242ec60, L_0x60000242eda0;
S_0x147e1c0a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x147e208d0;
 .timescale 0 0;
P_0x600000073d80 .param/l "col" 1 7 214, +C4<010>;
L_0x600003e3d8f0 .functor AND 1, v0x60000276ebe0_0, L_0x60000242ef80, C4<1>, C4<1>;
L_0x600003e3d880 .functor AND 1, L_0x60000242f160, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3d810 .functor OR 1, L_0x60000242f0c0, L_0x600003e3d880, C4<0>, C4<0>;
L_0x600003e3c2a0 .functor AND 1, L_0x13809a4a0, L_0x600003e3d810, C4<1>, C4<1>;
L_0x600003e3c1c0 .functor AND 1, L_0x600003e3c2a0, L_0x60000242f2a0, C4<1>, C4<1>;
v0x600002700900_0 .net *"_ivl_0", 3 0, L_0x60000242eee0;  1 drivers
L_0x138098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002700990_0 .net/2u *"_ivl_11", 2 0, L_0x138098a78;  1 drivers
v0x600002700a20_0 .net *"_ivl_13", 0 0, L_0x60000242f0c0;  1 drivers
L_0x138098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002700ab0_0 .net/2u *"_ivl_15", 2 0, L_0x138098ac0;  1 drivers
v0x600002700b40_0 .net *"_ivl_17", 0 0, L_0x60000242f160;  1 drivers
v0x600002700bd0_0 .net *"_ivl_20", 0 0, L_0x600003e3d880;  1 drivers
v0x600002700c60_0 .net *"_ivl_22", 0 0, L_0x600003e3d810;  1 drivers
v0x600002700cf0_0 .net *"_ivl_24", 0 0, L_0x600003e3c2a0;  1 drivers
v0x600002700d80_0 .net *"_ivl_25", 31 0, L_0x60000242f200;  1 drivers
L_0x138098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002700e10_0 .net *"_ivl_28", 15 0, L_0x138098b08;  1 drivers
L_0x138098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002700ea0_0 .net/2u *"_ivl_29", 31 0, L_0x138098b50;  1 drivers
L_0x1380989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002700f30_0 .net *"_ivl_3", 1 0, L_0x1380989e8;  1 drivers
v0x600002700fc0_0 .net *"_ivl_31", 0 0, L_0x60000242f2a0;  1 drivers
L_0x138098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002701050_0 .net/2u *"_ivl_4", 3 0, L_0x138098a30;  1 drivers
v0x6000027010e0_0 .net *"_ivl_6", 0 0, L_0x60000242ef80;  1 drivers
v0x600002701170_0 .net "do_clear", 0 0, L_0x600003e3c1c0;  1 drivers
v0x600002701200_0 .net "load_weight", 0 0, L_0x600003e3d8f0;  1 drivers
v0x600002701290_0 .net "weight_in", 7 0, L_0x60000242f020;  1 drivers
L_0x60000242eee0 .concat [ 2 2 0 0], v0x60000276eb50_0, L_0x1380989e8;
L_0x60000242ef80 .cmp/eq 4, L_0x60000242eee0, L_0x138098a30;
L_0x60000242f0c0 .cmp/eq 3, v0x600002714990_0, L_0x138098a78;
L_0x60000242f160 .cmp/eq 3, v0x600002714990_0, L_0x138098ac0;
L_0x60000242f200 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138098b08;
L_0x60000242f2a0 .cmp/eq 32, L_0x60000242f200, L_0x138098b50;
S_0x147e1c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e1c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b32440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000270fd50_0 .net *"_ivl_11", 0 0, L_0x60000242f520;  1 drivers
v0x60000270fde0_0 .net *"_ivl_12", 15 0, L_0x60000242f5c0;  1 drivers
v0x60000270fe70_0 .net/s *"_ivl_4", 15 0, L_0x60000242f340;  1 drivers
v0x60000270ff00_0 .net/s *"_ivl_6", 15 0, L_0x60000242f3e0;  1 drivers
v0x600002700000_0 .net/s "a_signed", 7 0, v0x6000027001b0_0;  1 drivers
v0x600002700090_0 .net "act_in", 7 0, v0x60000270eb50_0;  alias, 1 drivers
v0x600002700120_0 .var "act_out", 7 0;
v0x6000027001b0_0 .var "act_reg", 7 0;
v0x600002700240_0 .net "clear_acc", 0 0, L_0x600003e3c1c0;  alias, 1 drivers
v0x6000027002d0_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002700360_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x6000027003f0_0 .net "load_weight", 0 0, L_0x600003e3d8f0;  alias, 1 drivers
v0x600002700480_0 .net/s "product", 15 0, L_0x60000242f480;  1 drivers
v0x600002700510_0 .net/s "product_ext", 31 0, L_0x60000242f660;  1 drivers
v0x6000027005a0_0 .net "psum_in", 31 0, L_0x1380985f8;  alias, 1 drivers
v0x600002700630_0 .var "psum_out", 31 0;
v0x6000027006c0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002700750_0 .net/s "w_signed", 7 0, v0x600002700870_0;  1 drivers
v0x6000027007e0_0 .net "weight_in", 7 0, L_0x60000242f020;  alias, 1 drivers
v0x600002700870_0 .var "weight_reg", 7 0;
L_0x60000242f340 .extend/s 16, v0x6000027001b0_0;
L_0x60000242f3e0 .extend/s 16, v0x600002700870_0;
L_0x60000242f480 .arith/mult 16, L_0x60000242f340, L_0x60000242f3e0;
L_0x60000242f520 .part L_0x60000242f480, 15, 1;
LS_0x60000242f5c0_0_0 .concat [ 1 1 1 1], L_0x60000242f520, L_0x60000242f520, L_0x60000242f520, L_0x60000242f520;
LS_0x60000242f5c0_0_4 .concat [ 1 1 1 1], L_0x60000242f520, L_0x60000242f520, L_0x60000242f520, L_0x60000242f520;
LS_0x60000242f5c0_0_8 .concat [ 1 1 1 1], L_0x60000242f520, L_0x60000242f520, L_0x60000242f520, L_0x60000242f520;
LS_0x60000242f5c0_0_12 .concat [ 1 1 1 1], L_0x60000242f520, L_0x60000242f520, L_0x60000242f520, L_0x60000242f520;
L_0x60000242f5c0 .concat [ 4 4 4 4], LS_0x60000242f5c0_0_0, LS_0x60000242f5c0_0_4, LS_0x60000242f5c0_0_8, LS_0x60000242f5c0_0_12;
L_0x60000242f660 .concat [ 16 16 0 0], L_0x60000242f480, L_0x60000242f5c0;
S_0x147e0ff40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x147e208d0;
 .timescale 0 0;
P_0x600000073c40 .param/l "col" 1 7 214, +C4<011>;
L_0x600003e3e300 .functor AND 1, v0x60000276ebe0_0, L_0x60000242f7a0, C4<1>, C4<1>;
L_0x600003e3e370 .functor AND 1, L_0x60000242f980, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3e3e0 .functor OR 1, L_0x60000242f8e0, L_0x600003e3e370, C4<0>, C4<0>;
L_0x600003e3e450 .functor AND 1, L_0x13809a4a0, L_0x600003e3e3e0, C4<1>, C4<1>;
L_0x600003e3e4c0 .functor AND 1, L_0x600003e3e450, L_0x60000242fac0, C4<1>, C4<1>;
v0x600002701e60_0 .net *"_ivl_0", 3 0, L_0x60000242f700;  1 drivers
L_0x138098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002701ef0_0 .net/2u *"_ivl_11", 2 0, L_0x138098c28;  1 drivers
v0x600002701f80_0 .net *"_ivl_13", 0 0, L_0x60000242f8e0;  1 drivers
L_0x138098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002702010_0 .net/2u *"_ivl_15", 2 0, L_0x138098c70;  1 drivers
v0x6000027020a0_0 .net *"_ivl_17", 0 0, L_0x60000242f980;  1 drivers
v0x600002702130_0 .net *"_ivl_20", 0 0, L_0x600003e3e370;  1 drivers
v0x6000027021c0_0 .net *"_ivl_22", 0 0, L_0x600003e3e3e0;  1 drivers
v0x600002702250_0 .net *"_ivl_24", 0 0, L_0x600003e3e450;  1 drivers
v0x6000027022e0_0 .net *"_ivl_25", 31 0, L_0x60000242fa20;  1 drivers
L_0x138098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002702370_0 .net *"_ivl_28", 15 0, L_0x138098cb8;  1 drivers
L_0x138098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002702400_0 .net/2u *"_ivl_29", 31 0, L_0x138098d00;  1 drivers
L_0x138098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002702490_0 .net *"_ivl_3", 1 0, L_0x138098b98;  1 drivers
v0x600002702520_0 .net *"_ivl_31", 0 0, L_0x60000242fac0;  1 drivers
L_0x138098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000027025b0_0 .net/2u *"_ivl_4", 3 0, L_0x138098be0;  1 drivers
v0x600002702640_0 .net *"_ivl_6", 0 0, L_0x60000242f7a0;  1 drivers
v0x6000027026d0_0 .net "do_clear", 0 0, L_0x600003e3e4c0;  1 drivers
v0x600002702760_0 .net "load_weight", 0 0, L_0x600003e3e300;  1 drivers
v0x6000027027f0_0 .net "weight_in", 7 0, L_0x60000242f840;  1 drivers
L_0x60000242f700 .concat [ 2 2 0 0], v0x60000276eb50_0, L_0x138098b98;
L_0x60000242f7a0 .cmp/eq 4, L_0x60000242f700, L_0x138098be0;
L_0x60000242f8e0 .cmp/eq 3, v0x600002714990_0, L_0x138098c28;
L_0x60000242f980 .cmp/eq 3, v0x600002714990_0, L_0x138098c70;
L_0x60000242fa20 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138098cb8;
L_0x60000242fac0 .cmp/eq 32, L_0x60000242fa20, L_0x138098d00;
S_0x147e100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b325c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002701320_0 .net *"_ivl_11", 0 0, L_0x60000242fd40;  1 drivers
v0x6000027013b0_0 .net *"_ivl_12", 15 0, L_0x60000242fde0;  1 drivers
v0x600002701440_0 .net/s *"_ivl_4", 15 0, L_0x60000242fb60;  1 drivers
v0x6000027014d0_0 .net/s *"_ivl_6", 15 0, L_0x60000242fc00;  1 drivers
v0x600002701560_0 .net/s "a_signed", 7 0, v0x600002701710_0;  1 drivers
v0x6000027015f0_0 .net "act_in", 7 0, v0x600002700120_0;  alias, 1 drivers
v0x600002701680_0 .var "act_out", 7 0;
v0x600002701710_0 .var "act_reg", 7 0;
v0x6000027017a0_0 .net "clear_acc", 0 0, L_0x600003e3e4c0;  alias, 1 drivers
v0x600002701830_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x6000027018c0_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x600002701950_0 .net "load_weight", 0 0, L_0x600003e3e300;  alias, 1 drivers
v0x6000027019e0_0 .net/s "product", 15 0, L_0x60000242fca0;  1 drivers
v0x600002701a70_0 .net/s "product_ext", 31 0, L_0x60000242fe80;  1 drivers
v0x600002701b00_0 .net "psum_in", 31 0, L_0x138098640;  alias, 1 drivers
v0x600002701b90_0 .var "psum_out", 31 0;
v0x600002701c20_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002701cb0_0 .net/s "w_signed", 7 0, v0x600002701dd0_0;  1 drivers
v0x600002701d40_0 .net "weight_in", 7 0, L_0x60000242f840;  alias, 1 drivers
v0x600002701dd0_0 .var "weight_reg", 7 0;
L_0x60000242fb60 .extend/s 16, v0x600002701710_0;
L_0x60000242fc00 .extend/s 16, v0x600002701dd0_0;
L_0x60000242fca0 .arith/mult 16, L_0x60000242fb60, L_0x60000242fc00;
L_0x60000242fd40 .part L_0x60000242fca0, 15, 1;
LS_0x60000242fde0_0_0 .concat [ 1 1 1 1], L_0x60000242fd40, L_0x60000242fd40, L_0x60000242fd40, L_0x60000242fd40;
LS_0x60000242fde0_0_4 .concat [ 1 1 1 1], L_0x60000242fd40, L_0x60000242fd40, L_0x60000242fd40, L_0x60000242fd40;
LS_0x60000242fde0_0_8 .concat [ 1 1 1 1], L_0x60000242fd40, L_0x60000242fd40, L_0x60000242fd40, L_0x60000242fd40;
LS_0x60000242fde0_0_12 .concat [ 1 1 1 1], L_0x60000242fd40, L_0x60000242fd40, L_0x60000242fd40, L_0x60000242fd40;
L_0x60000242fde0 .concat [ 4 4 4 4], LS_0x60000242fde0_0_0, LS_0x60000242fde0_0_4, LS_0x60000242fde0_0_8, LS_0x60000242fde0_0_12;
L_0x60000242fe80 .concat [ 16 16 0 0], L_0x60000242fca0, L_0x60000242fde0;
S_0x147e04b10 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000073f40 .param/l "row" 1 7 213, +C4<01>;
S_0x147e04c80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x147e04b10;
 .timescale 0 0;
P_0x600000073fc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600003e3e610 .functor AND 1, v0x60000276ebe0_0, L_0x60000242bb60, C4<1>, C4<1>;
L_0x600003e3e6f0 .functor AND 1, L_0x60000242be80, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3e760 .functor OR 1, L_0x60000242b7a0, L_0x600003e3e6f0, C4<0>, C4<0>;
L_0x600003e3e7d0 .functor AND 1, L_0x13809a4a0, L_0x600003e3e760, C4<1>, C4<1>;
L_0x600003e3e840 .functor AND 1, L_0x600003e3e7d0, L_0x60000242bd40, C4<1>, C4<1>;
v0x6000027033c0_0 .net *"_ivl_0", 2 0, L_0x60000242ff20;  1 drivers
L_0x138098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002703450_0 .net/2u *"_ivl_11", 2 0, L_0x138098dd8;  1 drivers
v0x6000027034e0_0 .net *"_ivl_13", 0 0, L_0x60000242b7a0;  1 drivers
L_0x138098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002703570_0 .net/2u *"_ivl_15", 2 0, L_0x138098e20;  1 drivers
v0x600002703600_0 .net *"_ivl_17", 0 0, L_0x60000242be80;  1 drivers
v0x600002703690_0 .net *"_ivl_20", 0 0, L_0x600003e3e6f0;  1 drivers
v0x600002703720_0 .net *"_ivl_22", 0 0, L_0x600003e3e760;  1 drivers
v0x6000027037b0_0 .net *"_ivl_24", 0 0, L_0x600003e3e7d0;  1 drivers
v0x600002703840_0 .net *"_ivl_25", 31 0, L_0x60000242b660;  1 drivers
L_0x138098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027038d0_0 .net *"_ivl_28", 15 0, L_0x138098e68;  1 drivers
L_0x138098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002703960_0 .net/2u *"_ivl_29", 31 0, L_0x138098eb0;  1 drivers
L_0x138098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000027039f0_0 .net *"_ivl_3", 0 0, L_0x138098d48;  1 drivers
v0x600002703a80_0 .net *"_ivl_31", 0 0, L_0x60000242bd40;  1 drivers
L_0x138098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002703b10_0 .net/2u *"_ivl_4", 2 0, L_0x138098d90;  1 drivers
v0x600002703ba0_0 .net *"_ivl_6", 0 0, L_0x60000242bb60;  1 drivers
v0x600002703c30_0 .net "do_clear", 0 0, L_0x600003e3e840;  1 drivers
v0x600002703cc0_0 .net "load_weight", 0 0, L_0x600003e3e610;  1 drivers
v0x600002703d50_0 .net "weight_in", 7 0, L_0x60000242ba20;  1 drivers
L_0x60000242ff20 .concat [ 2 1 0 0], v0x60000276eb50_0, L_0x138098d48;
L_0x60000242bb60 .cmp/eq 3, L_0x60000242ff20, L_0x138098d90;
L_0x60000242b7a0 .cmp/eq 3, v0x600002714990_0, L_0x138098dd8;
L_0x60000242be80 .cmp/eq 3, v0x600002714990_0, L_0x138098e20;
L_0x60000242b660 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138098e68;
L_0x60000242bd40 .cmp/eq 32, L_0x60000242b660, L_0x138098eb0;
S_0x147e16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b32640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002702880_0 .net *"_ivl_11", 0 0, L_0x60000242bac0;  1 drivers
v0x600002702910_0 .net *"_ivl_12", 15 0, L_0x60000242b2a0;  1 drivers
v0x6000027029a0_0 .net/s *"_ivl_4", 15 0, L_0x60000242b520;  1 drivers
v0x600002702a30_0 .net/s *"_ivl_6", 15 0, L_0x60000242bc00;  1 drivers
v0x600002702ac0_0 .net/s "a_signed", 7 0, v0x600002702c70_0;  1 drivers
v0x600002702b50_0 .net "act_in", 7 0, L_0x600003e3ce70;  alias, 1 drivers
v0x600002702be0_0 .var "act_out", 7 0;
v0x600002702c70_0 .var "act_reg", 7 0;
v0x600002702d00_0 .net "clear_acc", 0 0, L_0x600003e3e840;  alias, 1 drivers
v0x600002702d90_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002702e20_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x600002702eb0_0 .net "load_weight", 0 0, L_0x600003e3e610;  alias, 1 drivers
v0x600002702f40_0 .net/s "product", 15 0, L_0x60000242b200;  1 drivers
v0x600002702fd0_0 .net/s "product_ext", 31 0, L_0x60000242b980;  1 drivers
v0x600002703060_0 .net "psum_in", 31 0, v0x60000270db00_0;  alias, 1 drivers
v0x6000027030f0_0 .var "psum_out", 31 0;
v0x600002703180_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002703210_0 .net/s "w_signed", 7 0, v0x600002703330_0;  1 drivers
v0x6000027032a0_0 .net "weight_in", 7 0, L_0x60000242ba20;  alias, 1 drivers
v0x600002703330_0 .var "weight_reg", 7 0;
L_0x60000242b520 .extend/s 16, v0x600002702c70_0;
L_0x60000242bc00 .extend/s 16, v0x600002703330_0;
L_0x60000242b200 .arith/mult 16, L_0x60000242b520, L_0x60000242bc00;
L_0x60000242bac0 .part L_0x60000242b200, 15, 1;
LS_0x60000242b2a0_0_0 .concat [ 1 1 1 1], L_0x60000242bac0, L_0x60000242bac0, L_0x60000242bac0, L_0x60000242bac0;
LS_0x60000242b2a0_0_4 .concat [ 1 1 1 1], L_0x60000242bac0, L_0x60000242bac0, L_0x60000242bac0, L_0x60000242bac0;
LS_0x60000242b2a0_0_8 .concat [ 1 1 1 1], L_0x60000242bac0, L_0x60000242bac0, L_0x60000242bac0, L_0x60000242bac0;
LS_0x60000242b2a0_0_12 .concat [ 1 1 1 1], L_0x60000242bac0, L_0x60000242bac0, L_0x60000242bac0, L_0x60000242bac0;
L_0x60000242b2a0 .concat [ 4 4 4 4], LS_0x60000242b2a0_0_0, LS_0x60000242b2a0_0_4, LS_0x60000242b2a0_0_8, LS_0x60000242b2a0_0_12;
L_0x60000242b980 .concat [ 16 16 0 0], L_0x60000242b200, L_0x60000242b2a0;
S_0x147e16270 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x147e04b10;
 .timescale 0 0;
P_0x600000074040 .param/l "col" 1 7 214, +C4<01>;
L_0x600003e3e990 .functor AND 1, v0x60000276ebe0_0, L_0x60000242b840, C4<1>, C4<1>;
L_0x600003e3ea00 .functor AND 1, L_0x60000242b480, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3ea70 .functor OR 1, L_0x60000242b700, L_0x600003e3ea00, C4<0>, C4<0>;
L_0x600003e3eae0 .functor AND 1, L_0x13809a4a0, L_0x600003e3ea70, C4<1>, C4<1>;
L_0x600003e3eb50 .functor AND 1, L_0x600003e3eae0, L_0x60000242b0c0, C4<1>, C4<1>;
v0x600002704990_0 .net *"_ivl_0", 2 0, L_0x60000242b340;  1 drivers
L_0x138098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002704a20_0 .net/2u *"_ivl_11", 2 0, L_0x138098f88;  1 drivers
v0x600002704ab0_0 .net *"_ivl_13", 0 0, L_0x60000242b700;  1 drivers
L_0x138098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002704b40_0 .net/2u *"_ivl_15", 2 0, L_0x138098fd0;  1 drivers
v0x600002704bd0_0 .net *"_ivl_17", 0 0, L_0x60000242b480;  1 drivers
v0x600002704c60_0 .net *"_ivl_20", 0 0, L_0x600003e3ea00;  1 drivers
v0x600002704cf0_0 .net *"_ivl_22", 0 0, L_0x600003e3ea70;  1 drivers
v0x600002704d80_0 .net *"_ivl_24", 0 0, L_0x600003e3eae0;  1 drivers
v0x600002704e10_0 .net *"_ivl_25", 31 0, L_0x60000242b5c0;  1 drivers
L_0x138099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002704ea0_0 .net *"_ivl_28", 15 0, L_0x138099018;  1 drivers
L_0x138099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002704f30_0 .net/2u *"_ivl_29", 31 0, L_0x138099060;  1 drivers
L_0x138098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002704fc0_0 .net *"_ivl_3", 0 0, L_0x138098ef8;  1 drivers
v0x600002705050_0 .net *"_ivl_31", 0 0, L_0x60000242b0c0;  1 drivers
L_0x138098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000027050e0_0 .net/2u *"_ivl_4", 2 0, L_0x138098f40;  1 drivers
v0x600002705170_0 .net *"_ivl_6", 0 0, L_0x60000242b840;  1 drivers
v0x600002705200_0 .net "do_clear", 0 0, L_0x600003e3eb50;  1 drivers
v0x600002705290_0 .net "load_weight", 0 0, L_0x600003e3e990;  1 drivers
v0x600002705320_0 .net "weight_in", 7 0, L_0x60000242b3e0;  1 drivers
L_0x60000242b340 .concat [ 2 1 0 0], v0x60000276eb50_0, L_0x138098ef8;
L_0x60000242b840 .cmp/eq 3, L_0x60000242b340, L_0x138098f40;
L_0x60000242b700 .cmp/eq 3, v0x600002714990_0, L_0x138098f88;
L_0x60000242b480 .cmp/eq 3, v0x600002714990_0, L_0x138098fd0;
L_0x60000242b5c0 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138099018;
L_0x60000242b0c0 .cmp/eq 32, L_0x60000242b5c0, L_0x138099060;
S_0x147e97310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e16270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b326c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002703de0_0 .net *"_ivl_11", 0 0, L_0x60000242ae40;  1 drivers
v0x600002703e70_0 .net *"_ivl_12", 15 0, L_0x60000242aee0;  1 drivers
v0x600002703f00_0 .net/s *"_ivl_4", 15 0, L_0x60000242b160;  1 drivers
v0x600002704000_0 .net/s *"_ivl_6", 15 0, L_0x60000242af80;  1 drivers
v0x600002704090_0 .net/s "a_signed", 7 0, v0x600002704240_0;  1 drivers
v0x600002704120_0 .net "act_in", 7 0, v0x600002702be0_0;  alias, 1 drivers
v0x6000027041b0_0 .var "act_out", 7 0;
v0x600002704240_0 .var "act_reg", 7 0;
v0x6000027042d0_0 .net "clear_acc", 0 0, L_0x600003e3eb50;  alias, 1 drivers
v0x600002704360_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x6000027043f0_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x600002704480_0 .net "load_weight", 0 0, L_0x600003e3e990;  alias, 1 drivers
v0x600002704510_0 .net/s "product", 15 0, L_0x60000242b020;  1 drivers
v0x6000027045a0_0 .net/s "product_ext", 31 0, L_0x60000242ad00;  1 drivers
v0x600002704630_0 .net "psum_in", 31 0, v0x60000270f060_0;  alias, 1 drivers
v0x6000027046c0_0 .var "psum_out", 31 0;
v0x600002704750_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x6000027047e0_0 .net/s "w_signed", 7 0, v0x600002704900_0;  1 drivers
v0x600002704870_0 .net "weight_in", 7 0, L_0x60000242b3e0;  alias, 1 drivers
v0x600002704900_0 .var "weight_reg", 7 0;
L_0x60000242b160 .extend/s 16, v0x600002704240_0;
L_0x60000242af80 .extend/s 16, v0x600002704900_0;
L_0x60000242b020 .arith/mult 16, L_0x60000242b160, L_0x60000242af80;
L_0x60000242ae40 .part L_0x60000242b020, 15, 1;
LS_0x60000242aee0_0_0 .concat [ 1 1 1 1], L_0x60000242ae40, L_0x60000242ae40, L_0x60000242ae40, L_0x60000242ae40;
LS_0x60000242aee0_0_4 .concat [ 1 1 1 1], L_0x60000242ae40, L_0x60000242ae40, L_0x60000242ae40, L_0x60000242ae40;
LS_0x60000242aee0_0_8 .concat [ 1 1 1 1], L_0x60000242ae40, L_0x60000242ae40, L_0x60000242ae40, L_0x60000242ae40;
LS_0x60000242aee0_0_12 .concat [ 1 1 1 1], L_0x60000242ae40, L_0x60000242ae40, L_0x60000242ae40, L_0x60000242ae40;
L_0x60000242aee0 .concat [ 4 4 4 4], LS_0x60000242aee0_0_0, LS_0x60000242aee0_0_4, LS_0x60000242aee0_0_8, LS_0x60000242aee0_0_12;
L_0x60000242ad00 .concat [ 16 16 0 0], L_0x60000242b020, L_0x60000242aee0;
S_0x147e97480 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x147e04b10;
 .timescale 0 0;
P_0x600000074140 .param/l "col" 1 7 214, +C4<010>;
L_0x600003e3eca0 .functor AND 1, v0x60000276ebe0_0, L_0x60000242abc0, C4<1>, C4<1>;
L_0x600003e3e680 .functor AND 1, L_0x60000242ab20, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3ed10 .functor OR 1, L_0x60000242aa80, L_0x600003e3e680, C4<0>, C4<0>;
L_0x600003e3ed80 .functor AND 1, L_0x13809a4a0, L_0x600003e3ed10, C4<1>, C4<1>;
L_0x600003e3edf0 .functor AND 1, L_0x600003e3ed80, L_0x60000242a9e0, C4<1>, C4<1>;
v0x600002705ef0_0 .net *"_ivl_0", 3 0, L_0x60000242ada0;  1 drivers
L_0x138099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002705f80_0 .net/2u *"_ivl_11", 2 0, L_0x138099138;  1 drivers
v0x600002706010_0 .net *"_ivl_13", 0 0, L_0x60000242aa80;  1 drivers
L_0x138099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000027060a0_0 .net/2u *"_ivl_15", 2 0, L_0x138099180;  1 drivers
v0x600002706130_0 .net *"_ivl_17", 0 0, L_0x60000242ab20;  1 drivers
v0x6000027061c0_0 .net *"_ivl_20", 0 0, L_0x600003e3e680;  1 drivers
v0x600002706250_0 .net *"_ivl_22", 0 0, L_0x600003e3ed10;  1 drivers
v0x6000027062e0_0 .net *"_ivl_24", 0 0, L_0x600003e3ed80;  1 drivers
v0x600002706370_0 .net *"_ivl_25", 31 0, L_0x60000242a940;  1 drivers
L_0x1380991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002706400_0 .net *"_ivl_28", 15 0, L_0x1380991c8;  1 drivers
L_0x138099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002706490_0 .net/2u *"_ivl_29", 31 0, L_0x138099210;  1 drivers
L_0x1380990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002706520_0 .net *"_ivl_3", 1 0, L_0x1380990a8;  1 drivers
v0x6000027065b0_0 .net *"_ivl_31", 0 0, L_0x60000242a9e0;  1 drivers
L_0x1380990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002706640_0 .net/2u *"_ivl_4", 3 0, L_0x1380990f0;  1 drivers
v0x6000027066d0_0 .net *"_ivl_6", 0 0, L_0x60000242abc0;  1 drivers
v0x600002706760_0 .net "do_clear", 0 0, L_0x600003e3edf0;  1 drivers
v0x6000027067f0_0 .net "load_weight", 0 0, L_0x600003e3eca0;  1 drivers
v0x600002706880_0 .net "weight_in", 7 0, L_0x60000242ac60;  1 drivers
L_0x60000242ada0 .concat [ 2 2 0 0], v0x60000276eb50_0, L_0x1380990a8;
L_0x60000242abc0 .cmp/eq 4, L_0x60000242ada0, L_0x1380990f0;
L_0x60000242aa80 .cmp/eq 3, v0x600002714990_0, L_0x138099138;
L_0x60000242ab20 .cmp/eq 3, v0x600002714990_0, L_0x138099180;
L_0x60000242a940 .concat [ 16 16 0 0], v0x600002714090_0, L_0x1380991c8;
L_0x60000242a9e0 .cmp/eq 32, L_0x60000242a940, L_0x138099210;
S_0x147e91950 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e97480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b327c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000027053b0_0 .net *"_ivl_11", 0 0, L_0x60000242a1c0;  1 drivers
v0x600002705440_0 .net *"_ivl_12", 15 0, L_0x600002429fe0;  1 drivers
v0x6000027054d0_0 .net/s *"_ivl_4", 15 0, L_0x60000242a620;  1 drivers
v0x600002705560_0 .net/s *"_ivl_6", 15 0, L_0x60000242a6c0;  1 drivers
v0x6000027055f0_0 .net/s "a_signed", 7 0, v0x6000027057a0_0;  1 drivers
v0x600002705680_0 .net "act_in", 7 0, v0x6000027041b0_0;  alias, 1 drivers
v0x600002705710_0 .var "act_out", 7 0;
v0x6000027057a0_0 .var "act_reg", 7 0;
v0x600002705830_0 .net "clear_acc", 0 0, L_0x600003e3edf0;  alias, 1 drivers
v0x6000027058c0_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002705950_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x6000027059e0_0 .net "load_weight", 0 0, L_0x600003e3eca0;  alias, 1 drivers
v0x600002705a70_0 .net/s "product", 15 0, L_0x60000242a120;  1 drivers
v0x600002705b00_0 .net/s "product_ext", 31 0, L_0x60000242a080;  1 drivers
v0x600002705b90_0 .net "psum_in", 31 0, v0x600002700630_0;  alias, 1 drivers
v0x600002705c20_0 .var "psum_out", 31 0;
v0x600002705cb0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002705d40_0 .net/s "w_signed", 7 0, v0x600002705e60_0;  1 drivers
v0x600002705dd0_0 .net "weight_in", 7 0, L_0x60000242ac60;  alias, 1 drivers
v0x600002705e60_0 .var "weight_reg", 7 0;
L_0x60000242a620 .extend/s 16, v0x6000027057a0_0;
L_0x60000242a6c0 .extend/s 16, v0x600002705e60_0;
L_0x60000242a120 .arith/mult 16, L_0x60000242a620, L_0x60000242a6c0;
L_0x60000242a1c0 .part L_0x60000242a120, 15, 1;
LS_0x600002429fe0_0_0 .concat [ 1 1 1 1], L_0x60000242a1c0, L_0x60000242a1c0, L_0x60000242a1c0, L_0x60000242a1c0;
LS_0x600002429fe0_0_4 .concat [ 1 1 1 1], L_0x60000242a1c0, L_0x60000242a1c0, L_0x60000242a1c0, L_0x60000242a1c0;
LS_0x600002429fe0_0_8 .concat [ 1 1 1 1], L_0x60000242a1c0, L_0x60000242a1c0, L_0x60000242a1c0, L_0x60000242a1c0;
LS_0x600002429fe0_0_12 .concat [ 1 1 1 1], L_0x60000242a1c0, L_0x60000242a1c0, L_0x60000242a1c0, L_0x60000242a1c0;
L_0x600002429fe0 .concat [ 4 4 4 4], LS_0x600002429fe0_0_0, LS_0x600002429fe0_0_4, LS_0x600002429fe0_0_8, LS_0x600002429fe0_0_12;
L_0x60000242a080 .concat [ 16 16 0 0], L_0x60000242a120, L_0x600002429fe0;
S_0x147e91ac0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x147e04b10;
 .timescale 0 0;
P_0x600000074240 .param/l "col" 1 7 214, +C4<011>;
L_0x600003e3ef40 .functor AND 1, v0x60000276ebe0_0, L_0x600002429f40, C4<1>, C4<1>;
L_0x600003e3efb0 .functor AND 1, L_0x600002429c20, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3f020 .functor OR 1, L_0x600002429e00, L_0x600003e3efb0, C4<0>, C4<0>;
L_0x600003e3f090 .functor AND 1, L_0x13809a4a0, L_0x600003e3f020, C4<1>, C4<1>;
L_0x600003e3f100 .functor AND 1, L_0x600003e3f090, L_0x600002429ae0, C4<1>, C4<1>;
v0x600002707450_0 .net *"_ivl_0", 3 0, L_0x600002429ea0;  1 drivers
L_0x1380992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000027074e0_0 .net/2u *"_ivl_11", 2 0, L_0x1380992e8;  1 drivers
v0x600002707570_0 .net *"_ivl_13", 0 0, L_0x600002429e00;  1 drivers
L_0x138099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002707600_0 .net/2u *"_ivl_15", 2 0, L_0x138099330;  1 drivers
v0x600002707690_0 .net *"_ivl_17", 0 0, L_0x600002429c20;  1 drivers
v0x600002707720_0 .net *"_ivl_20", 0 0, L_0x600003e3efb0;  1 drivers
v0x6000027077b0_0 .net *"_ivl_22", 0 0, L_0x600003e3f020;  1 drivers
v0x600002707840_0 .net *"_ivl_24", 0 0, L_0x600003e3f090;  1 drivers
v0x6000027078d0_0 .net *"_ivl_25", 31 0, L_0x600002429cc0;  1 drivers
L_0x138099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002707960_0 .net *"_ivl_28", 15 0, L_0x138099378;  1 drivers
L_0x1380993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027079f0_0 .net/2u *"_ivl_29", 31 0, L_0x1380993c0;  1 drivers
L_0x138099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002707a80_0 .net *"_ivl_3", 1 0, L_0x138099258;  1 drivers
v0x600002707b10_0 .net *"_ivl_31", 0 0, L_0x600002429ae0;  1 drivers
L_0x1380992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002707ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1380992a0;  1 drivers
v0x600002707c30_0 .net *"_ivl_6", 0 0, L_0x600002429f40;  1 drivers
v0x600002707cc0_0 .net "do_clear", 0 0, L_0x600003e3f100;  1 drivers
v0x600002707d50_0 .net "load_weight", 0 0, L_0x600003e3ef40;  1 drivers
v0x600002707de0_0 .net "weight_in", 7 0, L_0x600002429d60;  1 drivers
L_0x600002429ea0 .concat [ 2 2 0 0], v0x60000276eb50_0, L_0x138099258;
L_0x600002429f40 .cmp/eq 4, L_0x600002429ea0, L_0x1380992a0;
L_0x600002429e00 .cmp/eq 3, v0x600002714990_0, L_0x1380992e8;
L_0x600002429c20 .cmp/eq 3, v0x600002714990_0, L_0x138099330;
L_0x600002429cc0 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138099378;
L_0x600002429ae0 .cmp/eq 32, L_0x600002429cc0, L_0x1380993c0;
S_0x147e8f300 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e91ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b324c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002706910_0 .net *"_ivl_11", 0 0, L_0x600002429860;  1 drivers
v0x6000027069a0_0 .net *"_ivl_12", 15 0, L_0x600002429900;  1 drivers
v0x600002706a30_0 .net/s *"_ivl_4", 15 0, L_0x600002429b80;  1 drivers
v0x600002706ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000024299a0;  1 drivers
v0x600002706b50_0 .net/s "a_signed", 7 0, v0x600002706d00_0;  1 drivers
v0x600002706be0_0 .net "act_in", 7 0, v0x600002705710_0;  alias, 1 drivers
v0x600002706c70_0 .var "act_out", 7 0;
v0x600002706d00_0 .var "act_reg", 7 0;
v0x600002706d90_0 .net "clear_acc", 0 0, L_0x600003e3f100;  alias, 1 drivers
v0x600002706e20_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002706eb0_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x600002706f40_0 .net "load_weight", 0 0, L_0x600003e3ef40;  alias, 1 drivers
v0x600002706fd0_0 .net/s "product", 15 0, L_0x600002429a40;  1 drivers
v0x600002707060_0 .net/s "product_ext", 31 0, L_0x600002429720;  1 drivers
v0x6000027070f0_0 .net "psum_in", 31 0, v0x600002701b90_0;  alias, 1 drivers
v0x600002707180_0 .var "psum_out", 31 0;
v0x600002707210_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x6000027072a0_0 .net/s "w_signed", 7 0, v0x6000027073c0_0;  1 drivers
v0x600002707330_0 .net "weight_in", 7 0, L_0x600002429d60;  alias, 1 drivers
v0x6000027073c0_0 .var "weight_reg", 7 0;
L_0x600002429b80 .extend/s 16, v0x600002706d00_0;
L_0x6000024299a0 .extend/s 16, v0x6000027073c0_0;
L_0x600002429a40 .arith/mult 16, L_0x600002429b80, L_0x6000024299a0;
L_0x600002429860 .part L_0x600002429a40, 15, 1;
LS_0x600002429900_0_0 .concat [ 1 1 1 1], L_0x600002429860, L_0x600002429860, L_0x600002429860, L_0x600002429860;
LS_0x600002429900_0_4 .concat [ 1 1 1 1], L_0x600002429860, L_0x600002429860, L_0x600002429860, L_0x600002429860;
LS_0x600002429900_0_8 .concat [ 1 1 1 1], L_0x600002429860, L_0x600002429860, L_0x600002429860, L_0x600002429860;
LS_0x600002429900_0_12 .concat [ 1 1 1 1], L_0x600002429860, L_0x600002429860, L_0x600002429860, L_0x600002429860;
L_0x600002429900 .concat [ 4 4 4 4], LS_0x600002429900_0_0, LS_0x600002429900_0_4, LS_0x600002429900_0_8, LS_0x600002429900_0_12;
L_0x600002429720 .concat [ 16 16 0 0], L_0x600002429a40, L_0x600002429900;
S_0x147e8f470 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000074340 .param/l "row" 1 7 213, +C4<010>;
S_0x147e8ccb0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x147e8f470;
 .timescale 0 0;
P_0x6000000743c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600003e3f250 .functor AND 1, v0x60000276ebe0_0, L_0x6000024295e0, C4<1>, C4<1>;
L_0x600003e3f2c0 .functor AND 1, L_0x600002429540, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3f330 .functor OR 1, L_0x6000024294a0, L_0x600003e3f2c0, C4<0>, C4<0>;
L_0x600003e3f3a0 .functor AND 1, L_0x13809a4a0, L_0x600003e3f330, C4<1>, C4<1>;
L_0x600003e3f410 .functor AND 1, L_0x600003e3f3a0, L_0x600002429400, C4<1>, C4<1>;
v0x600002718a20_0 .net *"_ivl_0", 2 0, L_0x6000024297c0;  1 drivers
L_0x138099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002718ab0_0 .net/2u *"_ivl_11", 2 0, L_0x138099498;  1 drivers
v0x600002718b40_0 .net *"_ivl_13", 0 0, L_0x6000024294a0;  1 drivers
L_0x1380994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002718bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1380994e0;  1 drivers
v0x600002718c60_0 .net *"_ivl_17", 0 0, L_0x600002429540;  1 drivers
v0x600002718cf0_0 .net *"_ivl_20", 0 0, L_0x600003e3f2c0;  1 drivers
v0x600002718d80_0 .net *"_ivl_22", 0 0, L_0x600003e3f330;  1 drivers
v0x600002718e10_0 .net *"_ivl_24", 0 0, L_0x600003e3f3a0;  1 drivers
v0x600002718ea0_0 .net *"_ivl_25", 31 0, L_0x600002429360;  1 drivers
L_0x138099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002718f30_0 .net *"_ivl_28", 15 0, L_0x138099528;  1 drivers
L_0x138099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002718fc0_0 .net/2u *"_ivl_29", 31 0, L_0x138099570;  1 drivers
L_0x138099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002719050_0 .net *"_ivl_3", 0 0, L_0x138099408;  1 drivers
v0x6000027190e0_0 .net *"_ivl_31", 0 0, L_0x600002429400;  1 drivers
L_0x138099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002719170_0 .net/2u *"_ivl_4", 2 0, L_0x138099450;  1 drivers
v0x600002719200_0 .net *"_ivl_6", 0 0, L_0x6000024295e0;  1 drivers
v0x600002719290_0 .net "do_clear", 0 0, L_0x600003e3f410;  1 drivers
v0x600002719320_0 .net "load_weight", 0 0, L_0x600003e3f250;  1 drivers
v0x6000027193b0_0 .net "weight_in", 7 0, L_0x600002429680;  1 drivers
L_0x6000024297c0 .concat [ 2 1 0 0], v0x60000276eb50_0, L_0x138099408;
L_0x6000024295e0 .cmp/eq 3, L_0x6000024297c0, L_0x138099450;
L_0x6000024294a0 .cmp/eq 3, v0x600002714990_0, L_0x138099498;
L_0x600002429540 .cmp/eq 3, v0x600002714990_0, L_0x1380994e0;
L_0x600002429360 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138099528;
L_0x600002429400 .cmp/eq 32, L_0x600002429360, L_0x138099570;
S_0x147e8ce20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e8ccb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b32840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002707e70_0 .net *"_ivl_11", 0 0, L_0x600002429180;  1 drivers
v0x600002707f00_0 .net *"_ivl_12", 15 0, L_0x600002428fa0;  1 drivers
v0x600002718000_0 .net/s *"_ivl_4", 15 0, L_0x600002429220;  1 drivers
v0x600002718090_0 .net/s *"_ivl_6", 15 0, L_0x6000024292c0;  1 drivers
v0x600002718120_0 .net/s "a_signed", 7 0, v0x6000027182d0_0;  1 drivers
v0x6000027181b0_0 .net "act_in", 7 0, L_0x600003e3cee0;  alias, 1 drivers
v0x600002718240_0 .var "act_out", 7 0;
v0x6000027182d0_0 .var "act_reg", 7 0;
v0x600002718360_0 .net "clear_acc", 0 0, L_0x600003e3f410;  alias, 1 drivers
v0x6000027183f0_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002718480_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x600002718510_0 .net "load_weight", 0 0, L_0x600003e3f250;  alias, 1 drivers
v0x6000027185a0_0 .net/s "product", 15 0, L_0x6000024290e0;  1 drivers
v0x600002718630_0 .net/s "product_ext", 31 0, L_0x600002429040;  1 drivers
v0x6000027186c0_0 .net "psum_in", 31 0, v0x6000027030f0_0;  alias, 1 drivers
v0x600002718750_0 .var "psum_out", 31 0;
v0x6000027187e0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002718870_0 .net/s "w_signed", 7 0, v0x600002718990_0;  1 drivers
v0x600002718900_0 .net "weight_in", 7 0, L_0x600002429680;  alias, 1 drivers
v0x600002718990_0 .var "weight_reg", 7 0;
L_0x600002429220 .extend/s 16, v0x6000027182d0_0;
L_0x6000024292c0 .extend/s 16, v0x600002718990_0;
L_0x6000024290e0 .arith/mult 16, L_0x600002429220, L_0x6000024292c0;
L_0x600002429180 .part L_0x6000024290e0, 15, 1;
LS_0x600002428fa0_0_0 .concat [ 1 1 1 1], L_0x600002429180, L_0x600002429180, L_0x600002429180, L_0x600002429180;
LS_0x600002428fa0_0_4 .concat [ 1 1 1 1], L_0x600002429180, L_0x600002429180, L_0x600002429180, L_0x600002429180;
LS_0x600002428fa0_0_8 .concat [ 1 1 1 1], L_0x600002429180, L_0x600002429180, L_0x600002429180, L_0x600002429180;
LS_0x600002428fa0_0_12 .concat [ 1 1 1 1], L_0x600002429180, L_0x600002429180, L_0x600002429180, L_0x600002429180;
L_0x600002428fa0 .concat [ 4 4 4 4], LS_0x600002428fa0_0_0, LS_0x600002428fa0_0_4, LS_0x600002428fa0_0_8, LS_0x600002428fa0_0_12;
L_0x600002429040 .concat [ 16 16 0 0], L_0x6000024290e0, L_0x600002428fa0;
S_0x147e8a660 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x147e8f470;
 .timescale 0 0;
P_0x6000000744c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600003e3f560 .functor AND 1, v0x60000276ebe0_0, L_0x600002428f00, C4<1>, C4<1>;
L_0x600003e3f5d0 .functor AND 1, L_0x600002428be0, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3f640 .functor OR 1, L_0x600002428dc0, L_0x600003e3f5d0, C4<0>, C4<0>;
L_0x600003e3f6b0 .functor AND 1, L_0x13809a4a0, L_0x600003e3f640, C4<1>, C4<1>;
L_0x600003e3f720 .functor AND 1, L_0x600003e3f6b0, L_0x600002428aa0, C4<1>, C4<1>;
v0x600002719f80_0 .net *"_ivl_0", 2 0, L_0x600002428e60;  1 drivers
L_0x138099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000271a010_0 .net/2u *"_ivl_11", 2 0, L_0x138099648;  1 drivers
v0x60000271a0a0_0 .net *"_ivl_13", 0 0, L_0x600002428dc0;  1 drivers
L_0x138099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000271a130_0 .net/2u *"_ivl_15", 2 0, L_0x138099690;  1 drivers
v0x60000271a1c0_0 .net *"_ivl_17", 0 0, L_0x600002428be0;  1 drivers
v0x60000271a250_0 .net *"_ivl_20", 0 0, L_0x600003e3f5d0;  1 drivers
v0x60000271a2e0_0 .net *"_ivl_22", 0 0, L_0x600003e3f640;  1 drivers
v0x60000271a370_0 .net *"_ivl_24", 0 0, L_0x600003e3f6b0;  1 drivers
v0x60000271a400_0 .net *"_ivl_25", 31 0, L_0x600002428c80;  1 drivers
L_0x1380996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271a490_0 .net *"_ivl_28", 15 0, L_0x1380996d8;  1 drivers
L_0x138099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271a520_0 .net/2u *"_ivl_29", 31 0, L_0x138099720;  1 drivers
L_0x1380995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000271a5b0_0 .net *"_ivl_3", 0 0, L_0x1380995b8;  1 drivers
v0x60000271a640_0 .net *"_ivl_31", 0 0, L_0x600002428aa0;  1 drivers
L_0x138099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000271a6d0_0 .net/2u *"_ivl_4", 2 0, L_0x138099600;  1 drivers
v0x60000271a760_0 .net *"_ivl_6", 0 0, L_0x600002428f00;  1 drivers
v0x60000271a7f0_0 .net "do_clear", 0 0, L_0x600003e3f720;  1 drivers
v0x60000271a880_0 .net "load_weight", 0 0, L_0x600003e3f560;  1 drivers
v0x60000271a910_0 .net "weight_in", 7 0, L_0x600002428d20;  1 drivers
L_0x600002428e60 .concat [ 2 1 0 0], v0x60000276eb50_0, L_0x1380995b8;
L_0x600002428f00 .cmp/eq 3, L_0x600002428e60, L_0x138099600;
L_0x600002428dc0 .cmp/eq 3, v0x600002714990_0, L_0x138099648;
L_0x600002428be0 .cmp/eq 3, v0x600002714990_0, L_0x138099690;
L_0x600002428c80 .concat [ 16 16 0 0], v0x600002714090_0, L_0x1380996d8;
L_0x600002428aa0 .cmp/eq 32, L_0x600002428c80, L_0x138099720;
S_0x147e8a7d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e8a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b32540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002719440_0 .net *"_ivl_11", 0 0, L_0x60000242a4e0;  1 drivers
v0x6000027194d0_0 .net *"_ivl_12", 15 0, L_0x60000242a580;  1 drivers
v0x600002719560_0 .net/s *"_ivl_4", 15 0, L_0x600002428b40;  1 drivers
v0x6000027195f0_0 .net/s *"_ivl_6", 15 0, L_0x600002428960;  1 drivers
v0x600002719680_0 .net/s "a_signed", 7 0, v0x600002719830_0;  1 drivers
v0x600002719710_0 .net "act_in", 7 0, v0x600002718240_0;  alias, 1 drivers
v0x6000027197a0_0 .var "act_out", 7 0;
v0x600002719830_0 .var "act_reg", 7 0;
v0x6000027198c0_0 .net "clear_acc", 0 0, L_0x600003e3f720;  alias, 1 drivers
v0x600002719950_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x6000027199e0_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x600002719a70_0 .net "load_weight", 0 0, L_0x600003e3f560;  alias, 1 drivers
v0x600002719b00_0 .net/s "product", 15 0, L_0x600002428a00;  1 drivers
v0x600002719b90_0 .net/s "product_ext", 31 0, L_0x60000242a3a0;  1 drivers
v0x600002719c20_0 .net "psum_in", 31 0, v0x6000027046c0_0;  alias, 1 drivers
v0x600002719cb0_0 .var "psum_out", 31 0;
v0x600002719d40_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002719dd0_0 .net/s "w_signed", 7 0, v0x600002719ef0_0;  1 drivers
v0x600002719e60_0 .net "weight_in", 7 0, L_0x600002428d20;  alias, 1 drivers
v0x600002719ef0_0 .var "weight_reg", 7 0;
L_0x600002428b40 .extend/s 16, v0x600002719830_0;
L_0x600002428960 .extend/s 16, v0x600002719ef0_0;
L_0x600002428a00 .arith/mult 16, L_0x600002428b40, L_0x600002428960;
L_0x60000242a4e0 .part L_0x600002428a00, 15, 1;
LS_0x60000242a580_0_0 .concat [ 1 1 1 1], L_0x60000242a4e0, L_0x60000242a4e0, L_0x60000242a4e0, L_0x60000242a4e0;
LS_0x60000242a580_0_4 .concat [ 1 1 1 1], L_0x60000242a4e0, L_0x60000242a4e0, L_0x60000242a4e0, L_0x60000242a4e0;
LS_0x60000242a580_0_8 .concat [ 1 1 1 1], L_0x60000242a4e0, L_0x60000242a4e0, L_0x60000242a4e0, L_0x60000242a4e0;
LS_0x60000242a580_0_12 .concat [ 1 1 1 1], L_0x60000242a4e0, L_0x60000242a4e0, L_0x60000242a4e0, L_0x60000242a4e0;
L_0x60000242a580 .concat [ 4 4 4 4], LS_0x60000242a580_0_0, LS_0x60000242a580_0_4, LS_0x60000242a580_0_8, LS_0x60000242a580_0_12;
L_0x60000242a3a0 .concat [ 16 16 0 0], L_0x600002428a00, L_0x60000242a580;
S_0x147e88010 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x147e8f470;
 .timescale 0 0;
P_0x6000000745c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600003e3f870 .functor AND 1, v0x60000276ebe0_0, L_0x60000242a260, C4<1>, C4<1>;
L_0x600003e3f8e0 .functor AND 1, L_0x600002428820, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3f950 .functor OR 1, L_0x6000024286e0, L_0x600003e3f8e0, C4<0>, C4<0>;
L_0x600003e3f9c0 .functor AND 1, L_0x13809a4a0, L_0x600003e3f950, C4<1>, C4<1>;
L_0x600003e3fa30 .functor AND 1, L_0x600003e3f9c0, L_0x60000242b8e0, C4<1>, C4<1>;
v0x60000271b4e0_0 .net *"_ivl_0", 3 0, L_0x60000242a440;  1 drivers
L_0x1380997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000271b570_0 .net/2u *"_ivl_11", 2 0, L_0x1380997f8;  1 drivers
v0x60000271b600_0 .net *"_ivl_13", 0 0, L_0x6000024286e0;  1 drivers
L_0x138099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000271b690_0 .net/2u *"_ivl_15", 2 0, L_0x138099840;  1 drivers
v0x60000271b720_0 .net *"_ivl_17", 0 0, L_0x600002428820;  1 drivers
v0x60000271b7b0_0 .net *"_ivl_20", 0 0, L_0x600003e3f8e0;  1 drivers
v0x60000271b840_0 .net *"_ivl_22", 0 0, L_0x600003e3f950;  1 drivers
v0x60000271b8d0_0 .net *"_ivl_24", 0 0, L_0x600003e3f9c0;  1 drivers
v0x60000271b960_0 .net *"_ivl_25", 31 0, L_0x6000024288c0;  1 drivers
L_0x138099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271b9f0_0 .net *"_ivl_28", 15 0, L_0x138099888;  1 drivers
L_0x1380998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271ba80_0 .net/2u *"_ivl_29", 31 0, L_0x1380998d0;  1 drivers
L_0x138099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000271bb10_0 .net *"_ivl_3", 1 0, L_0x138099768;  1 drivers
v0x60000271bba0_0 .net *"_ivl_31", 0 0, L_0x60000242b8e0;  1 drivers
L_0x1380997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000271bc30_0 .net/2u *"_ivl_4", 3 0, L_0x1380997b0;  1 drivers
v0x60000271bcc0_0 .net *"_ivl_6", 0 0, L_0x60000242a260;  1 drivers
v0x60000271bd50_0 .net "do_clear", 0 0, L_0x600003e3fa30;  1 drivers
v0x60000271bde0_0 .net "load_weight", 0 0, L_0x600003e3f870;  1 drivers
v0x60000271be70_0 .net "weight_in", 7 0, L_0x60000242a300;  1 drivers
L_0x60000242a440 .concat [ 2 2 0 0], v0x60000276eb50_0, L_0x138099768;
L_0x60000242a260 .cmp/eq 4, L_0x60000242a440, L_0x1380997b0;
L_0x6000024286e0 .cmp/eq 3, v0x600002714990_0, L_0x1380997f8;
L_0x600002428820 .cmp/eq 3, v0x600002714990_0, L_0x138099840;
L_0x6000024288c0 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138099888;
L_0x60000242b8e0 .cmp/eq 32, L_0x6000024288c0, L_0x1380998d0;
S_0x147e88180 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e88010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b32740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000271a9a0_0 .net *"_ivl_11", 0 0, L_0x6000024201e0;  1 drivers
v0x60000271aa30_0 .net *"_ivl_12", 15 0, L_0x600002420280;  1 drivers
v0x60000271aac0_0 .net/s *"_ivl_4", 15 0, L_0x600002420000;  1 drivers
v0x60000271ab50_0 .net/s *"_ivl_6", 15 0, L_0x6000024200a0;  1 drivers
v0x60000271abe0_0 .net/s "a_signed", 7 0, v0x60000271ad90_0;  1 drivers
v0x60000271ac70_0 .net "act_in", 7 0, v0x6000027197a0_0;  alias, 1 drivers
v0x60000271ad00_0 .var "act_out", 7 0;
v0x60000271ad90_0 .var "act_reg", 7 0;
v0x60000271ae20_0 .net "clear_acc", 0 0, L_0x600003e3fa30;  alias, 1 drivers
v0x60000271aeb0_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x60000271af40_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x60000271afd0_0 .net "load_weight", 0 0, L_0x600003e3f870;  alias, 1 drivers
v0x60000271b060_0 .net/s "product", 15 0, L_0x600002420140;  1 drivers
v0x60000271b0f0_0 .net/s "product_ext", 31 0, L_0x600002420320;  1 drivers
v0x60000271b180_0 .net "psum_in", 31 0, v0x600002705c20_0;  alias, 1 drivers
v0x60000271b210_0 .var "psum_out", 31 0;
v0x60000271b2a0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x60000271b330_0 .net/s "w_signed", 7 0, v0x60000271b450_0;  1 drivers
v0x60000271b3c0_0 .net "weight_in", 7 0, L_0x60000242a300;  alias, 1 drivers
v0x60000271b450_0 .var "weight_reg", 7 0;
L_0x600002420000 .extend/s 16, v0x60000271ad90_0;
L_0x6000024200a0 .extend/s 16, v0x60000271b450_0;
L_0x600002420140 .arith/mult 16, L_0x600002420000, L_0x6000024200a0;
L_0x6000024201e0 .part L_0x600002420140, 15, 1;
LS_0x600002420280_0_0 .concat [ 1 1 1 1], L_0x6000024201e0, L_0x6000024201e0, L_0x6000024201e0, L_0x6000024201e0;
LS_0x600002420280_0_4 .concat [ 1 1 1 1], L_0x6000024201e0, L_0x6000024201e0, L_0x6000024201e0, L_0x6000024201e0;
LS_0x600002420280_0_8 .concat [ 1 1 1 1], L_0x6000024201e0, L_0x6000024201e0, L_0x6000024201e0, L_0x6000024201e0;
LS_0x600002420280_0_12 .concat [ 1 1 1 1], L_0x6000024201e0, L_0x6000024201e0, L_0x6000024201e0, L_0x6000024201e0;
L_0x600002420280 .concat [ 4 4 4 4], LS_0x600002420280_0_0, LS_0x600002420280_0_4, LS_0x600002420280_0_8, LS_0x600002420280_0_12;
L_0x600002420320 .concat [ 16 16 0 0], L_0x600002420140, L_0x600002420280;
S_0x147e859c0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x147e8f470;
 .timescale 0 0;
P_0x6000000746c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600003e3fb80 .functor AND 1, v0x60000276ebe0_0, L_0x600002420460, C4<1>, C4<1>;
L_0x600003e3fbf0 .functor AND 1, L_0x600002420640, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3fc60 .functor OR 1, L_0x6000024205a0, L_0x600003e3fbf0, C4<0>, C4<0>;
L_0x600003e3fcd0 .functor AND 1, L_0x13809a4a0, L_0x600003e3fc60, C4<1>, C4<1>;
L_0x600003e3fd40 .functor AND 1, L_0x600003e3fcd0, L_0x600002420780, C4<1>, C4<1>;
v0x60000271cab0_0 .net *"_ivl_0", 3 0, L_0x6000024203c0;  1 drivers
L_0x1380999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000271cb40_0 .net/2u *"_ivl_11", 2 0, L_0x1380999a8;  1 drivers
v0x60000271cbd0_0 .net *"_ivl_13", 0 0, L_0x6000024205a0;  1 drivers
L_0x1380999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000271cc60_0 .net/2u *"_ivl_15", 2 0, L_0x1380999f0;  1 drivers
v0x60000271ccf0_0 .net *"_ivl_17", 0 0, L_0x600002420640;  1 drivers
v0x60000271cd80_0 .net *"_ivl_20", 0 0, L_0x600003e3fbf0;  1 drivers
v0x60000271ce10_0 .net *"_ivl_22", 0 0, L_0x600003e3fc60;  1 drivers
v0x60000271cea0_0 .net *"_ivl_24", 0 0, L_0x600003e3fcd0;  1 drivers
v0x60000271cf30_0 .net *"_ivl_25", 31 0, L_0x6000024206e0;  1 drivers
L_0x138099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271cfc0_0 .net *"_ivl_28", 15 0, L_0x138099a38;  1 drivers
L_0x138099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271d050_0 .net/2u *"_ivl_29", 31 0, L_0x138099a80;  1 drivers
L_0x138099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000271d0e0_0 .net *"_ivl_3", 1 0, L_0x138099918;  1 drivers
v0x60000271d170_0 .net *"_ivl_31", 0 0, L_0x600002420780;  1 drivers
L_0x138099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000271d200_0 .net/2u *"_ivl_4", 3 0, L_0x138099960;  1 drivers
v0x60000271d290_0 .net *"_ivl_6", 0 0, L_0x600002420460;  1 drivers
v0x60000271d320_0 .net "do_clear", 0 0, L_0x600003e3fd40;  1 drivers
v0x60000271d3b0_0 .net "load_weight", 0 0, L_0x600003e3fb80;  1 drivers
v0x60000271d440_0 .net "weight_in", 7 0, L_0x600002420500;  1 drivers
L_0x6000024203c0 .concat [ 2 2 0 0], v0x60000276eb50_0, L_0x138099918;
L_0x600002420460 .cmp/eq 4, L_0x6000024203c0, L_0x138099960;
L_0x6000024205a0 .cmp/eq 3, v0x600002714990_0, L_0x1380999a8;
L_0x600002420640 .cmp/eq 3, v0x600002714990_0, L_0x1380999f0;
L_0x6000024206e0 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138099a38;
L_0x600002420780 .cmp/eq 32, L_0x6000024206e0, L_0x138099a80;
S_0x147e85b30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e859c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b328c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000271bf00_0 .net *"_ivl_11", 0 0, L_0x600002420a00;  1 drivers
v0x60000271c000_0 .net *"_ivl_12", 15 0, L_0x600002420aa0;  1 drivers
v0x60000271c090_0 .net/s *"_ivl_4", 15 0, L_0x600002420820;  1 drivers
v0x60000271c120_0 .net/s *"_ivl_6", 15 0, L_0x6000024208c0;  1 drivers
v0x60000271c1b0_0 .net/s "a_signed", 7 0, v0x60000271c360_0;  1 drivers
v0x60000271c240_0 .net "act_in", 7 0, v0x60000271ad00_0;  alias, 1 drivers
v0x60000271c2d0_0 .var "act_out", 7 0;
v0x60000271c360_0 .var "act_reg", 7 0;
v0x60000271c3f0_0 .net "clear_acc", 0 0, L_0x600003e3fd40;  alias, 1 drivers
v0x60000271c480_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x60000271c510_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x60000271c5a0_0 .net "load_weight", 0 0, L_0x600003e3fb80;  alias, 1 drivers
v0x60000271c630_0 .net/s "product", 15 0, L_0x600002420960;  1 drivers
v0x60000271c6c0_0 .net/s "product_ext", 31 0, L_0x600002420b40;  1 drivers
v0x60000271c750_0 .net "psum_in", 31 0, v0x600002707180_0;  alias, 1 drivers
v0x60000271c7e0_0 .var "psum_out", 31 0;
v0x60000271c870_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x60000271c900_0 .net/s "w_signed", 7 0, v0x60000271ca20_0;  1 drivers
v0x60000271c990_0 .net "weight_in", 7 0, L_0x600002420500;  alias, 1 drivers
v0x60000271ca20_0 .var "weight_reg", 7 0;
L_0x600002420820 .extend/s 16, v0x60000271c360_0;
L_0x6000024208c0 .extend/s 16, v0x60000271ca20_0;
L_0x600002420960 .arith/mult 16, L_0x600002420820, L_0x6000024208c0;
L_0x600002420a00 .part L_0x600002420960, 15, 1;
LS_0x600002420aa0_0_0 .concat [ 1 1 1 1], L_0x600002420a00, L_0x600002420a00, L_0x600002420a00, L_0x600002420a00;
LS_0x600002420aa0_0_4 .concat [ 1 1 1 1], L_0x600002420a00, L_0x600002420a00, L_0x600002420a00, L_0x600002420a00;
LS_0x600002420aa0_0_8 .concat [ 1 1 1 1], L_0x600002420a00, L_0x600002420a00, L_0x600002420a00, L_0x600002420a00;
LS_0x600002420aa0_0_12 .concat [ 1 1 1 1], L_0x600002420a00, L_0x600002420a00, L_0x600002420a00, L_0x600002420a00;
L_0x600002420aa0 .concat [ 4 4 4 4], LS_0x600002420aa0_0_0, LS_0x600002420aa0_0_4, LS_0x600002420aa0_0_8, LS_0x600002420aa0_0_12;
L_0x600002420b40 .concat [ 16 16 0 0], L_0x600002420960, L_0x600002420aa0;
S_0x147e83370 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x147e90850;
 .timescale 0 0;
P_0x6000000747c0 .param/l "row" 1 7 213, +C4<011>;
S_0x147e834e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x147e83370;
 .timescale 0 0;
P_0x600000074840 .param/l "col" 1 7 214, +C4<00>;
L_0x600003e3fe90 .functor AND 1, v0x60000276ebe0_0, L_0x600002420c80, C4<1>, C4<1>;
L_0x600003e3ff00 .functor AND 1, L_0x600002420e60, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3ff70 .functor OR 1, L_0x600002420dc0, L_0x600003e3ff00, C4<0>, C4<0>;
L_0x600003e3bcd0 .functor AND 1, L_0x13809a4a0, L_0x600003e3ff70, C4<1>, C4<1>;
L_0x600003e3b870 .functor AND 1, L_0x600003e3bcd0, L_0x600002420fa0, C4<1>, C4<1>;
v0x60000271e010_0 .net *"_ivl_0", 2 0, L_0x600002420be0;  1 drivers
L_0x138099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000271e0a0_0 .net/2u *"_ivl_11", 2 0, L_0x138099b58;  1 drivers
v0x60000271e130_0 .net *"_ivl_13", 0 0, L_0x600002420dc0;  1 drivers
L_0x138099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000271e1c0_0 .net/2u *"_ivl_15", 2 0, L_0x138099ba0;  1 drivers
v0x60000271e250_0 .net *"_ivl_17", 0 0, L_0x600002420e60;  1 drivers
v0x60000271e2e0_0 .net *"_ivl_20", 0 0, L_0x600003e3ff00;  1 drivers
v0x60000271e370_0 .net *"_ivl_22", 0 0, L_0x600003e3ff70;  1 drivers
v0x60000271e400_0 .net *"_ivl_24", 0 0, L_0x600003e3bcd0;  1 drivers
v0x60000271e490_0 .net *"_ivl_25", 31 0, L_0x600002420f00;  1 drivers
L_0x138099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271e520_0 .net *"_ivl_28", 15 0, L_0x138099be8;  1 drivers
L_0x138099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271e5b0_0 .net/2u *"_ivl_29", 31 0, L_0x138099c30;  1 drivers
L_0x138099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000271e640_0 .net *"_ivl_3", 0 0, L_0x138099ac8;  1 drivers
v0x60000271e6d0_0 .net *"_ivl_31", 0 0, L_0x600002420fa0;  1 drivers
L_0x138099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000271e760_0 .net/2u *"_ivl_4", 2 0, L_0x138099b10;  1 drivers
v0x60000271e7f0_0 .net *"_ivl_6", 0 0, L_0x600002420c80;  1 drivers
v0x60000271e880_0 .net "do_clear", 0 0, L_0x600003e3b870;  1 drivers
v0x60000271e910_0 .net "load_weight", 0 0, L_0x600003e3fe90;  1 drivers
v0x60000271e9a0_0 .net "weight_in", 7 0, L_0x600002420d20;  1 drivers
L_0x600002420be0 .concat [ 2 1 0 0], v0x60000276eb50_0, L_0x138099ac8;
L_0x600002420c80 .cmp/eq 3, L_0x600002420be0, L_0x138099b10;
L_0x600002420dc0 .cmp/eq 3, v0x600002714990_0, L_0x138099b58;
L_0x600002420e60 .cmp/eq 3, v0x600002714990_0, L_0x138099ba0;
L_0x600002420f00 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138099be8;
L_0x600002420fa0 .cmp/eq 32, L_0x600002420f00, L_0x138099c30;
S_0x147e80d20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e834e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b32940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000271d4d0_0 .net *"_ivl_11", 0 0, L_0x600002421220;  1 drivers
v0x60000271d560_0 .net *"_ivl_12", 15 0, L_0x6000024212c0;  1 drivers
v0x60000271d5f0_0 .net/s *"_ivl_4", 15 0, L_0x600002421040;  1 drivers
v0x60000271d680_0 .net/s *"_ivl_6", 15 0, L_0x6000024210e0;  1 drivers
v0x60000271d710_0 .net/s "a_signed", 7 0, v0x60000271d8c0_0;  1 drivers
v0x60000271d7a0_0 .net "act_in", 7 0, L_0x600003e3cd90;  alias, 1 drivers
v0x60000271d830_0 .var "act_out", 7 0;
v0x60000271d8c0_0 .var "act_reg", 7 0;
v0x60000271d950_0 .net "clear_acc", 0 0, L_0x600003e3b870;  alias, 1 drivers
v0x60000271d9e0_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x60000271da70_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x60000271db00_0 .net "load_weight", 0 0, L_0x600003e3fe90;  alias, 1 drivers
v0x60000271db90_0 .net/s "product", 15 0, L_0x600002421180;  1 drivers
v0x60000271dc20_0 .net/s "product_ext", 31 0, L_0x600002421360;  1 drivers
v0x60000271dcb0_0 .net "psum_in", 31 0, v0x600002718750_0;  alias, 1 drivers
v0x60000271dd40_0 .var "psum_out", 31 0;
v0x60000271ddd0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x60000271de60_0 .net/s "w_signed", 7 0, v0x60000271df80_0;  1 drivers
v0x60000271def0_0 .net "weight_in", 7 0, L_0x600002420d20;  alias, 1 drivers
v0x60000271df80_0 .var "weight_reg", 7 0;
L_0x600002421040 .extend/s 16, v0x60000271d8c0_0;
L_0x6000024210e0 .extend/s 16, v0x60000271df80_0;
L_0x600002421180 .arith/mult 16, L_0x600002421040, L_0x6000024210e0;
L_0x600002421220 .part L_0x600002421180, 15, 1;
LS_0x6000024212c0_0_0 .concat [ 1 1 1 1], L_0x600002421220, L_0x600002421220, L_0x600002421220, L_0x600002421220;
LS_0x6000024212c0_0_4 .concat [ 1 1 1 1], L_0x600002421220, L_0x600002421220, L_0x600002421220, L_0x600002421220;
LS_0x6000024212c0_0_8 .concat [ 1 1 1 1], L_0x600002421220, L_0x600002421220, L_0x600002421220, L_0x600002421220;
LS_0x6000024212c0_0_12 .concat [ 1 1 1 1], L_0x600002421220, L_0x600002421220, L_0x600002421220, L_0x600002421220;
L_0x6000024212c0 .concat [ 4 4 4 4], LS_0x6000024212c0_0_0, LS_0x6000024212c0_0_4, LS_0x6000024212c0_0_8, LS_0x6000024212c0_0_12;
L_0x600002421360 .concat [ 16 16 0 0], L_0x600002421180, L_0x6000024212c0;
S_0x147e80e90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x147e83370;
 .timescale 0 0;
P_0x600000074940 .param/l "col" 1 7 214, +C4<01>;
L_0x600003e3ab50 .functor AND 1, v0x60000276ebe0_0, L_0x6000024214a0, C4<1>, C4<1>;
L_0x600003e3a6f0 .functor AND 1, L_0x600002421680, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e3a290 .functor OR 1, L_0x6000024215e0, L_0x600003e3a6f0, C4<0>, C4<0>;
L_0x600003e39e30 .functor AND 1, L_0x13809a4a0, L_0x600003e3a290, C4<1>, C4<1>;
L_0x600003e399d0 .functor AND 1, L_0x600003e39e30, L_0x6000024217c0, C4<1>, C4<1>;
v0x60000271f570_0 .net *"_ivl_0", 2 0, L_0x600002421400;  1 drivers
L_0x138099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000271f600_0 .net/2u *"_ivl_11", 2 0, L_0x138099d08;  1 drivers
v0x60000271f690_0 .net *"_ivl_13", 0 0, L_0x6000024215e0;  1 drivers
L_0x138099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000271f720_0 .net/2u *"_ivl_15", 2 0, L_0x138099d50;  1 drivers
v0x60000271f7b0_0 .net *"_ivl_17", 0 0, L_0x600002421680;  1 drivers
v0x60000271f840_0 .net *"_ivl_20", 0 0, L_0x600003e3a6f0;  1 drivers
v0x60000271f8d0_0 .net *"_ivl_22", 0 0, L_0x600003e3a290;  1 drivers
v0x60000271f960_0 .net *"_ivl_24", 0 0, L_0x600003e39e30;  1 drivers
v0x60000271f9f0_0 .net *"_ivl_25", 31 0, L_0x600002421720;  1 drivers
L_0x138099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271fa80_0 .net *"_ivl_28", 15 0, L_0x138099d98;  1 drivers
L_0x138099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000271fb10_0 .net/2u *"_ivl_29", 31 0, L_0x138099de0;  1 drivers
L_0x138099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000271fba0_0 .net *"_ivl_3", 0 0, L_0x138099c78;  1 drivers
v0x60000271fc30_0 .net *"_ivl_31", 0 0, L_0x6000024217c0;  1 drivers
L_0x138099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000271fcc0_0 .net/2u *"_ivl_4", 2 0, L_0x138099cc0;  1 drivers
v0x60000271fd50_0 .net *"_ivl_6", 0 0, L_0x6000024214a0;  1 drivers
v0x60000271fde0_0 .net "do_clear", 0 0, L_0x600003e399d0;  1 drivers
v0x60000271fe70_0 .net "load_weight", 0 0, L_0x600003e3ab50;  1 drivers
v0x60000271ff00_0 .net "weight_in", 7 0, L_0x600002421540;  1 drivers
L_0x600002421400 .concat [ 2 1 0 0], v0x60000276eb50_0, L_0x138099c78;
L_0x6000024214a0 .cmp/eq 3, L_0x600002421400, L_0x138099cc0;
L_0x6000024215e0 .cmp/eq 3, v0x600002714990_0, L_0x138099d08;
L_0x600002421680 .cmp/eq 3, v0x600002714990_0, L_0x138099d50;
L_0x600002421720 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138099d98;
L_0x6000024217c0 .cmp/eq 32, L_0x600002421720, L_0x138099de0;
S_0x147e7e6d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e80e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b329c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000271ea30_0 .net *"_ivl_11", 0 0, L_0x600002421a40;  1 drivers
v0x60000271eac0_0 .net *"_ivl_12", 15 0, L_0x600002421ae0;  1 drivers
v0x60000271eb50_0 .net/s *"_ivl_4", 15 0, L_0x600002421860;  1 drivers
v0x60000271ebe0_0 .net/s *"_ivl_6", 15 0, L_0x600002421900;  1 drivers
v0x60000271ec70_0 .net/s "a_signed", 7 0, v0x60000271ee20_0;  1 drivers
v0x60000271ed00_0 .net "act_in", 7 0, v0x60000271d830_0;  alias, 1 drivers
v0x60000271ed90_0 .var "act_out", 7 0;
v0x60000271ee20_0 .var "act_reg", 7 0;
v0x60000271eeb0_0 .net "clear_acc", 0 0, L_0x600003e399d0;  alias, 1 drivers
v0x60000271ef40_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x60000271efd0_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x60000271f060_0 .net "load_weight", 0 0, L_0x600003e3ab50;  alias, 1 drivers
v0x60000271f0f0_0 .net/s "product", 15 0, L_0x6000024219a0;  1 drivers
v0x60000271f180_0 .net/s "product_ext", 31 0, L_0x600002421b80;  1 drivers
v0x60000271f210_0 .net "psum_in", 31 0, v0x600002719cb0_0;  alias, 1 drivers
v0x60000271f2a0_0 .var "psum_out", 31 0;
v0x60000271f330_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x60000271f3c0_0 .net/s "w_signed", 7 0, v0x60000271f4e0_0;  1 drivers
v0x60000271f450_0 .net "weight_in", 7 0, L_0x600002421540;  alias, 1 drivers
v0x60000271f4e0_0 .var "weight_reg", 7 0;
L_0x600002421860 .extend/s 16, v0x60000271ee20_0;
L_0x600002421900 .extend/s 16, v0x60000271f4e0_0;
L_0x6000024219a0 .arith/mult 16, L_0x600002421860, L_0x600002421900;
L_0x600002421a40 .part L_0x6000024219a0, 15, 1;
LS_0x600002421ae0_0_0 .concat [ 1 1 1 1], L_0x600002421a40, L_0x600002421a40, L_0x600002421a40, L_0x600002421a40;
LS_0x600002421ae0_0_4 .concat [ 1 1 1 1], L_0x600002421a40, L_0x600002421a40, L_0x600002421a40, L_0x600002421a40;
LS_0x600002421ae0_0_8 .concat [ 1 1 1 1], L_0x600002421a40, L_0x600002421a40, L_0x600002421a40, L_0x600002421a40;
LS_0x600002421ae0_0_12 .concat [ 1 1 1 1], L_0x600002421a40, L_0x600002421a40, L_0x600002421a40, L_0x600002421a40;
L_0x600002421ae0 .concat [ 4 4 4 4], LS_0x600002421ae0_0_0, LS_0x600002421ae0_0_4, LS_0x600002421ae0_0_8, LS_0x600002421ae0_0_12;
L_0x600002421b80 .concat [ 16 16 0 0], L_0x6000024219a0, L_0x600002421ae0;
S_0x147e7e840 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x147e83370;
 .timescale 0 0;
P_0x600000074a40 .param/l "col" 1 7 214, +C4<010>;
L_0x600003e38cb0 .functor AND 1, v0x60000276ebe0_0, L_0x600002421cc0, C4<1>, C4<1>;
L_0x600003e38850 .functor AND 1, L_0x600002421ea0, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e383f0 .functor OR 1, L_0x600002421e00, L_0x600003e38850, C4<0>, C4<0>;
L_0x600003e3be20 .functor AND 1, L_0x13809a4a0, L_0x600003e383f0, C4<1>, C4<1>;
L_0x600003e3bdb0 .functor AND 1, L_0x600003e3be20, L_0x600002421fe0, C4<1>, C4<1>;
v0x600002710b40_0 .net *"_ivl_0", 3 0, L_0x600002421c20;  1 drivers
L_0x138099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002710bd0_0 .net/2u *"_ivl_11", 2 0, L_0x138099eb8;  1 drivers
v0x600002710c60_0 .net *"_ivl_13", 0 0, L_0x600002421e00;  1 drivers
L_0x138099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002710cf0_0 .net/2u *"_ivl_15", 2 0, L_0x138099f00;  1 drivers
v0x600002710d80_0 .net *"_ivl_17", 0 0, L_0x600002421ea0;  1 drivers
v0x600002710e10_0 .net *"_ivl_20", 0 0, L_0x600003e38850;  1 drivers
v0x600002710ea0_0 .net *"_ivl_22", 0 0, L_0x600003e383f0;  1 drivers
v0x600002710f30_0 .net *"_ivl_24", 0 0, L_0x600003e3be20;  1 drivers
v0x600002710fc0_0 .net *"_ivl_25", 31 0, L_0x600002421f40;  1 drivers
L_0x138099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002711050_0 .net *"_ivl_28", 15 0, L_0x138099f48;  1 drivers
L_0x138099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027110e0_0 .net/2u *"_ivl_29", 31 0, L_0x138099f90;  1 drivers
L_0x138099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002711170_0 .net *"_ivl_3", 1 0, L_0x138099e28;  1 drivers
v0x600002711200_0 .net *"_ivl_31", 0 0, L_0x600002421fe0;  1 drivers
L_0x138099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002711290_0 .net/2u *"_ivl_4", 3 0, L_0x138099e70;  1 drivers
v0x600002711320_0 .net *"_ivl_6", 0 0, L_0x600002421cc0;  1 drivers
v0x6000027113b0_0 .net "do_clear", 0 0, L_0x600003e3bdb0;  1 drivers
v0x600002711440_0 .net "load_weight", 0 0, L_0x600003e38cb0;  1 drivers
v0x6000027114d0_0 .net "weight_in", 7 0, L_0x600002421d60;  1 drivers
L_0x600002421c20 .concat [ 2 2 0 0], v0x60000276eb50_0, L_0x138099e28;
L_0x600002421cc0 .cmp/eq 4, L_0x600002421c20, L_0x138099e70;
L_0x600002421e00 .cmp/eq 3, v0x600002714990_0, L_0x138099eb8;
L_0x600002421ea0 .cmp/eq 3, v0x600002714990_0, L_0x138099f00;
L_0x600002421f40 .concat [ 16 16 0 0], v0x600002714090_0, L_0x138099f48;
L_0x600002421fe0 .cmp/eq 32, L_0x600002421f40, L_0x138099f90;
S_0x147e7c080 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e7e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b32a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002710000_0 .net *"_ivl_11", 0 0, L_0x600002422260;  1 drivers
v0x600002710090_0 .net *"_ivl_12", 15 0, L_0x600002422300;  1 drivers
v0x600002710120_0 .net/s *"_ivl_4", 15 0, L_0x600002422080;  1 drivers
v0x6000027101b0_0 .net/s *"_ivl_6", 15 0, L_0x600002422120;  1 drivers
v0x600002710240_0 .net/s "a_signed", 7 0, v0x6000027103f0_0;  1 drivers
v0x6000027102d0_0 .net "act_in", 7 0, v0x60000271ed90_0;  alias, 1 drivers
v0x600002710360_0 .var "act_out", 7 0;
v0x6000027103f0_0 .var "act_reg", 7 0;
v0x600002710480_0 .net "clear_acc", 0 0, L_0x600003e3bdb0;  alias, 1 drivers
v0x600002710510_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x6000027105a0_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x600002710630_0 .net "load_weight", 0 0, L_0x600003e38cb0;  alias, 1 drivers
v0x6000027106c0_0 .net/s "product", 15 0, L_0x6000024221c0;  1 drivers
v0x600002710750_0 .net/s "product_ext", 31 0, L_0x6000024223a0;  1 drivers
v0x6000027107e0_0 .net "psum_in", 31 0, v0x60000271b210_0;  alias, 1 drivers
v0x600002710870_0 .var "psum_out", 31 0;
v0x600002710900_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002710990_0 .net/s "w_signed", 7 0, v0x600002710ab0_0;  1 drivers
v0x600002710a20_0 .net "weight_in", 7 0, L_0x600002421d60;  alias, 1 drivers
v0x600002710ab0_0 .var "weight_reg", 7 0;
L_0x600002422080 .extend/s 16, v0x6000027103f0_0;
L_0x600002422120 .extend/s 16, v0x600002710ab0_0;
L_0x6000024221c0 .arith/mult 16, L_0x600002422080, L_0x600002422120;
L_0x600002422260 .part L_0x6000024221c0, 15, 1;
LS_0x600002422300_0_0 .concat [ 1 1 1 1], L_0x600002422260, L_0x600002422260, L_0x600002422260, L_0x600002422260;
LS_0x600002422300_0_4 .concat [ 1 1 1 1], L_0x600002422260, L_0x600002422260, L_0x600002422260, L_0x600002422260;
LS_0x600002422300_0_8 .concat [ 1 1 1 1], L_0x600002422260, L_0x600002422260, L_0x600002422260, L_0x600002422260;
LS_0x600002422300_0_12 .concat [ 1 1 1 1], L_0x600002422260, L_0x600002422260, L_0x600002422260, L_0x600002422260;
L_0x600002422300 .concat [ 4 4 4 4], LS_0x600002422300_0_0, LS_0x600002422300_0_4, LS_0x600002422300_0_8, LS_0x600002422300_0_12;
L_0x6000024223a0 .concat [ 16 16 0 0], L_0x6000024221c0, L_0x600002422300;
S_0x147e7c1f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x147e83370;
 .timescale 0 0;
P_0x600000074b40 .param/l "col" 1 7 214, +C4<011>;
L_0x600003e27b10 .functor AND 1, v0x60000276ebe0_0, L_0x6000024224e0, C4<1>, C4<1>;
L_0x600003e276b0 .functor AND 1, L_0x6000024226c0, v0x60000276d680_0, C4<1>, C4<1>;
L_0x600003e27640 .functor OR 1, L_0x600002422620, L_0x600003e276b0, C4<0>, C4<0>;
L_0x600003e275d0 .functor AND 1, L_0x13809a4a0, L_0x600003e27640, C4<1>, C4<1>;
L_0x600003e27560 .functor AND 1, L_0x600003e275d0, L_0x600002422800, C4<1>, C4<1>;
v0x6000027120a0_0 .net *"_ivl_0", 3 0, L_0x600002422440;  1 drivers
L_0x13809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002712130_0 .net/2u *"_ivl_11", 2 0, L_0x13809a068;  1 drivers
v0x6000027121c0_0 .net *"_ivl_13", 0 0, L_0x600002422620;  1 drivers
L_0x13809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002712250_0 .net/2u *"_ivl_15", 2 0, L_0x13809a0b0;  1 drivers
v0x6000027122e0_0 .net *"_ivl_17", 0 0, L_0x6000024226c0;  1 drivers
v0x600002712370_0 .net *"_ivl_20", 0 0, L_0x600003e276b0;  1 drivers
v0x600002712400_0 .net *"_ivl_22", 0 0, L_0x600003e27640;  1 drivers
v0x600002712490_0 .net *"_ivl_24", 0 0, L_0x600003e275d0;  1 drivers
v0x600002712520_0 .net *"_ivl_25", 31 0, L_0x600002422760;  1 drivers
L_0x13809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027125b0_0 .net *"_ivl_28", 15 0, L_0x13809a0f8;  1 drivers
L_0x13809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002712640_0 .net/2u *"_ivl_29", 31 0, L_0x13809a140;  1 drivers
L_0x138099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027126d0_0 .net *"_ivl_3", 1 0, L_0x138099fd8;  1 drivers
v0x600002712760_0 .net *"_ivl_31", 0 0, L_0x600002422800;  1 drivers
L_0x13809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000027127f0_0 .net/2u *"_ivl_4", 3 0, L_0x13809a020;  1 drivers
v0x600002712880_0 .net *"_ivl_6", 0 0, L_0x6000024224e0;  1 drivers
v0x600002712910_0 .net "do_clear", 0 0, L_0x600003e27560;  1 drivers
v0x6000027129a0_0 .net "load_weight", 0 0, L_0x600003e27b10;  1 drivers
v0x600002712a30_0 .net "weight_in", 7 0, L_0x600002422580;  1 drivers
L_0x600002422440 .concat [ 2 2 0 0], v0x60000276eb50_0, L_0x138099fd8;
L_0x6000024224e0 .cmp/eq 4, L_0x600002422440, L_0x13809a020;
L_0x600002422620 .cmp/eq 3, v0x600002714990_0, L_0x13809a068;
L_0x6000024226c0 .cmp/eq 3, v0x600002714990_0, L_0x13809a0b0;
L_0x600002422760 .concat [ 16 16 0 0], v0x600002714090_0, L_0x13809a0f8;
L_0x600002422800 .cmp/eq 32, L_0x600002422760, L_0x13809a140;
S_0x147e74d90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147e7c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003b32a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003b32ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002711560_0 .net *"_ivl_11", 0 0, L_0x600002422a80;  1 drivers
v0x6000027115f0_0 .net *"_ivl_12", 15 0, L_0x600002422b20;  1 drivers
v0x600002711680_0 .net/s *"_ivl_4", 15 0, L_0x6000024228a0;  1 drivers
v0x600002711710_0 .net/s *"_ivl_6", 15 0, L_0x600002422940;  1 drivers
v0x6000027117a0_0 .net/s "a_signed", 7 0, v0x600002711950_0;  1 drivers
v0x600002711830_0 .net "act_in", 7 0, v0x600002710360_0;  alias, 1 drivers
v0x6000027118c0_0 .var "act_out", 7 0;
v0x600002711950_0 .var "act_reg", 7 0;
v0x6000027119e0_0 .net "clear_acc", 0 0, L_0x600003e27560;  alias, 1 drivers
v0x600002711a70_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002711b00_0 .net "enable", 0 0, L_0x600003e30690;  alias, 1 drivers
v0x600002711b90_0 .net "load_weight", 0 0, L_0x600003e27b10;  alias, 1 drivers
v0x600002711c20_0 .net/s "product", 15 0, L_0x6000024229e0;  1 drivers
v0x600002711cb0_0 .net/s "product_ext", 31 0, L_0x600002422bc0;  1 drivers
v0x600002711d40_0 .net "psum_in", 31 0, v0x60000271c7e0_0;  alias, 1 drivers
v0x600002711dd0_0 .var "psum_out", 31 0;
v0x600002711e60_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002711ef0_0 .net/s "w_signed", 7 0, v0x600002712010_0;  1 drivers
v0x600002711f80_0 .net "weight_in", 7 0, L_0x600002422580;  alias, 1 drivers
v0x600002712010_0 .var "weight_reg", 7 0;
L_0x6000024228a0 .extend/s 16, v0x600002711950_0;
L_0x600002422940 .extend/s 16, v0x600002712010_0;
L_0x6000024229e0 .arith/mult 16, L_0x6000024228a0, L_0x600002422940;
L_0x600002422a80 .part L_0x6000024229e0, 15, 1;
LS_0x600002422b20_0_0 .concat [ 1 1 1 1], L_0x600002422a80, L_0x600002422a80, L_0x600002422a80, L_0x600002422a80;
LS_0x600002422b20_0_4 .concat [ 1 1 1 1], L_0x600002422a80, L_0x600002422a80, L_0x600002422a80, L_0x600002422a80;
LS_0x600002422b20_0_8 .concat [ 1 1 1 1], L_0x600002422a80, L_0x600002422a80, L_0x600002422a80, L_0x600002422a80;
LS_0x600002422b20_0_12 .concat [ 1 1 1 1], L_0x600002422a80, L_0x600002422a80, L_0x600002422a80, L_0x600002422a80;
L_0x600002422b20 .concat [ 4 4 4 4], LS_0x600002422b20_0_0, LS_0x600002422b20_0_4, LS_0x600002422b20_0_8, LS_0x600002422b20_0_12;
L_0x600002422bc0 .concat [ 16 16 0 0], L_0x6000024229e0, L_0x600002422b20;
S_0x147e74f00 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000074c40 .param/l "row" 1 7 198, +C4<00>;
L_0x600003e3cfc0 .functor BUFZ 8, v0x60000270c870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x147e72740 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000074cc0 .param/l "row" 1 7 198, +C4<01>;
L_0x600003e3ce70 .functor BUFZ 8, v0x60000270cb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x147e728b0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000074d40 .param/l "row" 1 7 198, +C4<010>;
L_0x600003e3cee0 .functor BUFZ 8, v0x60000270ce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x147e700f0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000074dc0 .param/l "row" 1 7 198, +C4<011>;
L_0x600003e3cd90 .functor BUFZ 8, v0x60000270d0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x147e70260 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000074e40 .param/l "col" 1 7 279, +C4<00>;
L_0x600003e30380 .functor BUFZ 32, v0x60000270c510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002712ac0_0 .net *"_ivl_2", 31 0, L_0x600003e30380;  1 drivers
S_0x147e6daa0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000074ec0 .param/l "col" 1 7 279, +C4<01>;
L_0x600003e303f0 .functor BUFZ 32, v0x60000270c630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002712b50_0 .net *"_ivl_2", 31 0, L_0x600003e303f0;  1 drivers
S_0x147e6dc10 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000074f40 .param/l "col" 1 7 279, +C4<010>;
L_0x600003e30460 .functor BUFZ 32, v0x60000270c750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002712be0_0 .net *"_ivl_2", 31 0, L_0x600003e30460;  1 drivers
S_0x147ea6540 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000074fc0 .param/l "col" 1 7 279, +C4<011>;
L_0x600003e304d0 .functor BUFZ 32, L_0x600003e30310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002712c70_0 .net *"_ivl_2", 31 0, L_0x600003e304d0;  1 drivers
S_0x147ea66b0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000075040 .param/l "col" 1 7 206, +C4<00>;
S_0x147e99a20 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x147e90850;
 .timescale 0 0;
P_0x6000000750c0 .param/l "col" 1 7 206, +C4<01>;
S_0x147e99b90 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x147e90850;
 .timescale 0 0;
P_0x600000075140 .param/l "col" 1 7 206, +C4<010>;
S_0x147e99d00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x147e90850;
 .timescale 0 0;
P_0x6000000751c0 .param/l "col" 1 7 206, +C4<011>;
S_0x147e69180 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x147e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x147e692f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x147e69330 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x147e69370 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x147e693b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x147e693f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x147e69430 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600003e31490 .functor BUFZ 256, v0x6000027173c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e31500 .functor BUFZ 256, v0x600002717f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e31570 .functor BUFZ 256, v0x600002716d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000027162e0_0 .var/i "b", 31 0;
v0x600002716370 .array "bank_addr", 3 0, 7 0;
v0x600002716400_0 .net "bank_dma", 1 0, L_0x600002426760;  1 drivers
v0x600002716490_0 .var "bank_dma_d", 1 0;
v0x600002716520_0 .net "bank_mxu_a", 1 0, L_0x600002426580;  1 drivers
v0x6000027165b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002716640_0 .net "bank_mxu_o", 1 0, L_0x600002426620;  1 drivers
v0x6000027166d0_0 .net "bank_mxu_w", 1 0, L_0x6000024264e0;  1 drivers
v0x600002716760_0 .var "bank_mxu_w_d", 1 0;
v0x6000027167f0 .array "bank_rdata", 3 0;
v0x6000027167f0_0 .net v0x6000027167f0 0, 255 0, v0x600002714f30_0; 1 drivers
v0x6000027167f0_1 .net v0x6000027167f0 1, 255 0, v0x600002715440_0; 1 drivers
v0x6000027167f0_2 .net v0x6000027167f0 2, 255 0, v0x600002715950_0; 1 drivers
v0x6000027167f0_3 .net v0x6000027167f0 3, 255 0, v0x600002715e60_0; 1 drivers
v0x600002716880_0 .var "bank_re", 3 0;
v0x600002716910_0 .net "bank_vpu", 1 0, L_0x6000024266c0;  1 drivers
v0x6000027169a0_0 .var "bank_vpu_d", 1 0;
v0x600002716a30 .array "bank_wdata", 3 0, 255 0;
v0x600002716ac0_0 .var "bank_we", 3 0;
v0x600002716b50_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002716be0_0 .net "dma_addr", 19 0, v0x600002708e10_0;  alias, 1 drivers
v0x600002716c70_0 .net "dma_rdata", 255 0, L_0x600003e31570;  alias, 1 drivers
v0x600002716d00_0 .var "dma_rdata_reg", 255 0;
v0x600002716d90_0 .net "dma_re", 0 0, L_0x600003e30f50;  alias, 1 drivers
v0x600002716e20_0 .net "dma_ready", 0 0, L_0x600002426da0;  alias, 1 drivers
v0x600002716eb0_0 .net "dma_wdata", 255 0, L_0x600003e30e70;  alias, 1 drivers
v0x600002716f40_0 .net "dma_we", 0 0, L_0x600003e30ee0;  alias, 1 drivers
v0x600002716fd0_0 .var "grant_dma", 3 0;
v0x600002717060_0 .var "grant_mxu_a", 3 0;
v0x6000027170f0_0 .var "grant_mxu_o", 3 0;
v0x600002717180_0 .var "grant_mxu_w", 3 0;
v0x600002717210_0 .var "grant_vpu", 3 0;
v0x6000027172a0_0 .net "mxu_a_addr", 19 0, L_0x600002423980;  alias, 1 drivers
v0x600002717330_0 .net "mxu_a_rdata", 255 0, L_0x600003e31490;  alias, 1 drivers
v0x6000027173c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002717450_0 .net "mxu_a_re", 0 0, L_0x600002423a20;  alias, 1 drivers
v0x6000027174e0_0 .net "mxu_a_ready", 0 0, L_0x600002426c60;  alias, 1 drivers
v0x600002717570_0 .net "mxu_o_addr", 19 0, L_0x600002423c00;  alias, 1 drivers
v0x600002717600_0 .net "mxu_o_ready", 0 0, L_0x600002426d00;  alias, 1 drivers
v0x600002717690_0 .net "mxu_o_wdata", 255 0, L_0x600002423de0;  alias, 1 drivers
v0x600002717720_0 .net "mxu_o_we", 0 0, L_0x600003e30930;  alias, 1 drivers
v0x6000027177b0_0 .net "mxu_w_addr", 19 0, L_0x600002423700;  alias, 1 drivers
v0x600002717840_0 .net "mxu_w_rdata", 255 0, v0x6000027178d0_0;  alias, 1 drivers
v0x6000027178d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002717960_0 .net "mxu_w_re", 0 0, L_0x6000024237a0;  alias, 1 drivers
v0x6000027179f0_0 .net "mxu_w_ready", 0 0, L_0x600002426b20;  alias, 1 drivers
v0x600002717a80_0 .var "req_dma", 3 0;
v0x600002717b10_0 .var "req_mxu_a", 3 0;
v0x600002717ba0_0 .var "req_mxu_o", 3 0;
v0x600002717c30_0 .var "req_mxu_w", 3 0;
v0x600002717cc0_0 .var "req_vpu", 3 0;
v0x600002717d50_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002717de0_0 .net "vpu_addr", 19 0, v0x600002769710_0;  alias, 1 drivers
v0x600002717e70_0 .net "vpu_rdata", 255 0, L_0x600003e31500;  alias, 1 drivers
v0x600002717f00_0 .var "vpu_rdata_reg", 255 0;
v0x600002768000_0 .net "vpu_re", 0 0, L_0x600003e30d20;  alias, 1 drivers
v0x600002768090_0 .net "vpu_ready", 0 0, L_0x600002426bc0;  alias, 1 drivers
v0x600002768120_0 .net "vpu_wdata", 255 0, L_0x600003e30c40;  alias, 1 drivers
v0x6000027681b0_0 .net "vpu_we", 0 0, L_0x600003e30cb0;  alias, 1 drivers
v0x600002768240_0 .net "word_dma", 7 0, L_0x600002426a80;  1 drivers
v0x6000027682d0_0 .net "word_mxu_a", 7 0, L_0x6000024268a0;  1 drivers
v0x600002768360_0 .net "word_mxu_o", 7 0, L_0x600002426940;  1 drivers
v0x6000027683f0_0 .net "word_mxu_w", 7 0, L_0x600002426800;  1 drivers
v0x600002768480_0 .net "word_vpu", 7 0, L_0x6000024269e0;  1 drivers
E_0x6000000759c0/0 .event anyedge, v0x600002716760_0, v0x600002714f30_0, v0x600002715440_0, v0x600002715950_0;
E_0x6000000759c0/1 .event anyedge, v0x600002715e60_0, v0x6000027165b0_0, v0x6000027169a0_0, v0x600002716490_0;
E_0x6000000759c0 .event/or E_0x6000000759c0/0, E_0x6000000759c0/1;
E_0x600000075a40/0 .event anyedge, v0x600002717c30_0, v0x600002717b10_0, v0x600002717ba0_0, v0x600002717cc0_0;
E_0x600000075a40/1 .event anyedge, v0x600002717a80_0, v0x600002717180_0, v0x6000027683f0_0, v0x600002717060_0;
E_0x600000075a40/2 .event anyedge, v0x6000027682d0_0, v0x6000027170f0_0, v0x600002768360_0, v0x600002717690_0;
E_0x600000075a40/3 .event anyedge, v0x600002717210_0, v0x600002768480_0, v0x600002768120_0, v0x6000027681b0_0;
E_0x600000075a40/4 .event anyedge, v0x600002768000_0, v0x600002716fd0_0, v0x600002768240_0, v0x6000027090e0_0;
E_0x600000075a40/5 .event anyedge, v0x600002709200_0, v0x600002708f30_0;
E_0x600000075a40 .event/or E_0x600000075a40/0, E_0x600000075a40/1, E_0x600000075a40/2, E_0x600000075a40/3, E_0x600000075a40/4, E_0x600000075a40/5;
E_0x600000075a80/0 .event anyedge, v0x600002717960_0, v0x6000027166d0_0, v0x600002717450_0, v0x600002716520_0;
E_0x600000075a80/1 .event anyedge, v0x600002717720_0, v0x600002716640_0, v0x6000027681b0_0, v0x600002768000_0;
E_0x600000075a80/2 .event anyedge, v0x600002716910_0, v0x600002709200_0, v0x600002708f30_0, v0x600002716400_0;
E_0x600000075a80 .event/or E_0x600000075a80/0, E_0x600000075a80/1, E_0x600000075a80/2;
L_0x600002425fe0 .part v0x600002716ac0_0, 0, 1;
L_0x600002426080 .part v0x600002716880_0, 0, 1;
L_0x600002426120 .part v0x600002716ac0_0, 1, 1;
L_0x6000024261c0 .part v0x600002716880_0, 1, 1;
L_0x600002426260 .part v0x600002716ac0_0, 2, 1;
L_0x600002426300 .part v0x600002716880_0, 2, 1;
L_0x6000024263a0 .part v0x600002716ac0_0, 3, 1;
L_0x600002426440 .part v0x600002716880_0, 3, 1;
L_0x6000024264e0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600002423700 (v0x6000027160a0_0) S_0x147e9aae0;
L_0x600002426580 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600002423980 (v0x6000027160a0_0) S_0x147e9aae0;
L_0x600002426620 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600002423c00 (v0x6000027160a0_0) S_0x147e9aae0;
L_0x6000024266c0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x600002769710_0 (v0x6000027160a0_0) S_0x147e9aae0;
L_0x600002426760 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x600002708e10_0 (v0x6000027160a0_0) S_0x147e9aae0;
L_0x600002426800 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600002423700 (v0x6000027161c0_0) S_0x147e9ac50;
L_0x6000024268a0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600002423980 (v0x6000027161c0_0) S_0x147e9ac50;
L_0x600002426940 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600002423c00 (v0x6000027161c0_0) S_0x147e9ac50;
L_0x6000024269e0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x600002769710_0 (v0x6000027161c0_0) S_0x147e9ac50;
L_0x600002426a80 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x600002708e10_0 (v0x6000027161c0_0) S_0x147e9ac50;
L_0x600002426b20 .part/v v0x600002717180_0, L_0x6000024264e0, 1;
L_0x600002426c60 .part/v v0x600002717060_0, L_0x600002426580, 1;
L_0x600002426d00 .part/v v0x6000027170f0_0, L_0x600002426620, 1;
L_0x600002426bc0 .part/v v0x600002717210_0, L_0x6000024266c0, 1;
L_0x600002426da0 .part/v v0x600002716fd0_0, L_0x600002426760, 1;
S_0x147e6a2a0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x147e69180;
 .timescale 0 0;
P_0x600000075ac0 .param/l "i" 1 9 184, +C4<00>;
S_0x147e6a410 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x147e6a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003b31f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003b31fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002716370_0 .array/port v0x600002716370, 0;
v0x600002714cf0_0 .net "addr", 7 0, v0x600002716370_0;  1 drivers
v0x600002714d80_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002714e10_0 .var/i "i", 31 0;
v0x600002714ea0 .array "mem", 255 0, 255 0;
v0x600002714f30_0 .var "rdata", 255 0;
v0x600002714fc0_0 .net "re", 0 0, L_0x600002426080;  1 drivers
v0x600002716a30_0 .array/port v0x600002716a30, 0;
v0x600002715050_0 .net "wdata", 255 0, v0x600002716a30_0;  1 drivers
v0x6000027150e0_0 .net "we", 0 0, L_0x600002425fe0;  1 drivers
E_0x600000075bc0 .event posedge, v0x600002708090_0;
S_0x147ea0490 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x147e69180;
 .timescale 0 0;
P_0x600000075c40 .param/l "i" 1 9 184, +C4<01>;
S_0x147ea0600 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x147ea0490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003b32b00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003b32b40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002716370_1 .array/port v0x600002716370, 1;
v0x600002715200_0 .net "addr", 7 0, v0x600002716370_1;  1 drivers
v0x600002715290_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002715320_0 .var/i "i", 31 0;
v0x6000027153b0 .array "mem", 255 0, 255 0;
v0x600002715440_0 .var "rdata", 255 0;
v0x6000027154d0_0 .net "re", 0 0, L_0x6000024261c0;  1 drivers
v0x600002716a30_1 .array/port v0x600002716a30, 1;
v0x600002715560_0 .net "wdata", 255 0, v0x600002716a30_1;  1 drivers
v0x6000027155f0_0 .net "we", 0 0, L_0x600002426120;  1 drivers
S_0x147ea0770 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x147e69180;
 .timescale 0 0;
P_0x600000075d80 .param/l "i" 1 9 184, +C4<010>;
S_0x147e9a690 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x147ea0770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003b32b80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003b32bc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002716370_2 .array/port v0x600002716370, 2;
v0x600002715710_0 .net "addr", 7 0, v0x600002716370_2;  1 drivers
v0x6000027157a0_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002715830_0 .var/i "i", 31 0;
v0x6000027158c0 .array "mem", 255 0, 255 0;
v0x600002715950_0 .var "rdata", 255 0;
v0x6000027159e0_0 .net "re", 0 0, L_0x600002426300;  1 drivers
v0x600002716a30_2 .array/port v0x600002716a30, 2;
v0x600002715a70_0 .net "wdata", 255 0, v0x600002716a30_2;  1 drivers
v0x600002715b00_0 .net "we", 0 0, L_0x600002426260;  1 drivers
S_0x147e9a800 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x147e69180;
 .timescale 0 0;
P_0x600000075ec0 .param/l "i" 1 9 184, +C4<011>;
S_0x147e9a970 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x147e9a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003b32c00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003b32c40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002716370_3 .array/port v0x600002716370, 3;
v0x600002715c20_0 .net "addr", 7 0, v0x600002716370_3;  1 drivers
v0x600002715cb0_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002715d40_0 .var/i "i", 31 0;
v0x600002715dd0 .array "mem", 255 0, 255 0;
v0x600002715e60_0 .var "rdata", 255 0;
v0x600002715ef0_0 .net "re", 0 0, L_0x600002426440;  1 drivers
v0x600002716a30_3 .array/port v0x600002716a30, 3;
v0x600002715f80_0 .net "wdata", 255 0, v0x600002716a30_3;  1 drivers
v0x600002716010_0 .net "we", 0 0, L_0x6000024263a0;  1 drivers
S_0x147e9aae0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x147e69180;
 .timescale 0 0;
v0x6000027160a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x147e9aae0
TD_tb_e2e_gemm_random.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000027160a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000027160a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x147e9ac50 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x147e69180;
 .timescale 0 0;
v0x6000027161c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x147e9ac50
TD_tb_e2e_gemm_random.dut.sram_inst.get_word ;
    %load/vec4 v0x6000027161c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x147e9afc0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x147e6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x148010000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x148010040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x148010080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1480100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x148010100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x148010140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x148010180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1480101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x148010200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x148010240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x148010280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1480102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x148010300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x148010340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x148010380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1480103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x148010400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x148010440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x148010480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1480104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x148010500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x148010540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x148010580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1480105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x148010600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x148010640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x148010680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1480106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x148010700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600003e30a80 .functor BUFZ 256, L_0x6000024257c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e30af0 .functor BUFZ 256, L_0x600002425900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e30b60 .functor BUFZ 1, v0x600002768ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600003e30c40 .functor BUFZ 256, v0x600002769a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e30cb0 .functor BUFZ 1, v0x600002769b90_0, C4<0>, C4<0>, C4<0>;
L_0x600003e30d20 .functor BUFZ 1, v0x6000027698c0_0, C4<0>, C4<0>, C4<0>;
v0x600002768510_0 .net *"_ivl_48", 255 0, L_0x6000024257c0;  1 drivers
v0x6000027685a0_0 .net *"_ivl_50", 6 0, L_0x600002425860;  1 drivers
L_0x13809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002768630_0 .net *"_ivl_53", 1 0, L_0x13809a848;  1 drivers
v0x6000027686c0_0 .net *"_ivl_56", 255 0, L_0x600002425900;  1 drivers
v0x600002768750_0 .net *"_ivl_58", 6 0, L_0x6000024259a0;  1 drivers
L_0x13809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027687e0_0 .net *"_ivl_61", 1 0, L_0x13809a890;  1 drivers
L_0x13809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002768870_0 .net/2u *"_ivl_64", 2 0, L_0x13809a8d8;  1 drivers
v0x600002768900_0 .var "addr_reg", 19 0;
v0x600002768990_0 .var "alu_result", 255 0;
v0x600002768a20_0 .net "clk", 0 0, v0x60000276f720_0;  alias, 1 drivers
v0x600002768ab0_0 .net "cmd", 127 0, v0x60000270c240_0;  alias, 1 drivers
v0x600002768b40_0 .net "cmd_done", 0 0, L_0x600003e30b60;  alias, 1 drivers
v0x600002768bd0_0 .net "cmd_ready", 0 0, L_0x600002425a40;  alias, 1 drivers
v0x600002768c60_0 .var "cmd_reg", 127 0;
v0x600002768cf0_0 .net "cmd_valid", 0 0, L_0x600003e3d500;  alias, 1 drivers
v0x600002768d80_0 .net "count", 15 0, L_0x600002425720;  1 drivers
v0x600002768e10_0 .var "count_reg", 15 0;
v0x600002768ea0_0 .var "done_reg", 0 0;
v0x600002768f30_0 .var "elem_count", 15 0;
v0x600002768fc0_0 .net "imm", 15 0, L_0x6000024255e0;  1 drivers
v0x600002769050_0 .var "imm_reg", 15 0;
v0x6000027690e0_0 .var/i "lane", 31 0;
v0x600002769170 .array "lane_a", 15 0;
v0x600002769170_0 .net v0x600002769170 0, 15 0, L_0x600002423f20; 1 drivers
v0x600002769170_1 .net v0x600002769170 1, 15 0, L_0x600002424000; 1 drivers
v0x600002769170_2 .net v0x600002769170 2, 15 0, L_0x600002424140; 1 drivers
v0x600002769170_3 .net v0x600002769170 3, 15 0, L_0x600002424280; 1 drivers
v0x600002769170_4 .net v0x600002769170 4, 15 0, L_0x6000024243c0; 1 drivers
v0x600002769170_5 .net v0x600002769170 5, 15 0, L_0x600002424500; 1 drivers
v0x600002769170_6 .net v0x600002769170 6, 15 0, L_0x600002424640; 1 drivers
v0x600002769170_7 .net v0x600002769170 7, 15 0, L_0x600002424780; 1 drivers
v0x600002769170_8 .net v0x600002769170 8, 15 0, L_0x6000024248c0; 1 drivers
v0x600002769170_9 .net v0x600002769170 9, 15 0, L_0x600002424a00; 1 drivers
v0x600002769170_10 .net v0x600002769170 10, 15 0, L_0x600002424be0; 1 drivers
v0x600002769170_11 .net v0x600002769170 11, 15 0, L_0x600002424c80; 1 drivers
v0x600002769170_12 .net v0x600002769170 12, 15 0, L_0x600002424dc0; 1 drivers
v0x600002769170_13 .net v0x600002769170 13, 15 0, L_0x600002424f00; 1 drivers
v0x600002769170_14 .net v0x600002769170 14, 15 0, L_0x600002425040; 1 drivers
v0x600002769170_15 .net v0x600002769170 15, 15 0, L_0x600002425180; 1 drivers
v0x600002769200 .array "lane_b", 15 0;
v0x600002769200_0 .net v0x600002769200 0, 15 0, L_0x600002428640; 1 drivers
v0x600002769200_1 .net v0x600002769200 1, 15 0, L_0x6000024240a0; 1 drivers
v0x600002769200_2 .net v0x600002769200 2, 15 0, L_0x6000024241e0; 1 drivers
v0x600002769200_3 .net v0x600002769200 3, 15 0, L_0x600002424320; 1 drivers
v0x600002769200_4 .net v0x600002769200 4, 15 0, L_0x600002424460; 1 drivers
v0x600002769200_5 .net v0x600002769200 5, 15 0, L_0x6000024245a0; 1 drivers
v0x600002769200_6 .net v0x600002769200 6, 15 0, L_0x6000024246e0; 1 drivers
v0x600002769200_7 .net v0x600002769200 7, 15 0, L_0x600002424820; 1 drivers
v0x600002769200_8 .net v0x600002769200 8, 15 0, L_0x600002424960; 1 drivers
v0x600002769200_9 .net v0x600002769200 9, 15 0, L_0x600002424b40; 1 drivers
v0x600002769200_10 .net v0x600002769200 10, 15 0, L_0x600002424aa0; 1 drivers
v0x600002769200_11 .net v0x600002769200 11, 15 0, L_0x600002424d20; 1 drivers
v0x600002769200_12 .net v0x600002769200 12, 15 0, L_0x600002424e60; 1 drivers
v0x600002769200_13 .net v0x600002769200 13, 15 0, L_0x600002424fa0; 1 drivers
v0x600002769200_14 .net v0x600002769200 14, 15 0, L_0x6000024250e0; 1 drivers
v0x600002769200_15 .net v0x600002769200 15, 15 0, L_0x600002425220; 1 drivers
v0x600002769290 .array "lane_result", 15 0, 15 0;
v0x600002769320_0 .net "mem_addr", 19 0, L_0x600002425680;  1 drivers
v0x6000027693b0_0 .var "mem_addr_reg", 19 0;
v0x600002769440_0 .net "opcode", 7 0, L_0x6000024252c0;  1 drivers
v0x6000027694d0_0 .var "reduce_result", 15 0;
v0x600002769560 .array "reduce_tree", 79 0, 15 0;
v0x6000027695f0_0 .net "rst_n", 0 0, v0x600002760120_0;  alias, 1 drivers
v0x600002769680_0 .net "sram_addr", 19 0, v0x600002769710_0;  alias, 1 drivers
v0x600002769710_0 .var "sram_addr_reg", 19 0;
v0x6000027697a0_0 .net "sram_rdata", 255 0, L_0x600003e31500;  alias, 1 drivers
v0x600002769830_0 .net "sram_re", 0 0, L_0x600003e30d20;  alias, 1 drivers
v0x6000027698c0_0 .var "sram_re_reg", 0 0;
v0x600002769950_0 .net "sram_ready", 0 0, L_0x600002426bc0;  alias, 1 drivers
v0x6000027699e0_0 .net "sram_wdata", 255 0, L_0x600003e30c40;  alias, 1 drivers
v0x600002769a70_0 .var "sram_wdata_reg", 255 0;
v0x600002769b00_0 .net "sram_we", 0 0, L_0x600003e30cb0;  alias, 1 drivers
v0x600002769b90_0 .var "sram_we_reg", 0 0;
v0x600002769c20_0 .var/i "stage", 31 0;
v0x600002769cb0_0 .var "state", 2 0;
v0x600002769d40_0 .net "subop", 7 0, L_0x600002425360;  1 drivers
v0x600002769dd0_0 .var "subop_reg", 7 0;
v0x600002769e60_0 .net "vd", 4 0, L_0x600002425400;  1 drivers
v0x600002769ef0_0 .var "vd_reg", 4 0;
v0x600002769f80 .array "vrf", 31 0, 255 0;
v0x60000276a010_0 .net "vs1", 4 0, L_0x6000024254a0;  1 drivers
v0x60000276a0a0_0 .net "vs1_data", 255 0, L_0x600003e30a80;  1 drivers
v0x60000276a130_0 .var "vs1_reg", 4 0;
v0x60000276a1c0_0 .net "vs2", 4 0, L_0x600002425540;  1 drivers
v0x60000276a250_0 .net "vs2_data", 255 0, L_0x600003e30af0;  1 drivers
v0x60000276a2e0_0 .var "vs2_reg", 4 0;
E_0x6000000767c0/0 .event anyedge, v0x600002769170_0, v0x600002769170_1, v0x600002769170_2, v0x600002769170_3;
E_0x6000000767c0/1 .event anyedge, v0x600002769170_4, v0x600002769170_5, v0x600002769170_6, v0x600002769170_7;
E_0x6000000767c0/2 .event anyedge, v0x600002769170_8, v0x600002769170_9, v0x600002769170_10, v0x600002769170_11;
E_0x6000000767c0/3 .event anyedge, v0x600002769170_12, v0x600002769170_13, v0x600002769170_14, v0x600002769170_15;
v0x600002769560_0 .array/port v0x600002769560, 0;
v0x600002769560_1 .array/port v0x600002769560, 1;
v0x600002769560_2 .array/port v0x600002769560, 2;
E_0x6000000767c0/4 .event anyedge, v0x600002769dd0_0, v0x600002769560_0, v0x600002769560_1, v0x600002769560_2;
v0x600002769560_3 .array/port v0x600002769560, 3;
v0x600002769560_4 .array/port v0x600002769560, 4;
v0x600002769560_5 .array/port v0x600002769560, 5;
v0x600002769560_6 .array/port v0x600002769560, 6;
E_0x6000000767c0/5 .event anyedge, v0x600002769560_3, v0x600002769560_4, v0x600002769560_5, v0x600002769560_6;
v0x600002769560_7 .array/port v0x600002769560, 7;
v0x600002769560_8 .array/port v0x600002769560, 8;
v0x600002769560_9 .array/port v0x600002769560, 9;
v0x600002769560_10 .array/port v0x600002769560, 10;
E_0x6000000767c0/6 .event anyedge, v0x600002769560_7, v0x600002769560_8, v0x600002769560_9, v0x600002769560_10;
v0x600002769560_11 .array/port v0x600002769560, 11;
v0x600002769560_12 .array/port v0x600002769560, 12;
v0x600002769560_13 .array/port v0x600002769560, 13;
v0x600002769560_14 .array/port v0x600002769560, 14;
E_0x6000000767c0/7 .event anyedge, v0x600002769560_11, v0x600002769560_12, v0x600002769560_13, v0x600002769560_14;
v0x600002769560_15 .array/port v0x600002769560, 15;
v0x600002769560_16 .array/port v0x600002769560, 16;
v0x600002769560_17 .array/port v0x600002769560, 17;
v0x600002769560_18 .array/port v0x600002769560, 18;
E_0x6000000767c0/8 .event anyedge, v0x600002769560_15, v0x600002769560_16, v0x600002769560_17, v0x600002769560_18;
v0x600002769560_19 .array/port v0x600002769560, 19;
v0x600002769560_20 .array/port v0x600002769560, 20;
v0x600002769560_21 .array/port v0x600002769560, 21;
v0x600002769560_22 .array/port v0x600002769560, 22;
E_0x6000000767c0/9 .event anyedge, v0x600002769560_19, v0x600002769560_20, v0x600002769560_21, v0x600002769560_22;
v0x600002769560_23 .array/port v0x600002769560, 23;
v0x600002769560_24 .array/port v0x600002769560, 24;
v0x600002769560_25 .array/port v0x600002769560, 25;
v0x600002769560_26 .array/port v0x600002769560, 26;
E_0x6000000767c0/10 .event anyedge, v0x600002769560_23, v0x600002769560_24, v0x600002769560_25, v0x600002769560_26;
v0x600002769560_27 .array/port v0x600002769560, 27;
v0x600002769560_28 .array/port v0x600002769560, 28;
v0x600002769560_29 .array/port v0x600002769560, 29;
v0x600002769560_30 .array/port v0x600002769560, 30;
E_0x6000000767c0/11 .event anyedge, v0x600002769560_27, v0x600002769560_28, v0x600002769560_29, v0x600002769560_30;
v0x600002769560_31 .array/port v0x600002769560, 31;
v0x600002769560_32 .array/port v0x600002769560, 32;
v0x600002769560_33 .array/port v0x600002769560, 33;
v0x600002769560_34 .array/port v0x600002769560, 34;
E_0x6000000767c0/12 .event anyedge, v0x600002769560_31, v0x600002769560_32, v0x600002769560_33, v0x600002769560_34;
v0x600002769560_35 .array/port v0x600002769560, 35;
v0x600002769560_36 .array/port v0x600002769560, 36;
v0x600002769560_37 .array/port v0x600002769560, 37;
v0x600002769560_38 .array/port v0x600002769560, 38;
E_0x6000000767c0/13 .event anyedge, v0x600002769560_35, v0x600002769560_36, v0x600002769560_37, v0x600002769560_38;
v0x600002769560_39 .array/port v0x600002769560, 39;
v0x600002769560_40 .array/port v0x600002769560, 40;
v0x600002769560_41 .array/port v0x600002769560, 41;
v0x600002769560_42 .array/port v0x600002769560, 42;
E_0x6000000767c0/14 .event anyedge, v0x600002769560_39, v0x600002769560_40, v0x600002769560_41, v0x600002769560_42;
v0x600002769560_43 .array/port v0x600002769560, 43;
v0x600002769560_44 .array/port v0x600002769560, 44;
v0x600002769560_45 .array/port v0x600002769560, 45;
v0x600002769560_46 .array/port v0x600002769560, 46;
E_0x6000000767c0/15 .event anyedge, v0x600002769560_43, v0x600002769560_44, v0x600002769560_45, v0x600002769560_46;
v0x600002769560_47 .array/port v0x600002769560, 47;
v0x600002769560_48 .array/port v0x600002769560, 48;
v0x600002769560_49 .array/port v0x600002769560, 49;
v0x600002769560_50 .array/port v0x600002769560, 50;
E_0x6000000767c0/16 .event anyedge, v0x600002769560_47, v0x600002769560_48, v0x600002769560_49, v0x600002769560_50;
v0x600002769560_51 .array/port v0x600002769560, 51;
v0x600002769560_52 .array/port v0x600002769560, 52;
v0x600002769560_53 .array/port v0x600002769560, 53;
v0x600002769560_54 .array/port v0x600002769560, 54;
E_0x6000000767c0/17 .event anyedge, v0x600002769560_51, v0x600002769560_52, v0x600002769560_53, v0x600002769560_54;
v0x600002769560_55 .array/port v0x600002769560, 55;
v0x600002769560_56 .array/port v0x600002769560, 56;
v0x600002769560_57 .array/port v0x600002769560, 57;
v0x600002769560_58 .array/port v0x600002769560, 58;
E_0x6000000767c0/18 .event anyedge, v0x600002769560_55, v0x600002769560_56, v0x600002769560_57, v0x600002769560_58;
v0x600002769560_59 .array/port v0x600002769560, 59;
v0x600002769560_60 .array/port v0x600002769560, 60;
v0x600002769560_61 .array/port v0x600002769560, 61;
v0x600002769560_62 .array/port v0x600002769560, 62;
E_0x6000000767c0/19 .event anyedge, v0x600002769560_59, v0x600002769560_60, v0x600002769560_61, v0x600002769560_62;
v0x600002769560_63 .array/port v0x600002769560, 63;
v0x600002769560_64 .array/port v0x600002769560, 64;
v0x600002769560_65 .array/port v0x600002769560, 65;
v0x600002769560_66 .array/port v0x600002769560, 66;
E_0x6000000767c0/20 .event anyedge, v0x600002769560_63, v0x600002769560_64, v0x600002769560_65, v0x600002769560_66;
v0x600002769560_67 .array/port v0x600002769560, 67;
v0x600002769560_68 .array/port v0x600002769560, 68;
v0x600002769560_69 .array/port v0x600002769560, 69;
v0x600002769560_70 .array/port v0x600002769560, 70;
E_0x6000000767c0/21 .event anyedge, v0x600002769560_67, v0x600002769560_68, v0x600002769560_69, v0x600002769560_70;
v0x600002769560_71 .array/port v0x600002769560, 71;
v0x600002769560_72 .array/port v0x600002769560, 72;
v0x600002769560_73 .array/port v0x600002769560, 73;
v0x600002769560_74 .array/port v0x600002769560, 74;
E_0x6000000767c0/22 .event anyedge, v0x600002769560_71, v0x600002769560_72, v0x600002769560_73, v0x600002769560_74;
v0x600002769560_75 .array/port v0x600002769560, 75;
v0x600002769560_76 .array/port v0x600002769560, 76;
v0x600002769560_77 .array/port v0x600002769560, 77;
v0x600002769560_78 .array/port v0x600002769560, 78;
E_0x6000000767c0/23 .event anyedge, v0x600002769560_75, v0x600002769560_76, v0x600002769560_77, v0x600002769560_78;
v0x600002769560_79 .array/port v0x600002769560, 79;
E_0x6000000767c0/24 .event anyedge, v0x600002769560_79;
E_0x6000000767c0 .event/or E_0x6000000767c0/0, E_0x6000000767c0/1, E_0x6000000767c0/2, E_0x6000000767c0/3, E_0x6000000767c0/4, E_0x6000000767c0/5, E_0x6000000767c0/6, E_0x6000000767c0/7, E_0x6000000767c0/8, E_0x6000000767c0/9, E_0x6000000767c0/10, E_0x6000000767c0/11, E_0x6000000767c0/12, E_0x6000000767c0/13, E_0x6000000767c0/14, E_0x6000000767c0/15, E_0x6000000767c0/16, E_0x6000000767c0/17, E_0x6000000767c0/18, E_0x6000000767c0/19, E_0x6000000767c0/20, E_0x6000000767c0/21, E_0x6000000767c0/22, E_0x6000000767c0/23, E_0x6000000767c0/24;
L_0x600002423f20 .part L_0x600003e30a80, 0, 16;
L_0x600002428640 .part L_0x600003e30af0, 0, 16;
L_0x600002424000 .part L_0x600003e30a80, 16, 16;
L_0x6000024240a0 .part L_0x600003e30af0, 16, 16;
L_0x600002424140 .part L_0x600003e30a80, 32, 16;
L_0x6000024241e0 .part L_0x600003e30af0, 32, 16;
L_0x600002424280 .part L_0x600003e30a80, 48, 16;
L_0x600002424320 .part L_0x600003e30af0, 48, 16;
L_0x6000024243c0 .part L_0x600003e30a80, 64, 16;
L_0x600002424460 .part L_0x600003e30af0, 64, 16;
L_0x600002424500 .part L_0x600003e30a80, 80, 16;
L_0x6000024245a0 .part L_0x600003e30af0, 80, 16;
L_0x600002424640 .part L_0x600003e30a80, 96, 16;
L_0x6000024246e0 .part L_0x600003e30af0, 96, 16;
L_0x600002424780 .part L_0x600003e30a80, 112, 16;
L_0x600002424820 .part L_0x600003e30af0, 112, 16;
L_0x6000024248c0 .part L_0x600003e30a80, 128, 16;
L_0x600002424960 .part L_0x600003e30af0, 128, 16;
L_0x600002424a00 .part L_0x600003e30a80, 144, 16;
L_0x600002424b40 .part L_0x600003e30af0, 144, 16;
L_0x600002424be0 .part L_0x600003e30a80, 160, 16;
L_0x600002424aa0 .part L_0x600003e30af0, 160, 16;
L_0x600002424c80 .part L_0x600003e30a80, 176, 16;
L_0x600002424d20 .part L_0x600003e30af0, 176, 16;
L_0x600002424dc0 .part L_0x600003e30a80, 192, 16;
L_0x600002424e60 .part L_0x600003e30af0, 192, 16;
L_0x600002424f00 .part L_0x600003e30a80, 208, 16;
L_0x600002424fa0 .part L_0x600003e30af0, 208, 16;
L_0x600002425040 .part L_0x600003e30a80, 224, 16;
L_0x6000024250e0 .part L_0x600003e30af0, 224, 16;
L_0x600002425180 .part L_0x600003e30a80, 240, 16;
L_0x600002425220 .part L_0x600003e30af0, 240, 16;
L_0x6000024252c0 .part v0x60000270c240_0, 120, 8;
L_0x600002425360 .part v0x60000270c240_0, 112, 8;
L_0x600002425400 .part v0x60000270c240_0, 107, 5;
L_0x6000024254a0 .part v0x60000270c240_0, 102, 5;
L_0x600002425540 .part v0x60000270c240_0, 97, 5;
L_0x6000024255e0 .part v0x60000270c240_0, 32, 16;
L_0x600002425680 .part v0x60000270c240_0, 76, 20;
L_0x600002425720 .part v0x60000270c240_0, 48, 16;
L_0x6000024257c0 .array/port v0x600002769f80, L_0x600002425860;
L_0x600002425860 .concat [ 5 2 0 0], v0x60000276a130_0, L_0x13809a848;
L_0x600002425900 .array/port v0x600002769f80, L_0x6000024259a0;
L_0x6000024259a0 .concat [ 5 2 0 0], v0x60000276a2e0_0, L_0x13809a890;
L_0x600002425a40 .cmp/eq 3, v0x600002769cb0_0, L_0x13809a8d8;
S_0x147e9b440 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076800 .param/l "i" 1 10 137, +C4<00>;
v0x600002769290_0 .array/port v0x600002769290, 0;
v0x600002769290_1 .array/port v0x600002769290, 1;
v0x600002769290_2 .array/port v0x600002769290, 2;
v0x600002769290_3 .array/port v0x600002769290, 3;
E_0x600000076880/0 .event anyedge, v0x600002769290_0, v0x600002769290_1, v0x600002769290_2, v0x600002769290_3;
v0x600002769290_4 .array/port v0x600002769290, 4;
v0x600002769290_5 .array/port v0x600002769290, 5;
v0x600002769290_6 .array/port v0x600002769290, 6;
v0x600002769290_7 .array/port v0x600002769290, 7;
E_0x600000076880/1 .event anyedge, v0x600002769290_4, v0x600002769290_5, v0x600002769290_6, v0x600002769290_7;
v0x600002769290_8 .array/port v0x600002769290, 8;
v0x600002769290_9 .array/port v0x600002769290, 9;
v0x600002769290_10 .array/port v0x600002769290, 10;
v0x600002769290_11 .array/port v0x600002769290, 11;
E_0x600000076880/2 .event anyedge, v0x600002769290_8, v0x600002769290_9, v0x600002769290_10, v0x600002769290_11;
v0x600002769290_12 .array/port v0x600002769290, 12;
v0x600002769290_13 .array/port v0x600002769290, 13;
v0x600002769290_14 .array/port v0x600002769290, 14;
v0x600002769290_15 .array/port v0x600002769290, 15;
E_0x600000076880/3 .event anyedge, v0x600002769290_12, v0x600002769290_13, v0x600002769290_14, v0x600002769290_15;
E_0x600000076880 .event/or E_0x600000076880/0, E_0x600000076880/1, E_0x600000076880/2, E_0x600000076880/3;
E_0x6000000768c0/0 .event anyedge, v0x600002769dd0_0, v0x600002769170_0, v0x600002769170_1, v0x600002769170_2;
E_0x6000000768c0/1 .event anyedge, v0x600002769170_3, v0x600002769170_4, v0x600002769170_5, v0x600002769170_6;
E_0x6000000768c0/2 .event anyedge, v0x600002769170_7, v0x600002769170_8, v0x600002769170_9, v0x600002769170_10;
E_0x6000000768c0/3 .event anyedge, v0x600002769170_11, v0x600002769170_12, v0x600002769170_13, v0x600002769170_14;
E_0x6000000768c0/4 .event anyedge, v0x600002769170_15, v0x600002769200_0, v0x600002769200_1, v0x600002769200_2;
E_0x6000000768c0/5 .event anyedge, v0x600002769200_3, v0x600002769200_4, v0x600002769200_5, v0x600002769200_6;
E_0x6000000768c0/6 .event anyedge, v0x600002769200_7, v0x600002769200_8, v0x600002769200_9, v0x600002769200_10;
E_0x6000000768c0/7 .event anyedge, v0x600002769200_11, v0x600002769200_12, v0x600002769200_13, v0x600002769200_14;
E_0x6000000768c0/8 .event anyedge, v0x600002769200_15, v0x600002769050_0;
E_0x6000000768c0 .event/or E_0x6000000768c0/0, E_0x6000000768c0/1, E_0x6000000768c0/2, E_0x6000000768c0/3, E_0x6000000768c0/4, E_0x6000000768c0/5, E_0x6000000768c0/6, E_0x6000000768c0/7, E_0x6000000768c0/8;
S_0x147e9b5b0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076900 .param/l "i" 1 10 137, +C4<01>;
S_0x147e9b720 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076980 .param/l "i" 1 10 137, +C4<010>;
S_0x147e9b890 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076a00 .param/l "i" 1 10 137, +C4<011>;
S_0x147e9ba00 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076ac0 .param/l "i" 1 10 137, +C4<0100>;
S_0x147e9bb70 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076b40 .param/l "i" 1 10 137, +C4<0101>;
S_0x147e9bce0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076bc0 .param/l "i" 1 10 137, +C4<0110>;
S_0x147e9be50 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076c40 .param/l "i" 1 10 137, +C4<0111>;
S_0x147e9bfc0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076a80 .param/l "i" 1 10 137, +C4<01000>;
S_0x147e9c130 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076d00 .param/l "i" 1 10 137, +C4<01001>;
S_0x147e9c2a0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076d80 .param/l "i" 1 10 137, +C4<01010>;
S_0x147e9c410 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076e00 .param/l "i" 1 10 137, +C4<01011>;
S_0x147e9c580 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076e80 .param/l "i" 1 10 137, +C4<01100>;
S_0x147e9c6f0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076f00 .param/l "i" 1 10 137, +C4<01101>;
S_0x147e9c860 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000076f80 .param/l "i" 1 10 137, +C4<01110>;
S_0x147e9c9d0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x147e9afc0;
 .timescale 0 0;
P_0x600000077000 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x147e6ae00;
T_2 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000270bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270bb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270b9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000270b690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000270ba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000270ba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000270ba80_0, 0;
T_2.2 ;
    %load/vec4 v0x60000270c2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000270bb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000270bb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000270bb10_0, 0;
T_2.5 ;
    %load/vec4 v0x60000270a9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000270b9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000270b9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000270b9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x60000270b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000270b720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000270ba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000270ba80_0, 0;
T_2.11 ;
    %load/vec4 v0x60000270c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x60000270c360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000270bb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000270bb10_0, 0;
T_2.14 ;
    %load/vec4 v0x60000270ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000270aa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000270b9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000270b9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x147e6ae00;
T_3 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000270bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000270b210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000270b3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000270af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270b0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000270b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270b840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000270c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270c480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000270a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270a6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270a760_0, 0;
    %fork t_1, S_0x147e6a9c0;
    %jmp t_0;
    .scope S_0x147e6a9c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002709440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002709440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002709440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270b450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002709440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270b330, 0, 4;
    %load/vec4 v0x600002709440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002709440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x147e6ae00;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000270b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000270b720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270b840_0, 0;
T_3.4 ;
    %load/vec4 v0x60000270c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x60000270c360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270c480_0, 0;
T_3.7 ;
    %load/vec4 v0x60000270ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000270aa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270ab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270b0f0_0, 0;
    %load/vec4 v0x60000270bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000270bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000270bcc0_0;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000270b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270ad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000270b960_0;
    %assign/vec4 v0x60000270af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000270b0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000270b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000270afd0_0;
    %assign/vec4 v0x60000270b210_0, 0;
    %load/vec4 v0x60000270afd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000270a6d0_0, 0;
    %load/vec4 v0x60000270afd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000270a760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000270a6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000270ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000270b3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000270b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270b450, 0, 4;
    %load/vec4 v0x60000270b210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000270b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270b330, 0, 4;
    %load/vec4 v0x60000270b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000270b3c0_0, 0;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000270ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000270b3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000270b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000270b330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000270b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000270b330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000270b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270b330, 0, 4;
    %load/vec4 v0x60000270b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000270b450, 4;
    %assign/vec4 v0x60000270b960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000270b3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000270b3c0_0, 0;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000270ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000270c090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000270a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000270ac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000270a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000270a6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000270b210_0;
    %assign/vec4 v0x60000270b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000270b840_0, 0;
    %load/vec4 v0x60000270b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000270b210_0;
    %assign/vec4 v0x60000270c240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000270c480_0, 0;
    %load/vec4 v0x60000270c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000270b210_0;
    %assign/vec4 v0x60000270a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000270ab50_0, 0;
    %load/vec4 v0x60000270aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000270a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000270b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x60000270c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000270a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000270a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000270be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270c090_0, 0;
    %load/vec4 v0x60000270b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000270bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000270bcc0_0;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000270b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270ac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000270bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000270ad90_0, 0;
    %load/vec4 v0x60000270bcc0_0;
    %assign/vec4 v0x60000270b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000270b3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000270bd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x147e73c90;
T_4 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027146c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270c870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002714750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027147e0, 4;
    %assign/vec4 v0x60000270c870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147e6eff0;
T_5 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027146c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000270cab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x60000270cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000270cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270ca20, 0, 4;
    %load/vec4 v0x60000270cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270cab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270cb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002714750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027147e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270ca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000270cab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x60000270cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x60000270cab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000270ca20, 4;
    %ix/getv/s 3, v0x60000270cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270ca20, 0, 4;
    %load/vec4 v0x60000270cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270cab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000270ca20, 4;
    %assign/vec4 v0x60000270cb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x147e1cd60;
T_6 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027146c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000270cd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x60000270cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000270cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270ccf0, 0, 4;
    %load/vec4 v0x60000270cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270cd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270ce10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002714750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027147e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270ccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000270cd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x60000270cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x60000270cd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000270ccf0, 4;
    %ix/getv/s 3, v0x60000270cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270ccf0, 0, 4;
    %load/vec4 v0x60000270cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270cd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000270ccf0, 4;
    %assign/vec4 v0x60000270ce10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x147e20760;
T_7 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027146c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000270d050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000270d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000270d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270cfc0, 0, 4;
    %load/vec4 v0x60000270d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270d050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270d0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002714750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027147e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270cfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000270d050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x60000270d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x60000270d050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000270cfc0, 4;
    %ix/getv/s 3, v0x60000270d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270cfc0, 0, 4;
    %load/vec4 v0x60000270d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270d050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000270cfc0, 4;
    %assign/vec4 v0x60000270d0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x147e0bc10;
T_8 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000270db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270dd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000270db00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000270d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000270dcb0_0;
    %assign/vec4 v0x60000270dd40_0, 0;
T_8.2 ;
    %load/vec4 v0x60000270d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x60000270d560_0;
    %assign/vec4 v0x60000270d680_0, 0;
    %load/vec4 v0x60000270d680_0;
    %assign/vec4 v0x60000270d5f0_0, 0;
    %load/vec4 v0x60000270d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x60000270d9e0_0;
    %assign/vec4 v0x60000270db00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x60000270da70_0;
    %load/vec4 v0x60000270d9e0_0;
    %add;
    %assign/vec4 v0x60000270db00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x147e19db0;
T_9 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000270f0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000270eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000270f060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000270ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000270f210_0;
    %assign/vec4 v0x60000270f2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x60000270ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000270eac0_0;
    %assign/vec4 v0x60000270ebe0_0, 0;
    %load/vec4 v0x60000270ebe0_0;
    %assign/vec4 v0x60000270eb50_0, 0;
    %load/vec4 v0x60000270ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000270ef40_0;
    %assign/vec4 v0x60000270f060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000270efd0_0;
    %load/vec4 v0x60000270ef40_0;
    %add;
    %assign/vec4 v0x60000270f060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x147e1c210;
T_10 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027006c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002700870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027001b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002700120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002700630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000027003f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000027007e0_0;
    %assign/vec4 v0x600002700870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002700360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002700090_0;
    %assign/vec4 v0x6000027001b0_0, 0;
    %load/vec4 v0x6000027001b0_0;
    %assign/vec4 v0x600002700120_0, 0;
    %load/vec4 v0x600002700240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002700510_0;
    %assign/vec4 v0x600002700630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000027005a0_0;
    %load/vec4 v0x600002700510_0;
    %add;
    %assign/vec4 v0x600002700630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x147e100b0;
T_11 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x600002701c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002701dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002701710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002701680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002701b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002701950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002701d40_0;
    %assign/vec4 v0x600002701dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000027018c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000027015f0_0;
    %assign/vec4 v0x600002701710_0, 0;
    %load/vec4 v0x600002701710_0;
    %assign/vec4 v0x600002701680_0, 0;
    %load/vec4 v0x6000027017a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002701a70_0;
    %assign/vec4 v0x600002701b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002701b00_0;
    %load/vec4 v0x600002701a70_0;
    %add;
    %assign/vec4 v0x600002701b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x147e16100;
T_12 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x600002703180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002703330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002702c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002702be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027030f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002702eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000027032a0_0;
    %assign/vec4 v0x600002703330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002702e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002702b50_0;
    %assign/vec4 v0x600002702c70_0, 0;
    %load/vec4 v0x600002702c70_0;
    %assign/vec4 v0x600002702be0_0, 0;
    %load/vec4 v0x600002702d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002702fd0_0;
    %assign/vec4 v0x6000027030f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002703060_0;
    %load/vec4 v0x600002702fd0_0;
    %add;
    %assign/vec4 v0x6000027030f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x147e97310;
T_13 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x600002704750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002704900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002704240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027041b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027046c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002704480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002704870_0;
    %assign/vec4 v0x600002704900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000027043f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002704120_0;
    %assign/vec4 v0x600002704240_0, 0;
    %load/vec4 v0x600002704240_0;
    %assign/vec4 v0x6000027041b0_0, 0;
    %load/vec4 v0x6000027042d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000027045a0_0;
    %assign/vec4 v0x6000027046c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002704630_0;
    %load/vec4 v0x6000027045a0_0;
    %add;
    %assign/vec4 v0x6000027046c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x147e91950;
T_14 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x600002705cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002705e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027057a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002705710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002705c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000027059e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002705dd0_0;
    %assign/vec4 v0x600002705e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002705950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002705680_0;
    %assign/vec4 v0x6000027057a0_0, 0;
    %load/vec4 v0x6000027057a0_0;
    %assign/vec4 v0x600002705710_0, 0;
    %load/vec4 v0x600002705830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002705b00_0;
    %assign/vec4 v0x600002705c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002705b90_0;
    %load/vec4 v0x600002705b00_0;
    %add;
    %assign/vec4 v0x600002705c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x147e8f300;
T_15 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x600002707210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027073c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002706d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002706c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002707180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002706f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002707330_0;
    %assign/vec4 v0x6000027073c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002706eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002706be0_0;
    %assign/vec4 v0x600002706d00_0, 0;
    %load/vec4 v0x600002706d00_0;
    %assign/vec4 v0x600002706c70_0, 0;
    %load/vec4 v0x600002706d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002707060_0;
    %assign/vec4 v0x600002707180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000027070f0_0;
    %load/vec4 v0x600002707060_0;
    %add;
    %assign/vec4 v0x600002707180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x147e8ce20;
T_16 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027187e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002718990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027182d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002718240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002718750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002718510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002718900_0;
    %assign/vec4 v0x600002718990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002718480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000027181b0_0;
    %assign/vec4 v0x6000027182d0_0, 0;
    %load/vec4 v0x6000027182d0_0;
    %assign/vec4 v0x600002718240_0, 0;
    %load/vec4 v0x600002718360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002718630_0;
    %assign/vec4 v0x600002718750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000027186c0_0;
    %load/vec4 v0x600002718630_0;
    %add;
    %assign/vec4 v0x600002718750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x147e8a7d0;
T_17 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x600002719d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002719ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002719830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027197a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002719cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002719a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002719e60_0;
    %assign/vec4 v0x600002719ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000027199e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002719710_0;
    %assign/vec4 v0x600002719830_0, 0;
    %load/vec4 v0x600002719830_0;
    %assign/vec4 v0x6000027197a0_0, 0;
    %load/vec4 v0x6000027198c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002719b90_0;
    %assign/vec4 v0x600002719cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002719c20_0;
    %load/vec4 v0x600002719b90_0;
    %add;
    %assign/vec4 v0x600002719cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x147e88180;
T_18 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000271b2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000271b210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000271afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000271b3c0_0;
    %assign/vec4 v0x60000271b450_0, 0;
T_18.2 ;
    %load/vec4 v0x60000271af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000271ac70_0;
    %assign/vec4 v0x60000271ad90_0, 0;
    %load/vec4 v0x60000271ad90_0;
    %assign/vec4 v0x60000271ad00_0, 0;
    %load/vec4 v0x60000271ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000271b0f0_0;
    %assign/vec4 v0x60000271b210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000271b180_0;
    %load/vec4 v0x60000271b0f0_0;
    %add;
    %assign/vec4 v0x60000271b210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x147e85b30;
T_19 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000271c870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271c360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000271c7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000271c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60000271c990_0;
    %assign/vec4 v0x60000271ca20_0, 0;
T_19.2 ;
    %load/vec4 v0x60000271c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x60000271c240_0;
    %assign/vec4 v0x60000271c360_0, 0;
    %load/vec4 v0x60000271c360_0;
    %assign/vec4 v0x60000271c2d0_0, 0;
    %load/vec4 v0x60000271c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x60000271c6c0_0;
    %assign/vec4 v0x60000271c7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x60000271c750_0;
    %load/vec4 v0x60000271c6c0_0;
    %add;
    %assign/vec4 v0x60000271c7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x147e80d20;
T_20 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000271ddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271df80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000271dd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000271db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60000271def0_0;
    %assign/vec4 v0x60000271df80_0, 0;
T_20.2 ;
    %load/vec4 v0x60000271da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60000271d7a0_0;
    %assign/vec4 v0x60000271d8c0_0, 0;
    %load/vec4 v0x60000271d8c0_0;
    %assign/vec4 v0x60000271d830_0, 0;
    %load/vec4 v0x60000271d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x60000271dc20_0;
    %assign/vec4 v0x60000271dd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x60000271dcb0_0;
    %load/vec4 v0x60000271dc20_0;
    %add;
    %assign/vec4 v0x60000271dd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x147e7e6d0;
T_21 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000271f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271ee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000271ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000271f2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000271f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000271f450_0;
    %assign/vec4 v0x60000271f4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x60000271efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000271ed00_0;
    %assign/vec4 v0x60000271ee20_0, 0;
    %load/vec4 v0x60000271ee20_0;
    %assign/vec4 v0x60000271ed90_0, 0;
    %load/vec4 v0x60000271eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000271f180_0;
    %assign/vec4 v0x60000271f2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000271f210_0;
    %load/vec4 v0x60000271f180_0;
    %add;
    %assign/vec4 v0x60000271f2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x147e7c080;
T_22 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x600002710900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002710ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027103f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002710360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002710870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002710630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002710a20_0;
    %assign/vec4 v0x600002710ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000027105a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000027102d0_0;
    %assign/vec4 v0x6000027103f0_0, 0;
    %load/vec4 v0x6000027103f0_0;
    %assign/vec4 v0x600002710360_0, 0;
    %load/vec4 v0x600002710480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002710750_0;
    %assign/vec4 v0x600002710870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000027107e0_0;
    %load/vec4 v0x600002710750_0;
    %add;
    %assign/vec4 v0x600002710870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x147e74d90;
T_23 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x600002711e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002712010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002711950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027118c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002711dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002711b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002711f80_0;
    %assign/vec4 v0x600002712010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002711b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002711830_0;
    %assign/vec4 v0x600002711950_0, 0;
    %load/vec4 v0x600002711950_0;
    %assign/vec4 v0x6000027118c0_0, 0;
    %load/vec4 v0x6000027119e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002711cb0_0;
    %assign/vec4 v0x600002711dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002711d40_0;
    %load/vec4 v0x600002711cb0_0;
    %add;
    %assign/vec4 v0x600002711dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x147e86f10;
T_24 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027146c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000270c5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x60000270c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000270c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270c510, 0, 4;
    %load/vec4 v0x60000270c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270c5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002714360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027143f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270c510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000270c5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x60000270c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x60000270c5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000270c510, 4;
    %ix/getv/s 3, v0x60000270c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270c510, 0, 4;
    %load/vec4 v0x60000270c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270c5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x147e82270;
T_25 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027146c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000270c6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x60000270c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000270c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270c630, 0, 4;
    %load/vec4 v0x60000270c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270c6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002714360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027143f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270c630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000270c6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x60000270c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x60000270c6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000270c630, 4;
    %ix/getv/s 3, v0x60000270c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270c630, 0, 4;
    %load/vec4 v0x60000270c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270c6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x147e7d5d0;
T_26 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027146c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000270c7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000270c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000270c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270c750, 0, 4;
    %load/vec4 v0x60000270c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270c7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002714360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027143f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270c750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000270c7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000270c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000270c7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000270c750, 4;
    %ix/getv/s 3, v0x60000270c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000270c750, 0, 4;
    %load/vec4 v0x60000270c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000270c7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x147e90850;
T_27 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027146c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002714990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002714090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002714a20_0;
    %assign/vec4 v0x600002714990_0, 0;
    %load/vec4 v0x600002714120_0;
    %assign/vec4 v0x600002714090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x147e90850;
T_28 ;
    %wait E_0x600000073640;
    %load/vec4 v0x600002714990_0;
    %store/vec4 v0x600002714a20_0, 0, 3;
    %load/vec4 v0x600002714090_0;
    %store/vec4 v0x600002714120_0, 0, 16;
    %load/vec4 v0x600002714990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002714900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002714bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002714a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002714120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002714bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002714a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002714120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002714090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002714120_0, 0, 16;
    %load/vec4 v0x600002713e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002714090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002714a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002714120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002714090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002714120_0, 0, 16;
    %load/vec4 v0x6000027142d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002714090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002714a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002714120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002714a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x147e9b440;
T_29 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x147e9b440;
T_30 ;
    %wait E_0x600000076880;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x147e9b5b0;
T_31 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x147e9b5b0;
T_32 ;
    %wait E_0x600000076880;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x147e9b720;
T_33 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x147e9b720;
T_34 ;
    %wait E_0x600000076880;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x147e9b890;
T_35 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x147e9b890;
T_36 ;
    %wait E_0x600000076880;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x147e9ba00;
T_37 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x147e9ba00;
T_38 ;
    %wait E_0x600000076880;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x147e9bb70;
T_39 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x147e9bb70;
T_40 ;
    %wait E_0x600000076880;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x147e9bce0;
T_41 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x147e9bce0;
T_42 ;
    %wait E_0x600000076880;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x147e9be50;
T_43 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x147e9be50;
T_44 ;
    %wait E_0x600000076880;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x147e9bfc0;
T_45 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x147e9bfc0;
T_46 ;
    %wait E_0x600000076880;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x147e9c130;
T_47 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x147e9c130;
T_48 ;
    %wait E_0x600000076880;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x147e9c2a0;
T_49 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x147e9c2a0;
T_50 ;
    %wait E_0x600000076880;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x147e9c410;
T_51 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x147e9c410;
T_52 ;
    %wait E_0x600000076880;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x147e9c580;
T_53 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x147e9c580;
T_54 ;
    %wait E_0x600000076880;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x147e9c6f0;
T_55 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x147e9c6f0;
T_56 ;
    %wait E_0x600000076880;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x147e9c860;
T_57 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x147e9c860;
T_58 ;
    %wait E_0x600000076880;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x147e9c9d0;
T_59 ;
    %wait E_0x6000000768c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002769050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002769290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x147e9c9d0;
T_60 ;
    %wait E_0x600000076880;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002768990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x147e9afc0;
T_61 ;
    %wait E_0x6000000767c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027690e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000027690e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000027690e0_0;
    %load/vec4a v0x600002769170, 4;
    %ix/getv/s 4, v0x6000027690e0_0;
    %store/vec4a v0x600002769560, 4, 0;
    %load/vec4 v0x6000027690e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027690e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002769c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002769c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027690e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000027690e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002769c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %load/vec4 v0x600002769c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002769560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %add;
    %load/vec4 v0x600002769c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002769560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002769c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002769560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002769c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002769560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002769c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000027690e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002769560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000027690e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027690e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002769c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002769c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002769560, 4;
    %store/vec4 v0x6000027694d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x147e9afc0;
T_62 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x6000027695f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002768c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002768f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002768900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002769b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027698c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002768ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002769dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002769ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000276a130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000276a2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002769050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000027693b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002768e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002769b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027698c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002768ea0_0, 0;
    %load/vec4 v0x600002769cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002768cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002768ab0_0;
    %assign/vec4 v0x600002768c60_0, 0;
    %load/vec4 v0x600002769d40_0;
    %assign/vec4 v0x600002769dd0_0, 0;
    %load/vec4 v0x600002769e60_0;
    %assign/vec4 v0x600002769ef0_0, 0;
    %load/vec4 v0x60000276a010_0;
    %assign/vec4 v0x60000276a130_0, 0;
    %load/vec4 v0x60000276a1c0_0;
    %assign/vec4 v0x60000276a2e0_0, 0;
    %load/vec4 v0x600002768fc0_0;
    %assign/vec4 v0x600002769050_0, 0;
    %load/vec4 v0x600002769320_0;
    %assign/vec4 v0x6000027693b0_0, 0;
    %load/vec4 v0x600002768d80_0;
    %assign/vec4 v0x600002768e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002768e10_0;
    %assign/vec4 v0x600002768f30_0, 0;
    %load/vec4 v0x6000027693b0_0;
    %assign/vec4 v0x600002768900_0, 0;
    %load/vec4 v0x600002769dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027698c0_0, 0;
    %load/vec4 v0x6000027693b0_0;
    %assign/vec4 v0x600002769710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002769b90_0, 0;
    %load/vec4 v0x6000027693b0_0;
    %assign/vec4 v0x600002769710_0, 0;
    %load/vec4 v0x60000276a0a0_0;
    %assign/vec4 v0x600002769a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002768990_0;
    %load/vec4 v0x600002769ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002769f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002769950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002769dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000027697a0_0;
    %load/vec4 v0x600002769ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002769f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000027694d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002769ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002769f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002768ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002769cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x147e950a0;
T_63 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x600002708cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002708b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002708bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002708360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002708c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000027083f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000027087e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002708ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002708630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000027086c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002708900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002708990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002708480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002708e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002709170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002709290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002708fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002737450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002737060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002737570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002737180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002737cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027306c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002708510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002709290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002708fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002708510_0, 0;
    %load/vec4 v0x600002709320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000027082d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000027093b0_0;
    %assign/vec4 v0x600002708b40_0, 0;
    %load/vec4 v0x6000027085a0_0;
    %assign/vec4 v0x600002708630_0, 0;
    %load/vec4 v0x600002708870_0;
    %assign/vec4 v0x600002708900_0, 0;
    %load/vec4 v0x600002708000_0;
    %assign/vec4 v0x600002708c60_0, 0;
    %load/vec4 v0x600002730630_0;
    %assign/vec4 v0x6000027083f0_0, 0;
    %load/vec4 v0x600002708750_0;
    %assign/vec4 v0x6000027087e0_0, 0;
    %load/vec4 v0x600002708a20_0;
    %assign/vec4 v0x600002708ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002708630_0;
    %assign/vec4 v0x6000027086c0_0, 0;
    %load/vec4 v0x600002708900_0;
    %assign/vec4 v0x600002708990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002708bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002708360_0, 0;
    %load/vec4 v0x600002708b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000027086c0_0;
    %assign/vec4 v0x600002737060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002737180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737330_0, 0;
    %load/vec4 v0x600002737210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002737330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002737ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002737b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002737960_0;
    %assign/vec4 v0x600002708480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002708990_0;
    %assign/vec4 v0x600002708e10_0, 0;
    %load/vec4 v0x600002708480_0;
    %assign/vec4 v0x600002709170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002709290_0, 0;
    %load/vec4 v0x600002709050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002708990_0;
    %assign/vec4 v0x600002708e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002708fc0_0, 0;
    %load/vec4 v0x600002709050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002708ea0_0;
    %assign/vec4 v0x600002708480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000027086c0_0;
    %assign/vec4 v0x600002737450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002737570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %load/vec4 v0x600002737600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002737720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002708480_0;
    %assign/vec4 v0x600002737cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027306c0_0, 0;
    %load/vec4 v0x600002737e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000027306c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027306c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000027378d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002708360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002708360_0, 0;
    %load/vec4 v0x6000027086c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000027086c0_0, 0;
    %load/vec4 v0x600002708990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002708990_0, 0;
    %load/vec4 v0x6000027083f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002708360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002708b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002708bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002708bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002708360_0, 0;
    %load/vec4 v0x600002708c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002708bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002708630_0;
    %load/vec4 v0x600002708bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000027087e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000027086c0_0, 0;
    %load/vec4 v0x600002708900_0;
    %load/vec4 v0x600002708bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002708ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002708990_0, 0;
    %load/vec4 v0x600002708b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002708510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002709320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x147e6a410;
T_64 ;
    %wait E_0x600000075bc0;
    %load/vec4 v0x6000027150e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002715050_0;
    %load/vec4 v0x600002714cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002714ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002714fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002714cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002714ea0, 4;
    %assign/vec4 v0x600002714f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x147e6a410;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002714e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002714e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002714e10_0;
    %store/vec4a v0x600002714ea0, 4, 0;
    %load/vec4 v0x600002714e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002714e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x147ea0600;
T_66 ;
    %wait E_0x600000075bc0;
    %load/vec4 v0x6000027155f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002715560_0;
    %load/vec4 v0x600002715200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027153b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000027154d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002715200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000027153b0, 4;
    %assign/vec4 v0x600002715440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x147ea0600;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002715320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002715320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002715320_0;
    %store/vec4a v0x6000027153b0, 4, 0;
    %load/vec4 v0x600002715320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002715320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x147e9a690;
T_68 ;
    %wait E_0x600000075bc0;
    %load/vec4 v0x600002715b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002715a70_0;
    %load/vec4 v0x600002715710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027158c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000027159e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002715710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000027158c0, 4;
    %assign/vec4 v0x600002715950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x147e9a690;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002715830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002715830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002715830_0;
    %store/vec4a v0x6000027158c0, 4, 0;
    %load/vec4 v0x600002715830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002715830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x147e9a970;
T_70 ;
    %wait E_0x600000075bc0;
    %load/vec4 v0x600002716010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002715f80_0;
    %load/vec4 v0x600002715c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002715dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002715ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002715c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002715dd0, 4;
    %assign/vec4 v0x600002715e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x147e9a970;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002715d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002715d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002715d40_0;
    %store/vec4a v0x600002715dd0, 4, 0;
    %load/vec4 v0x600002715d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002715d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x147e69180;
T_72 ;
    %wait E_0x600000075a80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027162e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000027162e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002717960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000027166d0_0;
    %pad/u 32;
    %load/vec4 v0x6000027162e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002717c30_0, 4, 1;
    %load/vec4 v0x600002717450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002716520_0;
    %pad/u 32;
    %load/vec4 v0x6000027162e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002717b10_0, 4, 1;
    %load/vec4 v0x600002717720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002716640_0;
    %pad/u 32;
    %load/vec4 v0x6000027162e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002717ba0_0, 4, 1;
    %load/vec4 v0x6000027681b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002768000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002716910_0;
    %pad/u 32;
    %load/vec4 v0x6000027162e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002717cc0_0, 4, 1;
    %load/vec4 v0x600002716f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002716d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002716400_0;
    %pad/u 32;
    %load/vec4 v0x6000027162e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002717a80_0, 4, 1;
    %load/vec4 v0x6000027162e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027162e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x147e69180;
T_73 ;
    %wait E_0x600000075a40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027162e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000027162e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002717c30_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002717180_0, 4, 1;
    %load/vec4 v0x600002717b10_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002717c30_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002717060_0, 4, 1;
    %load/vec4 v0x600002717ba0_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002717c30_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002717b10_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x6000027170f0_0, 4, 1;
    %load/vec4 v0x600002717cc0_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002717c30_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002717b10_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002717ba0_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002717210_0, 4, 1;
    %load/vec4 v0x600002717a80_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002717c30_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002717b10_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002717ba0_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002717cc0_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716fd0_0, 4, 1;
    %load/vec4 v0x600002717180_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000027683f0_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002717060_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000027682d0_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000027170f0_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002768360_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716370, 4, 0;
    %load/vec4 v0x600002717690_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002717210_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002768480_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716370, 4, 0;
    %load/vec4 v0x600002768120_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716a30, 4, 0;
    %load/vec4 v0x6000027681b0_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716ac0_0, 4, 1;
    %load/vec4 v0x600002768000_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002716fd0_0;
    %load/vec4 v0x6000027162e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002768240_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716370, 4, 0;
    %load/vec4 v0x600002716eb0_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716a30, 4, 0;
    %load/vec4 v0x600002716f40_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716ac0_0, 4, 1;
    %load/vec4 v0x600002716d90_0;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4a v0x600002716a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000027162e0_0;
    %store/vec4 v0x600002716880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000027162e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027162e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x147e69180;
T_74 ;
    %wait E_0x600000075bc0;
    %load/vec4 v0x6000027166d0_0;
    %assign/vec4 v0x600002716760_0, 0;
    %load/vec4 v0x600002716520_0;
    %assign/vec4 v0x6000027165b0_0, 0;
    %load/vec4 v0x600002716910_0;
    %assign/vec4 v0x6000027169a0_0, 0;
    %load/vec4 v0x600002716400_0;
    %assign/vec4 v0x600002716490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x147e69180;
T_75 ;
    %wait E_0x6000000759c0;
    %load/vec4 v0x600002716760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000027167f0, 4;
    %store/vec4 v0x6000027178d0_0, 0, 256;
    %load/vec4 v0x6000027165b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000027167f0, 4;
    %store/vec4 v0x6000027173c0_0, 0, 256;
    %load/vec4 v0x6000027169a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000027167f0, 4;
    %store/vec4 v0x600002717f00_0, 0, 256;
    %load/vec4 v0x600002716490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000027167f0, 4;
    %store/vec4 v0x600002716d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x147e6b240;
T_76 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000276e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000276c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276c3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x60000276c6c0_0;
    %assign/vec4 v0x60000276c3f0_0, 0;
    %load/vec4 v0x60000276c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x60000276c5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000276c2d0, 4;
    %assign/vec4 v0x60000276c360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x147e6b240;
T_77 ;
    %wait E_0x600000075bc0;
    %load/vec4 v0x60000276dd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x60000276dcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x60000276dc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x60000276db90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000276db00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000276c2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x147e6b240;
T_78 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000276e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276ebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000276eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000276b060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60000276d710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000276ebe0_0, 0;
    %load/vec4 v0x60000276ce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000276eb50_0, 0;
    %load/vec4 v0x60000276d710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000276b0f0_0, 0;
    %load/vec4 v0x60000276b0f0_0;
    %assign/vec4 v0x60000276b180_0, 0;
    %load/vec4 v0x60000276d5f0_0;
    %assign/vec4 v0x60000276d680_0, 0;
    %load/vec4 v0x60000276cab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000276b060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x147e6b240;
T_79 ;
    %wait E_0x600000072d40;
    %load/vec4 v0x60000276e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000276d710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000276cea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000276d3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000276ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000276d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276cf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276cf30_0, 0;
    %load/vec4 v0x60000276e370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x60000276d200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x60000276d710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x60000276d710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x60000276d3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000276d3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x60000276d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000276d440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000276d3b0_0, 0;
    %load/vec4 v0x60000276c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000276d440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000276ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000276d710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x60000276d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x60000276ce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000276ce10_0, 0;
    %load/vec4 v0x60000276ce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000276d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000276cea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000276d710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x60000276cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x60000276cea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000276cea0_0, 0;
T_79.19 ;
    %load/vec4 v0x60000276e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000276d710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x60000276d3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000276d710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000276cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000276d710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x147e9a290;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000276f720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002760120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002760480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002760510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000276f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027601b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000276f9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000276f960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000276fba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000276fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000276fd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000276efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000276ed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000276f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000276f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000276f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000276f330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000276f180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000276f2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x147e9a290;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000276f720_0;
    %inv;
    %store/vec4 v0x60000276f720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x147e9a290;
T_82 ;
    %vpi_call/w 3 75 "$display", "\000" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Random 4\303\2274 GEMM Test                               \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 79 "$display", "A = [[1,2,3,4], [5,6,7,8], [2,3,1,4], [1,1,2,2]]" {0 0 0};
    %vpi_call/w 3 80 "$display", "B = [[1,0,2,1], [0,1,1,2], [2,1,0,1], [1,2,1,0]]" {0 0 0};
    %pushi/vec4 16908289, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002714ea0, 4, 0;
    %pushi/vec4 33620224, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027153b0, 4, 0;
    %pushi/vec4 16777474, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027158c0, 4, 0;
    %pushi/vec4 66049, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002715dd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002714ea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027153b0, 4, 0;
    %pushi/vec4 67175170, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027158c0, 4, 0;
    %pushi/vec4 33685761, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002715dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000276c2d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000276c2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002760120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002760120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000072380;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002760480_0, 0, 1;
    %wait E_0x600000075bc0;
    %wait E_0x600000075bc0;
    %wait E_0x600000072380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002760480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000276f8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000276f8d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600000075bc0;
    %load/vec4 v0x600002760360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x60000276f8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000276f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000276f8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002714ea0, 4;
    %store/vec4 v0x60000276fe70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027153b0, 4;
    %store/vec4 v0x60000276ff00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027158c0, 4;
    %store/vec4 v0x600002760000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002715dd0, 4;
    %store/vec4 v0x600002760090_0, 0, 256;
    %vpi_call/w 3 116 "$display", "\000" {0 0 0};
    %vpi_call/w 3 117 "$display", "Results (C = A \303\227 B):" {0 0 0};
    %load/vec4 v0x60000276fe70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000276fe70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000276fe70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000276fe70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 118 "$display", "  Row 0: [%0d, %0d, %0d, %0d] expected [11, 13, 8, 8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000276ff00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000276ff00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000276ff00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000276ff00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 120 "$display", "  Row 1: [%0d, %0d, %0d, %0d] expected [27, 29, 24, 24]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002760000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002760000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002760000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002760000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 122 "$display", "  Row 2: [%0d, %0d, %0d, %0d] expected [8, 12, 11, 9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002760090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002760090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002760090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002760090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 124 "$display", "  Row 3: [%0d, %0d, %0d, %0d] expected [7, 7, 5, 5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000276f7b0_0, 0, 32;
    %load/vec4 v0x60000276fe70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 11, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000276fe70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000276fe70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000276fe70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x60000276f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000276f7b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x60000276ff00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 27, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000276ff00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 29, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000276ff00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000276ff00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x60000276f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000276f7b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600002760000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002760000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002760000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002760000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x60000276f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000276f7b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600002760090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 7, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002760090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002760090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002760090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x60000276f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000276f7b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 133 "$display", "\000" {0 0 0};
    %load/vec4 v0x60000276f7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 134 "$display", ">>> RANDOM GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 135 "$display", ">>> RANDOM GEMM TEST FAILED (%0d row errors) <<<", v0x60000276f7b0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_gemm_random.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
