INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/Bin2Gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bin2Gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/Bin7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bin7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/decoder_74LS138.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_74LS138
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado/Bin2Gray/Bin2Gray.srcs/sim_1/new/Bin2Gray_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bin2Gray_sim
INFO: [VRFC 10-2458] undeclared symbol A2G, assumed default net type wire [E:/vivado/Bin2Gray/Bin2Gray.srcs/sim_1/new/Bin2Gray_sim.sv:16]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [E:/vivado/Bin2Gray/Bin2Gray.srcs/sim_1/new/Bin2Gray_sim.sv:17]
INFO: [VRFC 10-2458] undeclared symbol LED, assumed default net type wire [E:/vivado/Bin2Gray/Bin2Gray.srcs/sim_1/new/Bin2Gray_sim.sv:18]
INFO: [VRFC 10-2458] undeclared symbol DP, assumed default net type wire [E:/vivado/Bin2Gray/Bin2Gray.srcs/sim_1/new/Bin2Gray_sim.sv:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Bin2Gray/Bin2Gray.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
