//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	count_atoms_per_cell

.visible .entry count_atoms_per_cell(
	.param .u64 .ptr .align 1 count_atoms_per_cell_param_0,
	.param .u64 .ptr .align 1 count_atoms_per_cell_param_1,
	.param .u64 .ptr .align 1 count_atoms_per_cell_param_2,
	.param .u32 count_atoms_per_cell_param_3,
	.param .f32 count_atoms_per_cell_param_4,
	.param .f32 count_atoms_per_cell_param_5,
	.param .f32 count_atoms_per_cell_param_6,
	.param .f32 count_atoms_per_cell_param_7,
	.param .u32 count_atoms_per_cell_param_8,
	.param .u32 count_atoms_per_cell_param_9,
	.param .u32 count_atoms_per_cell_param_10,
	.param .u64 .ptr .align 1 count_atoms_per_cell_param_11
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<15>;

	ld.param.b64 	%rd1, [count_atoms_per_cell_param_0];
	ld.param.b64 	%rd2, [count_atoms_per_cell_param_1];
	ld.param.b64 	%rd3, [count_atoms_per_cell_param_2];
	ld.param.b32 	%r9, [count_atoms_per_cell_param_3];
	ld.param.b32 	%r2, [count_atoms_per_cell_param_4];
	ld.param.b32 	%r3, [count_atoms_per_cell_param_5];
	ld.param.b32 	%r4, [count_atoms_per_cell_param_6];
	ld.param.b32 	%r5, [count_atoms_per_cell_param_7];
	ld.param.b32 	%r6, [count_atoms_per_cell_param_8];
	ld.param.b32 	%r7, [count_atoms_per_cell_param_9];
	ld.param.b32 	%r8, [count_atoms_per_cell_param_10];
	ld.param.b64 	%rd4, [count_atoms_per_cell_param_11];
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32 	%p1, %r1, %r9;
	@%p1 bra 	$L__BB0_2;
	cvta.to.global.u64 	%rd5, %rd1;
	cvta.to.global.u64 	%rd6, %rd2;
	cvta.to.global.u64 	%rd7, %rd3;
	cvta.to.global.u64 	%rd8, %rd4;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.nc.b32 	%r13, [%rd10];
	add.s64 	%rd11, %rd6, %rd9;
	ld.global.nc.b32 	%r14, [%rd11];
	add.s64 	%rd12, %rd7, %rd9;
	ld.global.nc.b32 	%r15, [%rd12];
	sub.ftz.f32 	%r16, %r13, %r2;
	div.approx.ftz.f32 	%r17, %r16, %r5;
	cvt.rmi.ftz.f32.f32 	%r18, %r17;
	cvt.rzi.ftz.s32.f32 	%r19, %r18;
	max.s32 	%r20, %r19, 0;
	add.s32 	%r21, %r6, -1;
	min.s32 	%r22, %r20, %r21;
	sub.ftz.f32 	%r23, %r14, %r3;
	div.approx.ftz.f32 	%r24, %r23, %r5;
	cvt.rmi.ftz.f32.f32 	%r25, %r24;
	cvt.rzi.ftz.s32.f32 	%r26, %r25;
	max.s32 	%r27, %r26, 0;
	add.s32 	%r28, %r7, -1;
	min.s32 	%r29, %r27, %r28;
	sub.ftz.f32 	%r30, %r15, %r4;
	div.approx.ftz.f32 	%r31, %r30, %r5;
	cvt.rmi.ftz.f32.f32 	%r32, %r31;
	cvt.rzi.ftz.s32.f32 	%r33, %r32;
	max.s32 	%r34, %r33, 0;
	add.s32 	%r35, %r8, -1;
	min.s32 	%r36, %r34, %r35;
	mad.lo.s32 	%r37, %r36, %r7, %r29;
	mad.lo.s32 	%r38, %r37, %r6, %r22;
	mul.wide.s32 	%rd13, %r38, 4;
	add.s64 	%rd14, %rd8, %rd13;
	atom.global.add.u32 	%r39, [%rd14], 1;
$L__BB0_2:
	ret;

}
	// .globl	fill_grid_cells
.visible .entry fill_grid_cells(
	.param .u64 .ptr .align 1 fill_grid_cells_param_0,
	.param .u64 .ptr .align 1 fill_grid_cells_param_1,
	.param .u64 .ptr .align 1 fill_grid_cells_param_2,
	.param .u32 fill_grid_cells_param_3,
	.param .f32 fill_grid_cells_param_4,
	.param .f32 fill_grid_cells_param_5,
	.param .f32 fill_grid_cells_param_6,
	.param .f32 fill_grid_cells_param_7,
	.param .u32 fill_grid_cells_param_8,
	.param .u32 fill_grid_cells_param_9,
	.param .u32 fill_grid_cells_param_10,
	.param .u64 .ptr .align 1 fill_grid_cells_param_11,
	.param .u64 .ptr .align 1 fill_grid_cells_param_12,
	.param .u64 .ptr .align 1 fill_grid_cells_param_13
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<42>;
	.reg .b64 	%rd<24>;

	ld.param.b64 	%rd2, [fill_grid_cells_param_1];
	ld.param.b32 	%r9, [fill_grid_cells_param_3];
	ld.param.b32 	%r2, [fill_grid_cells_param_4];
	ld.param.b32 	%r3, [fill_grid_cells_param_5];
	ld.param.b32 	%r4, [fill_grid_cells_param_6];
	ld.param.b32 	%r5, [fill_grid_cells_param_7];
	ld.param.b32 	%r6, [fill_grid_cells_param_8];
	ld.param.b32 	%r7, [fill_grid_cells_param_9];
	ld.param.b32 	%r8, [fill_grid_cells_param_10];
	ld.param.b64 	%rd4, [fill_grid_cells_param_11];
	ld.param.b64 	%rd5, [fill_grid_cells_param_12];
	ld.param.b64 	%rd6, [fill_grid_cells_param_13];
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32 	%p1, %r1, %r9;
	@%p1 bra 	$L__BB1_2;
	ld.param.b64 	%rd23, [fill_grid_cells_param_2];
	ld.param.b64 	%rd22, [fill_grid_cells_param_0];
	cvta.to.global.u64 	%rd7, %rd22;
	cvta.to.global.u64 	%rd8, %rd2;
	cvta.to.global.u64 	%rd9, %rd23;
	cvta.to.global.u64 	%rd10, %rd6;
	cvta.to.global.u64 	%rd11, %rd4;
	cvta.to.global.u64 	%rd12, %rd5;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd7, %rd13;
	ld.global.nc.b32 	%r13, [%rd14];
	add.s64 	%rd15, %rd8, %rd13;
	ld.global.nc.b32 	%r14, [%rd15];
	add.s64 	%rd16, %rd9, %rd13;
	ld.global.nc.b32 	%r15, [%rd16];
	sub.ftz.f32 	%r16, %r13, %r2;
	div.approx.ftz.f32 	%r17, %r16, %r5;
	cvt.rmi.ftz.f32.f32 	%r18, %r17;
	cvt.rzi.ftz.s32.f32 	%r19, %r18;
	max.s32 	%r20, %r19, 0;
	add.s32 	%r21, %r6, -1;
	min.s32 	%r22, %r20, %r21;
	sub.ftz.f32 	%r23, %r14, %r3;
	div.approx.ftz.f32 	%r24, %r23, %r5;
	cvt.rmi.ftz.f32.f32 	%r25, %r24;
	cvt.rzi.ftz.s32.f32 	%r26, %r25;
	max.s32 	%r27, %r26, 0;
	add.s32 	%r28, %r7, -1;
	min.s32 	%r29, %r27, %r28;
	sub.ftz.f32 	%r30, %r15, %r4;
	div.approx.ftz.f32 	%r31, %r30, %r5;
	cvt.rmi.ftz.f32.f32 	%r32, %r31;
	cvt.rzi.ftz.s32.f32 	%r33, %r32;
	max.s32 	%r34, %r33, 0;
	add.s32 	%r35, %r8, -1;
	min.s32 	%r36, %r34, %r35;
	mad.lo.s32 	%r37, %r36, %r7, %r29;
	mad.lo.s32 	%r38, %r37, %r6, %r22;
	mul.wide.s32 	%rd17, %r38, 4;
	add.s64 	%rd18, %rd10, %rd17;
	atom.global.add.u32 	%r39, [%rd18], 1;
	add.s64 	%rd19, %rd11, %rd17;
	ld.global.nc.b32 	%r40, [%rd19];
	add.s32 	%r41, %r40, %r39;
	mul.wide.s32 	%rd20, %r41, 4;
	add.s64 	%rd21, %rd12, %rd20;
	st.global.b32 	[%rd21], %r1;
$L__BB1_2:
	ret;

}
	// .globl	surface_accessibility_kernel
.visible .entry surface_accessibility_kernel(
	.param .u64 .ptr .align 1 surface_accessibility_kernel_param_0,
	.param .u64 .ptr .align 1 surface_accessibility_kernel_param_1,
	.param .u64 .ptr .align 1 surface_accessibility_kernel_param_2,
	.param .u64 .ptr .align 1 surface_accessibility_kernel_param_3,
	.param .u32 surface_accessibility_kernel_param_4,
	.param .u32 surface_accessibility_kernel_param_5,
	.param .f32 surface_accessibility_kernel_param_6,
	.param .f32 surface_accessibility_kernel_param_7,
	.param .f32 surface_accessibility_kernel_param_8,
	.param .f32 surface_accessibility_kernel_param_9,
	.param .f32 surface_accessibility_kernel_param_10,
	.param .u32 surface_accessibility_kernel_param_11,
	.param .u32 surface_accessibility_kernel_param_12,
	.param .u32 surface_accessibility_kernel_param_13,
	.param .u64 .ptr .align 1 surface_accessibility_kernel_param_14,
	.param .u64 .ptr .align 1 surface_accessibility_kernel_param_15,
	.param .u64 .ptr .align 1 surface_accessibility_kernel_param_16,
	.param .u64 .ptr .align 1 surface_accessibility_kernel_param_17
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<139>;
	.reg .b64 	%rd<38>;

	ld.param.b64 	%rd11, [surface_accessibility_kernel_param_0];
	ld.param.b64 	%rd12, [surface_accessibility_kernel_param_1];
	ld.param.b64 	%rd13, [surface_accessibility_kernel_param_2];
	ld.param.b64 	%rd14, [surface_accessibility_kernel_param_3];
	ld.param.b32 	%r46, [surface_accessibility_kernel_param_4];
	ld.param.b32 	%r39, [surface_accessibility_kernel_param_7];
	ld.param.b32 	%r40, [surface_accessibility_kernel_param_8];
	ld.param.b32 	%r41, [surface_accessibility_kernel_param_9];
	ld.param.b32 	%r42, [surface_accessibility_kernel_param_10];
	ld.param.b32 	%r43, [surface_accessibility_kernel_param_11];
	ld.param.b64 	%rd7, [surface_accessibility_kernel_param_14];
	ld.param.b64 	%rd8, [surface_accessibility_kernel_param_15];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd12;
	cvta.to.global.u64 	%rd4, %rd11;
	mov.u32 	%r47, %ctaid.x;
	mov.u32 	%r48, %ntid.x;
	mov.u32 	%r49, %tid.x;
	mad.lo.s32 	%r1, %r47, %r48, %r49;
	setp.ge.s32 	%p4, %r1, %r46;
	@%p4 bra 	$L__BB2_19;
	ld.param.b32 	%r129, [surface_accessibility_kernel_param_13];
	ld.param.b32 	%r125, [surface_accessibility_kernel_param_12];
	ld.param.b32 	%r123, [surface_accessibility_kernel_param_6];
	ld.param.b32 	%r119, [surface_accessibility_kernel_param_5];
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.b32 	%r2, [%rd16];
	add.s64 	%rd17, %rd3, %rd15;
	ld.global.nc.b32 	%r3, [%rd17];
	add.s64 	%rd18, %rd2, %rd15;
	ld.global.nc.b32 	%r4, [%rd18];
	add.s64 	%rd19, %rd1, %rd15;
	ld.global.nc.b32 	%r51, [%rd19];
	add.ftz.f32 	%r5, %r123, %r51;
	sub.ftz.f32 	%r52, %r2, %r39;
	div.approx.ftz.f32 	%r53, %r52, %r42;
	cvt.rmi.ftz.f32.f32 	%r54, %r53;
	cvt.rzi.ftz.s32.f32 	%r55, %r54;
	max.s32 	%r56, %r55, 0;
	add.s32 	%r57, %r43, -1;
	min.s32 	%r58, %r56, %r57;
	sub.ftz.f32 	%r59, %r3, %r40;
	div.approx.ftz.f32 	%r60, %r59, %r42;
	cvt.rmi.ftz.f32.f32 	%r61, %r60;
	cvt.rzi.ftz.s32.f32 	%r62, %r61;
	max.s32 	%r63, %r62, 0;
	add.s32 	%r64, %r125, -1;
	min.s32 	%r65, %r63, %r64;
	sub.ftz.f32 	%r66, %r4, %r41;
	div.approx.ftz.f32 	%r67, %r66, %r42;
	cvt.rmi.ftz.f32.f32 	%r68, %r67;
	cvt.rzi.ftz.s32.f32 	%r69, %r68;
	max.s32 	%r70, %r69, 0;
	add.s32 	%r71, %r129, -1;
	min.s32 	%r72, %r70, %r71;
	mad.lo.s32 	%r73, %r72, %r125, %r65;
	mad.lo.s32 	%r6, %r73, %r43, %r58;
	setp.lt.s32 	%p5, %r119, 1;
	mov.b32 	%r138, 0f00000000;
	@%p5 bra 	$L__BB2_17;
	ld.param.b32 	%r126, [surface_accessibility_kernel_param_12];
	cvta.to.global.u64 	%rd5, %rd7;
	cvta.to.global.u64 	%rd6, %rd8;
	mul.lo.s32 	%r75, %r126, %r43;
	div.s32 	%r7, %r6, %r75;
	div.s32 	%r76, %r6, %r43;
	rem.s32 	%r8, %r76, %r126;
	mul.lo.s32 	%r77, %r76, %r43;
	sub.s32 	%r9, %r6, %r77;
	mov.b32 	%r131, 0;
	mov.b32 	%r132, %r131;
$L__BB2_3:
	ld.param.b32 	%r120, [surface_accessibility_kernel_param_5];
	cvt.rn.f32.u32 	%r79, %r131;
	add.ftz.f32 	%r80, %r79, %r79;
	cvt.rn.f32.u32 	%r81, %r120;
	add.ftz.f32 	%r82, %r81, 0fBF800000;
	div.approx.ftz.f32 	%r83, %r80, %r82;
	mov.b32 	%r84, 0f3F800000;
	sub.ftz.f32 	%r85, %r84, %r83;
	mul.ftz.f32 	%r86, %r85, %r85;
	sub.ftz.f32 	%r87, %r84, %r86;
	sqrt.approx.ftz.f32 	%r88, %r87;
	mul.ftz.f32 	%r89, %r79, 0f40C90FDB;
	mov.b32 	%r90, 0f3FCF1BBD;
	div.approx.ftz.f32 	%r91, %r89, %r90;
	cos.approx.ftz.f32 	%r92, %r91;
	mul.ftz.f32 	%r93, %r88, %r92;
	sin.approx.ftz.f32 	%r94, %r91;
	mul.ftz.f32 	%r95, %r88, %r94;
	fma.rn.ftz.f32 	%r12, %r5, %r93, %r2;
	fma.rn.ftz.f32 	%r13, %r5, %r85, %r3;
	fma.rn.ftz.f32 	%r14, %r5, %r95, %r4;
	mov.b32 	%r133, -1;
$L__BB2_4:
	ld.param.b32 	%r130, [surface_accessibility_kernel_param_13];
	ld.param.b32 	%r127, [surface_accessibility_kernel_param_12];
	add.s32 	%r97, %r133, %r7;
	setp.lt.s32 	%p6, %r97, 0;
	setp.ge.s32 	%p7, %r97, %r130;
	or.pred 	%p1, %p6, %p7;
	mul.lo.s32 	%r16, %r97, %r127;
	mov.b32 	%r134, -1;
$L__BB2_5:
	ld.param.b32 	%r128, [surface_accessibility_kernel_param_12];
	add.s32 	%r99, %r134, %r8;
	setp.lt.s32 	%p8, %r99, 0;
	setp.ge.s32 	%p9, %r99, %r128;
	or.pred 	%p2, %p8, %p9;
	add.s32 	%r100, %r99, %r16;
	mul.lo.s32 	%r18, %r100, %r43;
	mov.b32 	%r135, -1;
$L__BB2_6:
	mov.b32 	%r19, %r135;
	add.s32 	%r20, %r19, %r9;
	setp.lt.s32 	%p11, %r20, 0;
	setp.ge.s32 	%p12, %r20, %r43;
	or.pred 	%p13, %p11, %p12;
	or.pred 	%p14, %p13, %p2;
	or.pred 	%p15, %p14, %p1;
	mov.pred 	%p10, -1;
	mov.pred 	%p32, %p10;
	@%p15 bra 	$L__BB2_12;
	add.s32 	%r101, %r20, %r18;
	mul.wide.s32 	%rd20, %r101, 4;
	add.s64 	%rd21, %rd5, %rd20;
	ld.global.nc.b32 	%r137, [%rd21];
	ld.global.nc.b32 	%r22, [%rd21+4];
	setp.ge.s32 	%p17, %r137, %r22;
	@%p17 bra 	$L__BB2_12;
	sub.s32 	%r136, %r137, %r22;
$L__BB2_9:
	mul.wide.s32 	%rd22, %r137, 4;
	add.s64 	%rd23, %rd6, %rd22;
	ld.global.nc.b32 	%r26, [%rd23];
	setp.eq.s32 	%p18, %r26, %r1;
	@%p18 bra 	$L__BB2_11;
	ld.param.b32 	%r124, [surface_accessibility_kernel_param_6];
	mul.wide.s32 	%rd24, %r26, 4;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.b32 	%r102, [%rd25];
	add.s64 	%rd26, %rd3, %rd24;
	ld.global.nc.b32 	%r103, [%rd26];
	add.s64 	%rd27, %rd2, %rd24;
	ld.global.nc.b32 	%r104, [%rd27];
	add.s64 	%rd28, %rd1, %rd24;
	ld.global.nc.b32 	%r105, [%rd28];
	add.ftz.f32 	%r106, %r124, %r105;
	sub.ftz.f32 	%r107, %r12, %r102;
	sub.ftz.f32 	%r108, %r13, %r103;
	sub.ftz.f32 	%r109, %r14, %r104;
	mul.ftz.f32 	%r110, %r108, %r108;
	fma.rn.ftz.f32 	%r111, %r107, %r107, %r110;
	fma.rn.ftz.f32 	%r112, %r109, %r109, %r111;
	mul.ftz.f32 	%r113, %r106, %r106;
	setp.lt.ftz.f32 	%p20, %r112, %r113;
	mov.pred 	%p32, 0;
	@%p20 bra 	$L__BB2_12;
$L__BB2_11:
	add.s32 	%r137, %r137, 1;
	add.s32 	%r136, %r136, 1;
	setp.ne.s32 	%p22, %r136, 0;
	mov.pred 	%p32, %p10;
	@%p22 bra 	$L__BB2_9;
$L__BB2_12:
	add.s32 	%r135, %r19, 1;
	setp.lt.s32 	%p23, %r19, 1;
	and.pred 	%p24, %p32, %p23;
	@%p24 bra 	$L__BB2_6;
	add.s32 	%r30, %r134, 1;
	setp.lt.s32 	%p25, %r134, 1;
	and.pred 	%p26, %p32, %p25;
	mov.b32 	%r134, %r30;
	@%p26 bra 	$L__BB2_5;
	add.s32 	%r31, %r133, 1;
	setp.lt.s32 	%p27, %r133, 1;
	and.pred 	%p28, %p32, %p27;
	mov.b32 	%r133, %r31;
	@%p28 bra 	$L__BB2_4;
	ld.param.b32 	%r121, [surface_accessibility_kernel_param_5];
	selp.b32 	%r114, 1, 0, %p32;
	add.s32 	%r132, %r132, %r114;
	add.s32 	%r131, %r131, 1;
	setp.ne.s32 	%p29, %r131, %r121;
	@%p29 bra 	$L__BB2_3;
	cvt.rn.f32.u32 	%r138, %r132;
$L__BB2_17:
	ld.param.b64 	%rd36, [surface_accessibility_kernel_param_17];
	ld.param.b64 	%rd35, [surface_accessibility_kernel_param_16];
	ld.param.b32 	%r122, [surface_accessibility_kernel_param_5];
	cvt.rn.f32.s32 	%r115, %r122;
	div.approx.ftz.f32 	%r36, %r138, %r115;
	mul.ftz.f32 	%r116, %r5, 0f41490FDB;
	mul.ftz.f32 	%r117, %r5, %r116;
	mul.ftz.f32 	%r118, %r117, %r36;
	cvta.to.global.u64 	%rd29, %rd35;
	mul.wide.s32 	%rd30, %r1, 4;
	add.s64 	%rd31, %rd29, %rd30;
	st.global.b32 	[%rd31], %r118;
	setp.eq.s64 	%p30, %rd36, 0;
	@%p30 bra 	$L__BB2_19;
	ld.param.b64 	%rd37, [surface_accessibility_kernel_param_17];
	cvt.s64.s32 	%rd32, %r1;
	setp.gt.ftz.f32 	%p31, %r36, 0f3DCCCCCD;
	selp.b16 	%rs1, 1, 0, %p31;
	cvta.to.global.u64 	%rd33, %rd37;
	add.s64 	%rd34, %rd33, %rd32;
	st.global.b8 	[%rd34], %rs1;
$L__BB2_19:
	ret;

}
