#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct  5 17:35:32 2021
# Process ID: 1392
# Current directory: D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13128 D:\2021-fall\Single Cycle Processor Designed in verilog\project\Single Cycle Processor\Single Cycle Processor.xpr
# Log file: D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor/vivado.log
# Journal file: D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor/Single Cycle Processor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 665.902 ; gain = 87.520
update_compile_order -fileset sources_1
close [ open {D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor/Single Cycle Processor.srcs/sources_1/new/register_file.v} w ]
add_files {{D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor/Single Cycle Processor.srcs/sources_1/new/register_file.v}}
update_compile_order -fileset sources_1
close [ open {D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor/Single Cycle Processor.srcs/sources_1/new/top_single_cycle_CPU.v} w ]
add_files {{D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor/Single Cycle Processor.srcs/sources_1/new/top_single_cycle_CPU.v}}
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  5 21:15:38 2021...
