Loading db file '/home/user26/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'
Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : FloatingPointAdder
Version: U-2022.12-SP7
Date   : Wed Dec 13 20:08:24 2023
****************************************


Library(s) Used:

    saed90nm_typ_ht (File: /home/user26/Downloads/Lab4/ref/models/saed90nm_typ_ht.db)


Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
FloatingPointAdder     35000             saed90nm_typ_ht
CarryBypass_Adder_0    8000              saed90nm_typ_ht
Ripple4bit_0           8000              saed90nm_typ_ht
CarryBypass_Adder_1    8000              saed90nm_typ_ht
CarryBypass_Adder_2    8000              saed90nm_typ_ht
Ripple4bit_1           8000              saed90nm_typ_ht
Ripple4bit_2           8000              saed90nm_typ_ht
Ripple4bit_3           8000              saed90nm_typ_ht
Ripple4bit_4           8000              saed90nm_typ_ht
Ripple4bit_5           8000              saed90nm_typ_ht
Ripple4bit_6           8000              saed90nm_typ_ht
Ripple4bit_7           8000              saed90nm_typ_ht
Ripple4bit_8           8000              saed90nm_typ_ht
Ripple4bit_9           8000              saed90nm_typ_ht
Ripple4bit_10          8000              saed90nm_typ_ht
Ripple4bit_11          8000              saed90nm_typ_ht
Ripple4bit_12          8000              saed90nm_typ_ht
Ripple4bit_13          8000              saed90nm_typ_ht
Ripple4bit_14          8000              saed90nm_typ_ht
Ripple4bit_15          8000              saed90nm_typ_ht
Ripple4bit_16          8000              saed90nm_typ_ht
Ripple4bit_17          8000              saed90nm_typ_ht
Ripple4bit_18          8000              saed90nm_typ_ht
Ripple4bit_19          8000              saed90nm_typ_ht
Ripple4bit_20          8000              saed90nm_typ_ht
Ripple4bit_21          8000              saed90nm_typ_ht
Ripple4bit_22          8000              saed90nm_typ_ht
Ripple4bit_23          8000              saed90nm_typ_ht
FloatingPointAdder_DW01_sub_0
                       8000              saed90nm_typ_ht
FloatingPointAdder_DW01_sub_1
                       8000              saed90nm_typ_ht
FloatingPointAdder_DW_rash_0
                       8000              saed90nm_typ_ht
FloatingPointAdder_DW_rash_1
                       8000              saed90nm_typ_ht
FloatingPointAdder_DW01_sub_3
                       8000              saed90nm_typ_ht
FloatingPointAdder_DW01_sub_4
                       8000              saed90nm_typ_ht


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 342.5948 uW   (80%)
  Net Switching Power  =  87.3925 uW   (20%)
                         ---------
Total Dynamic Power    = 429.9873 uW  (100%)

Cell Leakage Power     = 305.1776 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         1.3360            1.3522        2.4287e+07           26.9752  (   3.67%)
combinational    341.2588           86.0402        2.8089e+08          708.1893  (  96.33%)
--------------------------------------------------------------------------------------------------
Total            342.5949 uW        87.3924 uW     3.0518e+08 pW       735.1646 uW
1
