# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
# File: D:\Q9\Quartus II 9.0\project\Clock_on_FPGA\Clock_on_FPGA.csv
# Generated on: Mon Apr 03 10:47:56 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Group
audio_en,Output,
clk_in,Input,
hour_lower[3],Output,hour_lower[3..0]
hour_lower[2],Output,hour_lower[3..0]
hour_lower[1],Output,hour_lower[3..0]
hour_lower[0],Output,hour_lower[3..0]
hour_upper[3],Output,hour_upper[3..0]
hour_upper[2],Output,hour_upper[3..0]
hour_upper[1],Output,hour_upper[3..0]
hour_upper[0],Output,hour_upper[3..0]
min_lower[3],Output,min_lower[3..0]
min_lower[2],Output,min_lower[3..0]
min_lower[1],Output,min_lower[3..0]
min_lower[0],Output,min_lower[3..0]
min_upper[3],Output,min_upper[3..0]
min_upper[2],Output,min_upper[3..0]
min_upper[1],Output,min_upper[3..0]
min_upper[0],Output,min_upper[3..0]
sec_lower_7[6],Output,sec_lower_7[6..0]
sec_lower_7[5],Output,sec_lower_7[6..0]
sec_lower_7[4],Output,sec_lower_7[6..0]
sec_lower_7[3],Output,sec_lower_7[6..0]
sec_lower_7[2],Output,sec_lower_7[6..0]
sec_lower_7[1],Output,sec_lower_7[6..0]
sec_lower_7[0],Output,sec_lower_7[6..0]
sec_upper[3],Output,sec_upper[3..0]
sec_upper[2],Output,sec_upper[3..0]
sec_upper[1],Output,sec_upper[3..0]
sec_upper[0],Output,sec_upper[3..0]
set,Input,
state,Input,
switch[1],Input,switch[1..0]
switch[0],Input,switch[1..0]
TCK,Input,
TDI,Input,
TDO,Output,
TMS,Input,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
,Unknown,
