{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709312571194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709312571204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 18:02:51 2024 " "Processing started: Fri Mar 01 18:02:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709312571204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312571204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_minibot -c DE0_minibot " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_minibot -c DE0_minibot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312571204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709312571798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709312571798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/spi_slave.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312581977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312581977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "odometer.sv 1 1 " "Found 1 design units, including 1 entities, in source file odometer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 odometer " "Found entity 1: odometer" {  } { { "odometer.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/odometer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312581977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312581977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312581987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312581987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_minibot.sv(152) " "Verilog HDL warning at DE0_minibot.sv(152): extended using \"x\" or \"z\"" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1709312581997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_minibot.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_minibot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_minibot " "Found entity 1: DE0_minibot" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312581997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312581997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_minibot " "Elaborating entity \"DE0_minibot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709312582057 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DE0_minibot.sv(68) " "Output port \"LED\" at DE0_minibot.sv(68) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_minibot.sv(74) " "Output port \"DRAM_ADDR\" at DE0_minibot.sv(74) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE0_minibot.sv(75) " "Output port \"DRAM_BA\" at DE0_minibot.sv(75) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE0_minibot.sv(81) " "Output port \"DRAM_DQM\" at DE0_minibot.sv(81) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_minibot.sv(76) " "Output port \"DRAM_CAS_N\" at DE0_minibot.sv(76) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_minibot.sv(77) " "Output port \"DRAM_CKE\" at DE0_minibot.sv(77) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_minibot.sv(78) " "Output port \"DRAM_CLK\" at DE0_minibot.sv(78) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_minibot.sv(79) " "Output port \"DRAM_CS_N\" at DE0_minibot.sv(79) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_minibot.sv(82) " "Output port \"DRAM_RAS_N\" at DE0_minibot.sv(82) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_minibot.sv(83) " "Output port \"DRAM_WE_N\" at DE0_minibot.sv(83) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_minibot.sv(86) " "Output port \"EPCS_ASDO\" at DE0_minibot.sv(86) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_minibot.sv(88) " "Output port \"EPCS_DCLK\" at DE0_minibot.sv(88) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_minibot.sv(89) " "Output port \"EPCS_NCSO\" at DE0_minibot.sv(89) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_minibot.sv(92) " "Output port \"I2C_SCLK\" at DE0_minibot.sv(92) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_minibot.sv(96) " "Output port \"ADC_CS_N\" at DE0_minibot.sv(96) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_minibot.sv(97) " "Output port \"ADC_SADDR\" at DE0_minibot.sv(97) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_minibot.sv(98) " "Output port \"ADC_SCLK\" at DE0_minibot.sv(98) has no driver" {  } { { "DE0_minibot.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312582067 "|DE0_minibot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_inst " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_inst\"" {  } { { "DE0_minibot.sv" "spi_slave_inst" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312582107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder1 " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder1\"" {  } { { "DE0_minibot.sv" "encoder1" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312582127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 encoder.sv(41) " "Verilog HDL assignment warning at encoder.sv(41): truncated value with size 32 to match size of target (16)" {  } { { "encoder.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/encoder.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709312582127 "|DE0_minibot|encoder:encoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 encoder.sv(46) " "Verilog HDL assignment warning at encoder.sv(46): truncated value with size 32 to match size of target (16)" {  } { { "encoder.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/encoder.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709312582127 "|DE0_minibot|encoder:encoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 encoder.sv(51) " "Verilog HDL assignment warning at encoder.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "encoder.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/encoder.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709312582127 "|DE0_minibot|encoder:encoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 encoder.sv(56) " "Verilog HDL assignment warning at encoder.sv(56): truncated value with size 32 to match size of target (16)" {  } { { "encoder.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/encoder.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709312582127 "|DE0_minibot|encoder:encoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odometer odometer:odo1 " "Elaborating entity \"odometer\" for hierarchy \"odometer:odo1\"" {  } { { "DE0_minibot.sv" "odo1" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312582137 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "DE0_minibot.sv" "reset" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709312582217 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1709312582217 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "DE0_minibot.sv" "reset" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.sv" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709312582217 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1709312582217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4b24 " "Found entity 1: altsyncram_4b24" {  } { { "db/altsyncram_4b24.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/altsyncram_4b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312584085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312584085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312584363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312584363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312584493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312584493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bgi " "Found entity 1: cntr_bgi" {  } { { "db/cntr_bgi.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/cntr_bgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312584703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312584703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312584763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312584763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312584873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312584873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312585023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312585023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312585083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312585083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312585183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312585183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312585253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312585253 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312585777 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709312585887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.01.18:03:10 Progress: Loading sld0d4166f7/alt_sld_fab_wrapper_hw.tcl " "2024.03.01.18:03:10 Progress: Loading sld0d4166f7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312590262 ""}
{ "Error" "ESCI_EXT_PROC_ERROR_MSG" "Factory com.altera.sopcmodel.components.tclmodule.TclModuleFactory reading C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/ip/sld0d4166f7/alt_sld_fab_wrapper_hw.tcl exception com.altera.utilities.FileUtilities\$AlteraIpException: C:\\Users\\kneip\\OneDrive\\Bureau\\Cours\\Projet Mécatro\\Code\\Bot_annick\\system_verilog\\DE0-minibot\\DEO\\db\\ip\\sld0d4166f7\\alt_sld_fab_wrapper_hw.tcl " "Factory com.altera.sopcmodel.components.tclmodule.TclModuleFactory reading C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/ip/sld0d4166f7/alt_sld_fab_wrapper_hw.tcl exception com.altera.utilities.FileUtilities\$AlteraIpException: C:\\Users\\kneip\\OneDrive\\Bureau\\Cours\\Projet Mécatro\\Code\\Bot_annick\\system_verilog\\DE0-minibot\\DEO\\db\\ip\\sld0d4166f7\\alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11176 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312590272 ""}
{ "Error" "ESCI_EXT_PROC_ERROR_MSG" "No component alt_sld_fab in C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/ip/sld0d4166f7/alt_sld_fab_wrapper_hw.tcl " "No component alt_sld_fab in C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/db/ip/sld0d4166f7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11176 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312590272 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709312590955 ""}
{ "Error" "EVRFX_CANT_OPEN_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ " "Can't open VHDL or Verilog HDL file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\"" {  } {  } 0 10002 "Can't open VHDL or Verilog HDL file \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312591105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312591105 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312591115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312591115 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312591115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312591115 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312591115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312591115 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312591125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312591125 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312591125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312591125 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.map.smsg " "Generated suppressed messages file C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-minibot/DEO/DE0_minibot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312591235 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709312591816 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 01 18:03:11 2024 " "Processing ended: Fri Mar 01 18:03:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709312591816 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709312591816 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709312591816 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312591816 ""}
