// Seed: 4132000966
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output uwire id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output supply0 id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd16
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  input wire id_2;
  inout supply1 id_1;
  logic [7:0] id_4, id_5;
  assign id_5 = id_1++;
  assign id_4 = id_2;
  supply0 id_6 = id_2#(.id_2(1'b0));
  localparam id_7 = 1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_1,
      id_2,
      id_1
  );
  assign id_5[-1] = -1;
  assign id_6 = -1;
  logic [id_3 : -1] id_8;
  ;
endmodule
