; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@assertFunc_3 = internal constant [8 x i8] c"unknown\00"
@assertFile_3 = internal constant [74 x i8] c"inductor_cache/or/cor6fixcbjnb3433zf5wc63ynlhrbewyspnouiregpes2kuq6ct7.py\00"
@assertMessage_3 = internal constant [37 x i8] c"index out of bounds: 0 <= tmp27 < 13\00"
@assertFunc_2 = internal constant [8 x i8] c"unknown\00"
@assertFile_2 = internal constant [74 x i8] c"inductor_cache/or/cor6fixcbjnb3433zf5wc63ynlhrbewyspnouiregpes2kuq6ct7.py\00"
@assertMessage_2 = internal constant [37 x i8] c"index out of bounds: 0 <= tmp19 < 32\00"
@assertFunc_1 = internal constant [8 x i8] c"unknown\00"
@assertFile_1 = internal constant [74 x i8] c"inductor_cache/or/cor6fixcbjnb3433zf5wc63ynlhrbewyspnouiregpes2kuq6ct7.py\00"
@assertMessage_1 = internal constant [36 x i8] c"index out of bounds: 0 <= tmp11 < 7\00"
@assertFunc_0 = internal constant [8 x i8] c"unknown\00"
@assertFile_0 = internal constant [74 x i8] c"inductor_cache/or/cor6fixcbjnb3433zf5wc63ynlhrbewyspnouiregpes2kuq6ct7.py\00"
@assertMessage_0 = internal constant [36 x i8] c"index out of bounds: 0 <= tmp4 < 24\00"

; Function Attrs: noreturn
declare !dbg !7 void @__assertfail(ptr, ptr, i32, ptr, i64) local_unnamed_addr #0

define void @triton_poi_fused_add_embedding_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !11 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !12
  %9 = shl i32 %8, 7, !dbg !13
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !14
  %11 = and i32 %10, 127, !dbg !14
  %12 = or disjoint i32 %9, %11, !dbg !15
  %13 = icmp slt i32 %12, 256, !dbg !16
  %.frozen = freeze i32 %12, !dbg !17
  %14 = sdiv i32 %.frozen, 4, !dbg !17
  %15 = srem i32 %14, 4, !dbg !18
  %16 = sdiv i32 %12, 16, !dbg !19
  %17 = shl nsw i32 %16, 4, !dbg !20
  %18 = add i32 %17, %15, !dbg !21
  %19 = add i32 %18, 12, !dbg !22
  %20 = sext i32 %19 to i64, !dbg !23
  %21 = getelementptr i64, ptr addrspace(1) %0, i64 %20, !dbg !23
  %22 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %21, i1 %13) #3, !dbg !24
  %23 = add i32 %18, 8, !dbg !25
  %24 = sext i32 %23 to i64, !dbg !26
  %25 = getelementptr i64, ptr addrspace(1) %0, i64 %24, !dbg !26
  %26 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %25, i1 %13) #3, !dbg !27
  %27 = add i32 %18, 4, !dbg !28
  %28 = sext i32 %27 to i64, !dbg !29
  %29 = getelementptr i64, ptr addrspace(1) %0, i64 %28, !dbg !29
  %30 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %29, i1 %13) #3, !dbg !30
  %31 = sext i32 %18 to i64, !dbg !31
  %32 = getelementptr i64, ptr addrspace(1) %0, i64 %31, !dbg !31
  %33 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %32, i1 %13) #3, !dbg !32
  %34 = add i64 %22, 24, !dbg !33
  %35 = icmp slt i64 %22, 0, !dbg !34
  %36 = select i1 %35, i64 %34, i64 %22, !dbg !35
  %37 = icmp ugt i64 %36, 23, !dbg !36
  %.not1 = and i1 %13, %37, !dbg !37
  br i1 %.not1, label %38, label %39, !dbg !37

38:                                               ; preds = %7
  tail call void @__assertfail(ptr nonnull @assertMessage_0, ptr nonnull @assertFile_0, i32 36, ptr nonnull @assertFunc_0, i64 1), !dbg !37
  unreachable, !dbg !37

39:                                               ; preds = %7
  %40 = mul i32 %14, 4, !dbg !38
  %.decomposed = sub i32 %.frozen, %40, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %41 = sext i32 %.decomposed to i64, !dbg !39
  %.idx = shl i64 %36, 4, !dbg !40
  %42 = getelementptr i8, ptr addrspace(1) %1, i64 %.idx, !dbg !40
  %43 = getelementptr float, ptr addrspace(1) %42, i64 %41, !dbg !40
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %43, i1 %13) #3, !dbg !41
  %45 = add i64 %26, 7, !dbg !42
  %46 = icmp slt i64 %26, 0, !dbg !43
  %47 = select i1 %46, i64 %45, i64 %26, !dbg !44
  %48 = icmp ugt i64 %47, 6, !dbg !45
  %.not2 = and i1 %13, %48, !dbg !46
  br i1 %.not2, label %49, label %50, !dbg !46

49:                                               ; preds = %39
  tail call void @__assertfail(ptr nonnull @assertMessage_1, ptr nonnull @assertFile_1, i32 42, ptr nonnull @assertFunc_1, i64 1), !dbg !46
  unreachable, !dbg !46

50:                                               ; preds = %39
  tail call void @llvm.nvvm.barrier0(), !dbg !46
  %.idx3 = shl i64 %47, 4, !dbg !47
  %51 = getelementptr i8, ptr addrspace(1) %2, i64 %.idx3, !dbg !47
  %52 = getelementptr float, ptr addrspace(1) %51, i64 %41, !dbg !47
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %52, i1 %13) #3, !dbg !48
  %54 = lshr i64 %30, 58, !dbg !49
  %55 = and i64 %54, 32, !dbg !49
  %56 = add i64 %55, %30, !dbg !49
  %57 = icmp ugt i64 %56, 31, !dbg !50
  %.not4 = and i1 %13, %57, !dbg !51
  br i1 %.not4, label %58, label %59, !dbg !51

58:                                               ; preds = %50
  tail call void @__assertfail(ptr nonnull @assertMessage_2, ptr nonnull @assertFile_2, i32 49, ptr nonnull @assertFunc_2, i64 1), !dbg !51
  unreachable, !dbg !51

59:                                               ; preds = %50
  tail call void @llvm.nvvm.barrier0(), !dbg !51
  %.idx5 = shl i64 %56, 4, !dbg !52
  %60 = getelementptr i8, ptr addrspace(1) %3, i64 %.idx5, !dbg !52
  %61 = getelementptr float, ptr addrspace(1) %60, i64 %41, !dbg !52
  %62 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %61, i1 %13) #3, !dbg !53
  %63 = add i64 %33, 13, !dbg !54
  %64 = icmp slt i64 %33, 0, !dbg !55
  %65 = select i1 %64, i64 %63, i64 %33, !dbg !56
  %66 = icmp ugt i64 %65, 12, !dbg !57
  %.not6 = and i1 %13, %66, !dbg !58
  br i1 %.not6, label %67, label %68, !dbg !58

67:                                               ; preds = %59
  tail call void @__assertfail(ptr nonnull @assertMessage_3, ptr nonnull @assertFile_3, i32 56, ptr nonnull @assertFunc_3, i64 1), !dbg !58
  unreachable, !dbg !58

68:                                               ; preds = %59
  %69 = bitcast i32 %44 to float, !dbg !41
  %70 = bitcast i32 %53 to float, !dbg !48
  %71 = fadd float %69, %70, !dbg !59
  %72 = bitcast i32 %62 to float, !dbg !53
  %73 = fadd float %71, %72, !dbg !60
  tail call void @llvm.nvvm.barrier0(), !dbg !58
  %.idx7 = shl i64 %65, 4, !dbg !61
  %74 = getelementptr i8, ptr addrspace(1) %4, i64 %.idx7, !dbg !61
  %75 = getelementptr float, ptr addrspace(1) %74, i64 %41, !dbg !61
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 %13) #3, !dbg !62
  %77 = bitcast i32 %76 to float, !dbg !62
  %78 = fadd float %73, %77, !dbg !63
  %79 = fadd float %78, 0.000000e+00, !dbg !64
  %80 = sext i32 %12 to i64, !dbg !65
  %81 = getelementptr float, ptr addrspace(1) %5, i64 %80, !dbg !65
  %82 = bitcast float %79 to i32, !dbg !66
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %82, ptr addrspace(1) %81, i1 %13) #3, !dbg !66
  ret void, !dbg !67
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { noreturn }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cor6fixcbjnb3433zf5wc63ynlhrbewyspnouiregpes2kuq6ct7.py", directory: "inductor_cache/or")
!4 = !{ptr @triton_poi_fused_add_embedding_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_embedding_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = !DISubprogram(name: "__assertfail", linkageName: "__assertfail", scope: !8, file: !8, type: !9, spFlags: DISPFlagOptimized)
!8 = !DIFile(filename: "<unknown>", directory: "")
!9 = !DISubroutineType(cc: DW_CC_normal, types: !10)
!10 = !{}
!11 = distinct !DISubprogram(name: "triton_poi_fused_add_embedding_1", linkageName: "triton_poi_fused_add_embedding_1", scope: !3, file: !3, line: 19, type: !9, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!12 = !DILocation(line: 21, column: 28, scope: !11)
!13 = !DILocation(line: 21, column: 33, scope: !11)
!14 = !DILocation(line: 22, column: 36, scope: !11)
!15 = !DILocation(line: 22, column: 23, scope: !11)
!16 = !DILocation(line: 23, column: 21, scope: !11)
!17 = !DILocation(line: 24, column: 21, scope: !11)
!18 = !DILocation(line: 24, column: 26, scope: !11)
!19 = !DILocation(line: 25, column: 19, scope: !11)
!20 = !DILocation(line: 28, column: 43, scope: !11)
!21 = !DILocation(line: 28, column: 35, scope: !11)
!22 = !DILocation(line: 28, column: 40, scope: !11)
!23 = !DILocation(line: 28, column: 30, scope: !11)
!24 = !DILocation(line: 28, column: 48, scope: !11)
!25 = !DILocation(line: 29, column: 39, scope: !11)
!26 = !DILocation(line: 29, column: 30, scope: !11)
!27 = !DILocation(line: 29, column: 47, scope: !11)
!28 = !DILocation(line: 30, column: 40, scope: !11)
!29 = !DILocation(line: 30, column: 31, scope: !11)
!30 = !DILocation(line: 30, column: 48, scope: !11)
!31 = !DILocation(line: 31, column: 31, scope: !11)
!32 = !DILocation(line: 31, column: 44, scope: !11)
!33 = !DILocation(line: 33, column: 18, scope: !11)
!34 = !DILocation(line: 34, column: 18, scope: !11)
!35 = !DILocation(line: 35, column: 32, scope: !11)
!36 = !DILocation(line: 36, column: 37, scope: !11)
!37 = !DILocation(line: 36, column: 61, scope: !11)
!38 = !DILocation(line: 26, column: 19, scope: !11)
!39 = !DILocation(line: 37, column: 35, scope: !11)
!40 = !DILocation(line: 37, column: 30, scope: !11)
!41 = !DILocation(line: 37, column: 44, scope: !11)
!42 = !DILocation(line: 39, column: 18, scope: !11)
!43 = !DILocation(line: 40, column: 19, scope: !11)
!44 = !DILocation(line: 41, column: 34, scope: !11)
!45 = !DILocation(line: 42, column: 38, scope: !11)
!46 = !DILocation(line: 42, column: 62, scope: !11)
!47 = !DILocation(line: 43, column: 31, scope: !11)
!48 = !DILocation(line: 43, column: 46, scope: !11)
!49 = !DILocation(line: 48, column: 35, scope: !11)
!50 = !DILocation(line: 49, column: 38, scope: !11)
!51 = !DILocation(line: 49, column: 63, scope: !11)
!52 = !DILocation(line: 50, column: 31, scope: !11)
!53 = !DILocation(line: 50, column: 46, scope: !11)
!54 = !DILocation(line: 53, column: 20, scope: !11)
!55 = !DILocation(line: 54, column: 20, scope: !11)
!56 = !DILocation(line: 55, column: 35, scope: !11)
!57 = !DILocation(line: 56, column: 38, scope: !11)
!58 = !DILocation(line: 56, column: 63, scope: !11)
!59 = !DILocation(line: 44, column: 19, scope: !11)
!60 = !DILocation(line: 51, column: 20, scope: !11)
!61 = !DILocation(line: 57, column: 31, scope: !11)
!62 = !DILocation(line: 57, column: 46, scope: !11)
!63 = !DILocation(line: 58, column: 20, scope: !11)
!64 = !DILocation(line: 60, column: 20, scope: !11)
!65 = !DILocation(line: 61, column: 25, scope: !11)
!66 = !DILocation(line: 61, column: 37, scope: !11)
!67 = !DILocation(line: 61, column: 4, scope: !11)
