0.7
2020.2
Nov  8 2024
22:36:55
/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
/home/deck/Documents/Edge_Runner/edge_runners/definitions_pkg.sv,1742412562,systemVerilog,/home/deck/Documents/Edge_Runner/edge_runners/testBench/uart_top_tb.sv;/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv;/home/deck/Documents/Edge_Runner/edge_runners/uart/transmitter.sv;/home/deck/Documents/Edge_Runner/edge_runners/uart/uart.sv,/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv,,definitions_pkg,,uvm,,,,,,
/home/deck/Documents/Edge_Runner/edge_runners/testBench/uart_top_tb.sv,1742412562,systemVerilog,,,,uart_top_tb,,uvm,,,,,,
/home/deck/Documents/Edge_Runner/edge_runners/uart/receiver.sv,1742412563,systemVerilog,,/home/deck/Documents/Edge_Runner/edge_runners/uart/transmitter.sv,,receiver,,uvm,,,,,,
/home/deck/Documents/Edge_Runner/edge_runners/uart/transmitter.sv,1742412563,systemVerilog,,/home/deck/Documents/Edge_Runner/edge_runners/uart/uart.sv,,transmitter,,uvm,,,,,,
/home/deck/Documents/Edge_Runner/edge_runners/uart/uart.sv,1742412563,systemVerilog,,/home/deck/Documents/Edge_Runner/edge_runners/testBench/uart_top_tb.sv,,uart,,uvm,,,,,,
