/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [33:0] _04_;
  reg [2:0] _05_;
  wire [2:0] _06_;
  wire [5:0] _07_;
  wire [6:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [22:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [31:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [25:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [13:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [11:0] celloutsig_0_49z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [6:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_72z;
  wire [5:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [23:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_2z[0];
  assign celloutsig_0_9z = ~celloutsig_0_7z;
  assign celloutsig_0_17z = ~celloutsig_0_14z[3];
  assign celloutsig_0_26z = ~celloutsig_0_1z;
  assign celloutsig_0_0z = ~((in_data[62] | in_data[57]) & in_data[1]);
  assign celloutsig_0_42z = ~((celloutsig_0_20z | celloutsig_0_14z[1]) & celloutsig_0_17z);
  assign celloutsig_0_55z = ~((celloutsig_0_50z | celloutsig_0_21z[8]) & _01_);
  assign celloutsig_0_65z = ~((celloutsig_0_38z[4] | celloutsig_0_7z) & celloutsig_0_10z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[112]) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z[0] | celloutsig_1_2z[1]) & in_data[169]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_3z) & in_data[101]);
  assign celloutsig_0_19z = ~((celloutsig_0_13z[4] | celloutsig_0_15z) & in_data[10]);
  assign celloutsig_0_30z = ~((celloutsig_0_24z | celloutsig_0_15z) & celloutsig_0_6z[2]);
  assign celloutsig_1_0z = in_data[103] ^ in_data[138];
  assign celloutsig_0_10z = in_data[45] ^ celloutsig_0_6z[4];
  assign celloutsig_1_19z = celloutsig_1_6z[2] ^ celloutsig_1_1z;
  assign celloutsig_0_18z = celloutsig_0_17z ^ celloutsig_0_4z[7];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_14z[2:1], celloutsig_0_25z };
  reg [2:0] _27_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _27_ <= 3'h0;
    else _27_ <= celloutsig_0_13z[8:6];
  assign { _02_, _06_[1:0] } = _27_;
  reg [5:0] _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _28_ <= 6'h00;
    else _28_ <= celloutsig_0_13z[8:3];
  assign { _07_[5:3], _01_, _07_[1:0] } = _28_;
  reg [7:0] _29_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _29_ <= 8'h00;
    else _29_ <= { celloutsig_0_4z[7:2], celloutsig_0_3z, celloutsig_0_0z };
  assign { _04_[27:21], _00_ } = _29_;
  reg [6:0] _30_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _30_ <= 7'h00;
    else _30_ <= { celloutsig_0_16z[1:0], celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_9z };
  assign { _08_[6], _03_[4:1], _08_[1:0] } = _30_;
  assign celloutsig_0_5z = { celloutsig_0_4z[6:5], celloutsig_0_0z, celloutsig_0_0z } & in_data[75:72];
  assign celloutsig_0_72z = { celloutsig_0_24z, _04_[27:21], _00_, celloutsig_0_49z } & { celloutsig_0_37z[15:8], celloutsig_0_65z, _02_, _06_[1:0], celloutsig_0_25z, celloutsig_0_54z, celloutsig_0_55z, celloutsig_0_26z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z } & celloutsig_1_2z[2:0];
  assign celloutsig_1_18z = { celloutsig_1_6z[2:1], celloutsig_1_9z } & celloutsig_1_2z[3:1];
  assign celloutsig_0_16z = { celloutsig_0_4z[8:7], celloutsig_0_0z } & { celloutsig_0_11z[5:4], celloutsig_0_9z };
  assign celloutsig_0_43z = { celloutsig_0_40z[13:10], celloutsig_0_39z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_22z } / { 1'h1, celloutsig_0_11z[6:0], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_42z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_30z };
  assign celloutsig_0_6z = { celloutsig_0_4z[8:3], celloutsig_0_3z } / { 1'h1, celloutsig_0_4z[4], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_32z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_1z } / { 1'h1, celloutsig_0_5z[2], celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_22z, _04_[27:21], _00_, celloutsig_0_24z };
  assign celloutsig_0_45z = { celloutsig_0_37z[10:5], celloutsig_0_34z } / { 1'h1, celloutsig_0_43z[6:2], celloutsig_0_17z };
  assign celloutsig_0_54z = { celloutsig_0_40z[12:9], celloutsig_0_46z, celloutsig_0_8z } / { 1'h1, celloutsig_0_50z, celloutsig_0_14z };
  assign celloutsig_0_73z = celloutsig_0_6z[6:1] / { 1'h1, _03_[3:1], _08_[1:0] };
  assign celloutsig_0_11z = { celloutsig_0_4z[8:1], 1'h1, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z } / { 1'h1, celloutsig_0_6z[1], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_46z = celloutsig_0_29z[17:8] === { celloutsig_0_38z[4:0], celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_50z = _04_[27:23] === { in_data[6:5], celloutsig_0_46z, celloutsig_0_7z, celloutsig_0_28z };
  assign celloutsig_0_8z = in_data[55:30] === { in_data[53:50], celloutsig_0_4z[8:1], 1'h1, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[132:128], celloutsig_1_6z, celloutsig_1_0z } === { celloutsig_1_8z[8:1], celloutsig_1_8z[1] };
  assign celloutsig_0_1z = in_data[12:9] === in_data[38:35];
  assign celloutsig_0_20z = celloutsig_0_6z[5:3] === celloutsig_0_2z[2:0];
  assign celloutsig_0_34z = celloutsig_0_21z[8:4] > { celloutsig_0_32z[4:1], celloutsig_0_7z };
  assign celloutsig_0_7z = { celloutsig_0_6z[6:3], celloutsig_0_2z } > { in_data[79:73], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[188:178] > { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_15z = in_data[33:28] > { celloutsig_0_2z[2:1], celloutsig_0_5z };
  assign celloutsig_0_27z = celloutsig_0_6z[5:0] > { celloutsig_0_13z[6:2], celloutsig_0_25z };
  assign celloutsig_0_28z = { in_data[91:90], celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_26z } > { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_38z = - { _03_[4:1], _08_[1:0] };
  assign celloutsig_0_13z = - in_data[9:1];
  assign celloutsig_0_14z = - { celloutsig_0_4z[3:1], celloutsig_0_0z };
  assign celloutsig_0_29z = - { celloutsig_0_11z[5:0], celloutsig_0_24z, _08_[6], _03_[4:1], _08_[1:0], celloutsig_0_4z[8:1], 1'h1 };
  assign celloutsig_0_37z = ~ { celloutsig_0_11z[10:1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_1_2z = { in_data[145:140], celloutsig_1_1z } | { in_data[172:170], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[58:55] | { in_data[58:56], celloutsig_0_0z };
  assign celloutsig_0_39z = { celloutsig_0_2z[2:0], celloutsig_0_27z } << celloutsig_0_11z[6:3];
  assign celloutsig_0_49z = { celloutsig_0_13z[3:2], celloutsig_0_16z, celloutsig_0_45z } << { celloutsig_0_14z[2:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_45z };
  assign celloutsig_0_40z = { celloutsig_0_38z[5:1], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_27z } ~^ { celloutsig_0_39z[2:0], celloutsig_0_38z, celloutsig_0_17z, celloutsig_0_1z, _05_ };
  assign celloutsig_0_21z = { in_data[14:8], celloutsig_0_19z, celloutsig_0_8z } ~^ { celloutsig_0_14z[3:1], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_0_22z = ~((celloutsig_0_11z[15] & celloutsig_0_3z) | celloutsig_0_13z[3]);
  assign celloutsig_0_24z = ~((celloutsig_0_21z[3] & celloutsig_0_0z) | celloutsig_0_8z);
  assign celloutsig_0_25z = ~((celloutsig_0_8z & in_data[36]) | celloutsig_0_20z);
  assign { celloutsig_0_4z[5:4], celloutsig_0_4z[8:7], celloutsig_0_4z[3], celloutsig_0_4z[6], celloutsig_0_4z[2:1] } = { celloutsig_0_3z, celloutsig_0_2z[3], celloutsig_0_2z[3:2], celloutsig_0_2z[2:1], celloutsig_0_2z[1:0] } ~^ { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_2z[3], celloutsig_0_0z, celloutsig_0_2z[2], celloutsig_0_0z, celloutsig_0_1z };
  assign { celloutsig_1_8z[1], celloutsig_1_8z[23:2] } = ~ { celloutsig_1_5z, in_data[159:138] };
  assign _03_[0] = celloutsig_0_24z;
  assign { _04_[33:28], _04_[20:16], _04_[14:0] } = { celloutsig_0_13z[6:1], _00_, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_16z };
  assign _06_[2] = _02_;
  assign _07_[2] = _01_;
  assign _08_[5:2] = _03_[4:1];
  assign celloutsig_0_4z[0] = 1'h1;
  assign celloutsig_1_8z[0] = celloutsig_1_8z[1];
  assign { out_data[130:128], out_data[96], out_data[52:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
