{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@177:187@HdlIdDef", "  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@176:186", "  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@175:185", "  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@174:184", "  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@173:183", "  wire   [23:0]     tdd_vco_rx_on_2_s;\n  wire   [23:0]     tdd_vco_rx_off_2_s;\n  wire   [23:0]     tdd_vco_tx_on_2_s;\n  wire   [23:0]     tdd_vco_tx_off_2_s;\n  wire   [23:0]     tdd_rx_on_2_s;\n  wire   [23:0]     tdd_rx_off_2_s;\n  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n"]], "Diff Content": {"Delete": [[182, "  wire   [23:0]     tdd_tx_dp_off_2_s;\n"]], "Add": []}}