module my_con (input  		[4:0] 	a, b, c,
               [3:0]	sel,
               output reg	[5:0] 	out);
  
  always @ (a, b, c, sel) begin
    case(sel)
      4'b1000 	:	out = a;
      4'b0110 	:	out = b;
      4'b1100 	: 	out = c;
   
      default 	: 	out = 0;
    endcase
  end
endmodule
