-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "06/09/2023 17:03:17"

-- 
-- Device: Altera 5M1270ZT144C5 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY IEEE;
LIBRARY MAXV;
USE IEEE.STD_LOGIC_1164.ALL;
USE MAXV.MAXV_COMPONENTS.ALL;

ENTITY 	TopLevel IS
    PORT (
	altera_reserved_tdo : OUT std_logic;
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	state_out : OUT std_logic_vector(4 DOWNTO 0)
	);
END TopLevel;

-- Design Ports Information


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_state_out : std_logic_vector(4 DOWNTO 0);
SIGNAL altera_reserved_tms_acombout : std_logic;
SIGNAL altera_reserved_tck_acombout : std_logic;
SIGNAL altera_reserved_tdi_acombout : std_logic;
SIGNAL altera_internal_jtag_aTMSUTAP : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_bypass_reg_aregout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual0_a1 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual0_a0 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_dr_scan_proc_a0 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a4_a_a0_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a0_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a1_a_a0_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a1_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_areset_ena_reg_proc_a0 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a0_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a1_a_a1_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a_a2_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a_a4_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_areset_ena_reg_aregout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a3_a_a8_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a3_a_a7_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a3_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a4_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aclear_signal_acombout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_dr_scan_reg_aregout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a13_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a7 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a7COUT1_16 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a1_a_a3 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a1_a_a3COUT1_17 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a2_a_a5 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a2_a_a5COUT1_18 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a3_a_a11 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a3_a_a11COUT1_19 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a12_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a14_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a5_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a10_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a0_a_a12_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a7_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a8_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a1_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_proc_a0_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_a1_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_proc_a1 : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_a0_combout : std_logic;
SIGNAL u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout : std_logic;
SIGNAL io_aregout : std_logic;
SIGNAL u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_cdr_a0_combout : std_logic;
SIGNAL shift_reg_a2_combout : std_logic;
SIGNAL u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout : std_logic;
SIGNAL shift_reg_a1_combout : std_logic;
SIGNAL shift_reg_a0_combout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst6_aY_acombout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst3_aY : std_logic;
SIGNAL dut_instance_aadd_instance_ainst5_aY : std_logic;
SIGNAL dut_instance_aadd_instance_ainst2_aY : std_logic;
SIGNAL dut_instance_aadd_instance_ainst14_ainst6_aY_a0_combout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst4_aY : std_logic;
SIGNAL dut_instance_aadd_instance_ainst14_ainst2_aY_acombout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst7_aY : std_logic;
SIGNAL dut_instance_aadd_instance_ainst16_ainst2_aY : std_logic;
SIGNAL shift_reg_a3_combout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst9_aY_acombout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst16_ainst6_aY_a0_combout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst18_ainst6_aY_a0_combout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst18_ainst2_aY_acombout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst10_aY : std_logic;
SIGNAL dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst20_ainst2_aY_acombout : std_logic;
SIGNAL datau_a0_a_a1_combout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst17_ainst2_aY_a8_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a2_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a3_combout : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_aregout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst12_aY_acombout : std_logic;
SIGNAL dut_instance_aadd_instance_ainst20_ainst6_aY_a0_combout : std_logic;
SIGNAL altera_internal_jtag_aTDO : std_logic;
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg : std_logic_vector(2 DOWNTO 0);
SIGNAL dut_input : std_logic_vector(6 DOWNTO 0);
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate : std_logic_vector(15 DOWNTO 0);
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0 : std_logic_vector(23 DOWNTO 0);
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt : std_logic_vector(2 DOWNTO 0);
SIGNAL data : std_logic_vector(6 DOWNTO 0);
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg : std_logic_vector(4 DOWNTO 0);
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg : std_logic_vector(9 DOWNTO 0);
SIGNAL datau : std_logic_vector(6 DOWNTO 0);
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR : std_logic_vector(3 DOWNTO 0);
SIGNAL auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter : std_logic_vector(4 DOWNTO 0);
SIGNAL ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate : std_logic_vector(0 DOWNTO 0);
SIGNAL ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0 : std_logic_vector(0 DOWNTO 0);
SIGNAL ALT_INV_altera_internal_jtag_aTMSUTAP : std_logic;
SIGNAL ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout : std_logic;

BEGIN

altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
state_out <= ww_state_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0) <= NOT auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0);
ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0) <= NOT auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0);
ALT_INV_altera_internal_jtag_aTMSUTAP <= NOT altera_internal_jtag_aTMSUTAP;
ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout <= NOT auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout;

-- Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
altera_reserved_tms_aI : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => altera_reserved_tms_acombout);

-- Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
altera_reserved_tck_aI : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => altera_reserved_tck_acombout);

-- Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
altera_reserved_tdi_aI : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => altera_reserved_tdi_acombout);

-- Location: JTAG_X11_Y2_N5
altera_internal_jtag : maxv_jtag
PORT MAP (
	tms => altera_reserved_tms_acombout,
	tck => altera_reserved_tck_acombout,
	tdi => altera_reserved_tdi_acombout,
	tdouser => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_aregout,
	tdo => altera_internal_jtag_aTDO,
	tmsutap => altera_internal_jtag_aTMSUTAP,
	tckutap => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	tdiutap => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(2));

-- Location: LC_X9_Y6_N9
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a5_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	datab => altera_internal_jtag_aTMSUTAP,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(5));

-- Location: LC_X9_Y6_N8
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a6_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(6),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(5),
	aclr => GND,
	sclr => altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(6));

-- Location: LC_X9_Y6_N1
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a7_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => altera_internal_jtag_aTMSUTAP,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(7));

-- Location: LC_X9_Y6_N5
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a8_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(7),
	datac => altera_internal_jtag_aTMSUTAP,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8));

-- Location: LC_X10_Y6_N2
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt_a0_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => altera_internal_jtag_aTMSUTAP,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(0));

-- Location: LC_X10_Y6_N5
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt_a1_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(0),
	aclr => GND,
	sclr => ALT_INV_altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(1));

-- Location: LC_X10_Y6_N9
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt_a2_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3fc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(2),
	aclr => GND,
	sclr => ALT_INV_altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(2));

-- Location: LC_X10_Y6_N6
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a9_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => altera_internal_jtag_aTMSUTAP,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_proc_a1,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(9));

-- Location: LC_X10_Y6_N3
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a0_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f2f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_atms_cnt(2),
	datac => altera_internal_jtag_aTMSUTAP,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(9),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0));

-- Location: LC_X10_Y6_N8
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a10_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => altera_internal_jtag_aTMSUTAP,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(9),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(10));

-- Location: LC_X10_Y7_N6
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a11_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fefe",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(10),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(14),
	aclr => GND,
	sclr => altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11));

-- Location: LC_X10_Y6_N0
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a12_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(10),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	aclr => GND,
	sclr => ALT_INV_altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(12));

-- Location: LC_X10_Y7_N2
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a13_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(12),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(13),
	aclr => GND,
	sclr => altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(13));

-- Location: LC_X10_Y7_N4
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a14_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(13),
	datac => altera_internal_jtag_aTMSUTAP,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(14));

-- Location: LC_X10_Y7_N7
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a15_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => altera_internal_jtag_aTMSUTAP,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(14),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(12),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_dr_scan_proc_a0,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(15));

-- Location: LC_X10_Y7_N9
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a1_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffb",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(15),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(1),
	aclr => GND,
	sclr => altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(1));

-- Location: LC_X10_Y6_N1
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a2_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffee",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(15),
	aclr => GND,
	sclr => ALT_INV_altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(2));

-- Location: LC_X9_Y6_N6
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a3_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => altera_internal_jtag_aTMSUTAP,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3));

-- Location: LC_X9_Y6_N2
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate_a4_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(7),
	aclr => GND,
	sclr => altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4));

-- Location: LC_X8_Y8_N4
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_bypass_reg : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_bypass_reg_aregout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_bypass_reg_aregout);

-- Location: LC_X12_Y6_N6
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a9_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(6),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(7),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(2),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(8),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	sload => VCC,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual0_a0,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(9));

-- Location: LC_X12_Y6_N2
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a8_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(9),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	sload => VCC,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(8));

-- Location: LC_X12_Y6_N1
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a7_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(8),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(7));

-- Location: LC_X12_Y6_N5
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a6_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(7),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(6));

-- Location: LC_X12_Y6_N9
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a5_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(6),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	sload => VCC,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(5));

-- Location: LC_X12_Y6_N4
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a4_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(5),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(4));

-- Location: LC_X12_Y6_N8
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a3_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(4),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(2),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(4),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(5),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	sload => VCC,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual0_a1,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(3));

-- Location: LC_X12_Y6_N7
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a2_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(3),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(2));

-- Location: LC_X12_Y6_N3
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a1_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(2),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	sload => VCC,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(1));

-- Location: LC_X12_Y6_N0
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg_a0_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(1),
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(0));

-- Location: LC_X10_Y7_N8
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual0_a1,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(1),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(0),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual0_a0,
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_dr_scan_proc_a0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout);

-- Location: LC_X8_Y8_N6
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a4_a_a0 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a4_a_a0_combout);

-- Location: LC_X8_Y8_N7
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a0 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0303",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a0_combout);

-- Location: LC_X11_Y6_N7
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a1_a_a0 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a1_a_a0_combout);

-- Location: LC_X11_Y6_N3
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a1 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a1_combout);

-- Location: LC_X9_Y6_N7
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_areset_ena_reg : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a080",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(7),
	datac => altera_internal_jtag_aTMSUTAP,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_areset_ena_reg_proc_a0,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_areset_ena_reg_aregout);

-- Location: LC_X11_Y6_N6
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a0 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0005",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a0_combout);

-- Location: LC_X11_Y6_N5
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a1_a_a1 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a1_combout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_areset_ena_reg_proc_a0,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a1_a_a1_combout);

-- Location: LC_X11_Y6_N4
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a_a2 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a_a2_combout);

-- Location: LC_X11_Y6_N8
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a1_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "eaca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(1),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a1_a_a0_combout,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a1_a_a1_combout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a_a2_combout,
	aclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(1));

-- Location: LC_X11_Y6_N9
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a_a4 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0033",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a_a4_combout);

-- Location: LC_X9_Y6_N0
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a_a4_combout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_areset_ena_reg_aregout,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(2),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a2_a_a2_combout,
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(2));

-- Location: LC_X9_Y6_N3
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(2),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(1),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout);

-- Location: LC_X8_Y8_N3
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a4_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fbaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a4_a_a0_combout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a0_combout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4),
	aclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4));

-- Location: LC_X11_Y6_N2
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg_a0_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2f20",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a1_combout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_areset_ena_reg_proc_a0,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(0),
	aclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(0));

-- Location: LC_X8_Y10_N4
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a3_a_a8 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a3_a_a8_combout);

-- Location: LC_X8_Y10_N6
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a3_a_a7 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a3_a_a7_combout);

-- Location: LC_X8_Y10_N7
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a3_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(3),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a3_a_a8_combout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a3_a_a7_combout,
	aclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(3));

-- Location: LC_X8_Y10_N3
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a3 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(3),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a3_combout);

-- Location: LC_X8_Y10_N8
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a4 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a3_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a4_combout);

-- Location: LC_X8_Y10_N5
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(3),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	aclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a4_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(2));

-- Location: LC_X8_Y10_N2
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a1_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(2),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	aclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a4_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(1));

-- Location: LC_X8_Y10_N9
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a0_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	aclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg_a2_a_a4_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(0));

-- Location: LC_X8_Y6_N7
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aclear_signal : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aclear_signal_acombout);

-- Location: LC_X10_Y7_N5
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_dr_scan_reg : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual0_a1,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(1),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ajtag_ir_reg(0),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual0_a0,
	aclr => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(0),
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_dr_scan_proc_a0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_dr_scan_reg_aregout);

-- Location: LC_X8_Y6_N2
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a13 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aclear_signal_acombout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_dr_scan_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a13_combout);

-- Location: LC_X7_Y5_N5
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(0),
	aclr => GND,
	sclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a14_combout,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a13_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(0),
	cout0 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a7,
	cout1 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a7COUT1_16);

-- Location: LC_X7_Y5_N6
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a1_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(1),
	aclr => GND,
	sclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a14_combout,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a13_combout,
	cin0 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a7,
	cin1 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a7COUT1_16,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(1),
	cout0 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a1_a_a3,
	cout1 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a1_a_a3COUT1_17);

-- Location: LC_X7_Y5_N7
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a2_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(2),
	aclr => GND,
	sclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a14_combout,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a13_combout,
	cin0 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a1_a_a3,
	cin1 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a1_a_a3COUT1_17,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(2),
	cout0 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a2_a_a5,
	cout1 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a2_a_a5COUT1_18);

-- Location: LC_X7_Y5_N8
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a3_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(3),
	aclr => GND,
	sclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a14_combout,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a13_combout,
	cin0 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a2_a_a5,
	cin1 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a2_a_a5COUT1_18,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(3),
	cout0 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a3_a_a11,
	cout1 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a3_a_a11COUT1_19);

-- Location: LC_X7_Y5_N9
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a4_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(4),
	aclr => GND,
	sclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a14_combout,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a13_combout,
	cin0 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a3_a_a11,
	cin1 => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a3_a_a11COUT1_19,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(4));

-- Location: LC_X7_Y5_N1
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a12 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(2),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a12_combout);

-- Location: LC_X8_Y6_N9
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a14 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ce0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(4),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a12_combout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter_a0_a_a14_combout);

-- Location: LC_X7_Y5_N0
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a5 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(1),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a5_combout);

-- Location: LC_X7_Y5_N4
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a10 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1054",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(0),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(2),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a10_combout);

-- Location: LC_X8_Y6_N8
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a0_a_a12 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fef0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aclear_signal_acombout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_dr_scan_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a0_a_a12_combout);

-- Location: LC_X8_Y6_N3
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a3_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a10_combout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aclear_signal_acombout,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(2),
	aclr => GND,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a0_a_a12_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR(3));

-- Location: LC_X7_Y5_N3
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a7 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "b3b2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(3),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(2),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(0),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a7_combout);

-- Location: LC_X7_Y5_N2
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a8 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a5f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(1),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aword_counter(2),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a7_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a8_combout);

-- Location: LC_X8_Y6_N1
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a2_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2023",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR(3),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aclear_signal_acombout,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a8_combout,
	aclr => GND,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a0_a_a12_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR(2));

-- Location: LC_X8_Y6_N4
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a1_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a5_combout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aclear_signal_acombout,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR(2),
	aclr => GND,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a0_a_a12_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR(1));

-- Location: LC_X8_Y6_N5
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a0_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "40c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR(1),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8),
	aclr => GND,
	ena => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR_a0_a_a12_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR(0));

-- Location: LC_X8_Y8_N5
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a1 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_info_reg_aWORD_SR(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_bypass_reg_aregout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aEqual3_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a1_combout);

-- Location: LC_X9_Y6_N4
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_proc_a0 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datac => altera_internal_jtag_aTMSUTAP,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_proc_a0_combout);

-- Location: LC_X10_Y6_N7
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_a1 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_dr_scan_reg_aregout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_proc_a0_combout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_a1_combout);

-- Location: LC_X11_Y6_N1
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_a0 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(2),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_proc_a0_combout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ahub_mode_reg(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_a0_combout);

-- Location: LC_X10_Y6_N4
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0_a3_a : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_a1_combout,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_proc_a1,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_anode_ena_a0_combout,
	aclr => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_aclr_reg_aregout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3));

-- Location: LC_X9_Y7_N4
u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0 : maxv_lcell
-- Equation(s):
-- u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout = 
-- ((auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4) & 
-- (!auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout & 
-- auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout);

-- Location: LC_X9_Y7_N7
io : maxv_lcell
-- Equation(s):
-- io_aregout = DFFEAS(io_aregout $ (((auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8) 
-- & (!auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout & 
-- auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3))))), 
-- GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d2f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8),
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datac => io_aregout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => io_aregout);

-- Location: LC_X9_Y7_N8
u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_cdr_a0 : maxv_lcell
-- Equation(s):
-- u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_cdr_a0_combout = 
-- ((auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3) & 
-- (!auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout & 
-- auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(3),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_cdr_a0_combout);

-- Location: LC_X9_Y7_N5
shift_reg_a2 : maxv_lcell
-- Equation(s):
-- shift_reg_a2_combout = (!u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout & (((io_aregout & u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_cdr_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout,
	datac => io_aregout,
	datad => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_cdr_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => shift_reg_a2_combout);

-- Location: LC_X9_Y7_N9
u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0 : maxv_lcell
-- Equation(s):
-- u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout = 
-- (auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8) & 
-- (((!auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout & 
-- auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout);

-- Location: LC_X9_Y7_N6
shift_reg_a1 : maxv_lcell
-- Equation(s):
-- shift_reg_a1_combout = (u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout & (((!io_aregout & !u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout,
	datac => io_aregout,
	datad => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => shift_reg_a1_combout);

-- Location: LC_X10_Y9_N1
data_a6_a : maxv_lcell
-- Equation(s):
-- data(6) = DFFEAS(GND, GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , shift_reg_a1_combout, 
-- auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(2),
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data(6));

-- Location: LC_X10_Y9_N0
data_a5_a : maxv_lcell
-- Equation(s):
-- data(5) = DFFEAS((((data(6)))), GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , shift_reg_a1_combout, , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => data(6),
	aclr => GND,
	ena => shift_reg_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data(5));

-- Location: LC_X10_Y9_N9
data_a4_a : maxv_lcell
-- Equation(s):
-- data(4) = DFFEAS(GND, GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , shift_reg_a1_combout, data(5), , , 
-- VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => data(5),
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data(4));

-- Location: LC_X10_Y9_N3
data_a3_a : maxv_lcell
-- Equation(s):
-- data(3) = DFFEAS((((data(4)))), GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , shift_reg_a1_combout, , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => data(4),
	aclr => GND,
	ena => shift_reg_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data(3));

-- Location: LC_X10_Y9_N2
data_a2_a : maxv_lcell
-- Equation(s):
-- data(2) = DFFEAS((((data(3)))), GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , shift_reg_a1_combout, , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => data(3),
	aclr => GND,
	ena => shift_reg_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data(2));

-- Location: LC_X10_Y9_N6
data_a1_a : maxv_lcell
-- Equation(s):
-- data(1) = DFFEAS((((data(2)))), GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , shift_reg_a1_combout, , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datad => data(2),
	aclr => GND,
	ena => shift_reg_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data(1));

-- Location: LC_X10_Y9_N5
data_a0_a : maxv_lcell
-- Equation(s):
-- data(0) = DFFEAS(GND, GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , shift_reg_a1_combout, data(1), , , 
-- VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => data(1),
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data(0));

-- Location: LC_X9_Y7_N1
shift_reg_a0 : maxv_lcell
-- Equation(s):
-- shift_reg_a0_combout = (!u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout & (((!io_aregout & u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout,
	datac => io_aregout,
	datad => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => shift_reg_a0_combout);

-- Location: LC_X9_Y9_N5
dut_input_a4_a : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst4_aY = (((dut_input[4] & dut_input(0))))
-- dut_input(4) = DFFEAS(dut_instance_aadd_instance_ainst4_aY, GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , 
-- shift_reg_a0_combout, data(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => data(4),
	datad => dut_input(0),
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst4_aY,
	regout => dut_input(4));

-- Location: LC_X9_Y9_N7
dut_input_a1_a : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst5_aY = (dut_input(4) & (((dut_input[1]))))
-- dut_input(1) = DFFEAS(dut_instance_aadd_instance_ainst5_aY, GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , 
-- shift_reg_a0_combout, data(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => dut_input(4),
	datac => data(1),
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst5_aY,
	regout => dut_input(1));

-- Location: LC_X9_Y9_N6
dut_input_a3_a : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst2_aY = (((dut_input[3] & dut_input(1))))
-- dut_input(3) = DFFEAS(dut_instance_aadd_instance_ainst2_aY, GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , 
-- shift_reg_a0_combout, data(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => data(3),
	datad => dut_input(1),
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst2_aY,
	regout => dut_input(3));

-- Location: LC_X9_Y9_N0
dut_input_a2_a : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst3_aY = (dut_input(3) & (((dut_input[2]))))
-- dut_input(2) = DFFEAS(dut_instance_aadd_instance_ainst3_aY, GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , 
-- shift_reg_a0_combout, data(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => dut_input(3),
	datac => data(2),
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst3_aY,
	regout => dut_input(2));

-- Location: LC_X9_Y9_N4
dut_instance_aadd_instance_ainst6_aY : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst6_aY_acombout = (((dut_input(4) & dut_input(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => dut_input(4),
	datad => dut_input(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst6_aY_acombout);

-- Location: LC_X9_Y9_N3
dut_instance_aadd_instance_ainst14_ainst6_aY_a0 : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst14_ainst6_aY_a0_combout = (dut_instance_aadd_instance_ainst3_aY & ((dut_instance_aadd_instance_ainst5_aY) # ((dut_instance_aadd_instance_ainst4_aY & dut_instance_aadd_instance_ainst2_aY)))) # 
-- (!dut_instance_aadd_instance_ainst3_aY & (dut_instance_aadd_instance_ainst4_aY & (dut_instance_aadd_instance_ainst5_aY & dut_instance_aadd_instance_ainst2_aY)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e8c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => dut_instance_aadd_instance_ainst4_aY,
	datab => dut_instance_aadd_instance_ainst3_aY,
	datac => dut_instance_aadd_instance_ainst5_aY,
	datad => dut_instance_aadd_instance_ainst2_aY,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst14_ainst6_aY_a0_combout);

-- Location: LC_X9_Y9_N8
dut_input_a5_a : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst16_ainst2_aY = dut_instance_aadd_instance_ainst6_aY_acombout $ (dut_instance_aadd_instance_ainst14_ainst6_aY_a0_combout $ (((dut_input(1) & dut_input[5]))))
-- dut_input(5) = DFFEAS(dut_instance_aadd_instance_ainst16_ainst2_aY, GLOBAL(auto_
-- hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , shift_reg_a0_combout, data(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "956a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => dut_instance_aadd_instance_ainst6_aY_acombout,
	datab => dut_input(1),
	datac => data(5),
	datad => dut_instance_aadd_instance_ainst14_ainst6_aY_a0_combout,
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst16_ainst2_aY,
	regout => dut_input(5));

-- Location: LC_X11_Y8_N6
dut_input_a0_a : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst7_aY = (((dut_input[0] & dut_input(5))))
-- dut_input(0) = DFFEAS(dut_instance_aadd_instance_ainst7_aY, GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , 
-- shift_reg_a0_combout, data(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datac => data(0),
	datad => dut_input(5),
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst7_aY,
	regout => dut_input(0));

-- Location: LC_X9_Y9_N9
dut_instance_aadd_instance_ainst14_ainst2_aY : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst14_ainst2_aY_acombout = dut_instance_aadd_instance_ainst3_aY $ (dut_instance_aadd_instance_ainst5_aY $ (((dut_instance_aadd_instance_ainst4_aY & dut_instance_aadd_instance_ainst2_aY))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "963c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => dut_instance_aadd_instance_ainst4_aY,
	datab => dut_instance_aadd_instance_ainst3_aY,
	datac => dut_instance_aadd_instance_ainst5_aY,
	datad => dut_instance_aadd_instance_ainst2_aY,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst14_ainst2_aY_acombout);

-- Location: LC_X9_Y7_N2
shift_reg_a3 : maxv_lcell
-- Equation(s):
-- shift_reg_a3_combout = (u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout & (((io_aregout & !u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout,
	datac => io_aregout,
	datad => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => shift_reg_a3_combout);

-- Location: LC_X9_Y7_N3
datau_a6_a : maxv_lcell
-- Equation(s):
-- datau(6) = DFFEAS((shift_reg_a2_combout & (((dut_instance_aadd_instance_ainst20_ainst6_aY_a0_combout)))) # (!shift_reg_a2_combout & (datau(6) & ((!shift_reg_a3_combout)))), 
-- GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0ca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => datau(6),
	datab => dut_instance_aadd_instance_ainst20_ainst6_aY_a0_combout,
	datac => shift_reg_a2_combout,
	datad => shift_reg_a3_combout,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => datau(6));

-- Location: LC_X10_Y8_N6
dut_instance_aadd_instance_ainst9_aY : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst9_aY_acombout = ((dut_input(5) & ((dut_input(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => dut_input(5),
	datad => dut_input(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst9_aY_acombout);

-- Location: LC_X9_Y9_N2
dut_instance_aadd_instance_ainst16_ainst6_aY_a0 : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst16_ainst6_aY_a0_combout = (dut_instance_aadd_instance_ainst6_aY_acombout & ((dut_instance_aadd_instance_ainst14_ainst6_aY_a0_combout) # ((dut_input(5) & dut_input(1))))) # (!dut_instance_aadd_instance_ainst6_aY_acombout & 
-- (dut_input(5) & (dut_input(1) & dut_instance_aadd_instance_ainst14_ainst6_aY_a0_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f880",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => dut_input(5),
	datab => dut_input(1),
	datac => dut_instance_aadd_instance_ainst6_aY_acombout,
	datad => dut_instance_aadd_instance_ainst14_ainst6_aY_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst16_ainst6_aY_a0_combout);

-- Location: LC_X10_Y8_N2
dut_instance_aadd_instance_ainst18_ainst6_aY_a0 : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst18_ainst6_aY_a0_combout = (dut_instance_aadd_instance_ainst9_aY_acombout & ((dut_instance_aadd_instance_ainst16_ainst6_aY_a0_combout) # ((dut_input(1) & dut_input(6))))) # (!dut_instance_aadd_instance_ainst9_aY_acombout & 
-- (dut_input(1) & (dut_input(6) & dut_instance_aadd_instance_ainst16_ainst6_aY_a0_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => dut_instance_aadd_instance_ainst9_aY_acombout,
	datab => dut_input(1),
	datac => dut_input(6),
	datad => dut_instance_aadd_instance_ainst16_ainst6_aY_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst18_ainst6_aY_a0_combout);

-- Location: LC_X10_Y8_N9
dut_instance_aadd_instance_ainst18_ainst2_aY : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst18_ainst2_aY_acombout = dut_instance_aadd_instance_ainst9_aY_acombout $ (dut_instance_aadd_instance_ainst16_ainst6_aY_a0_combout $ (((dut_input(1) & dut_input(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "956a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => dut_instance_aadd_instance_ainst9_aY_acombout,
	datab => dut_input(1),
	datac => dut_input(6),
	datad => dut_instance_aadd_instance_ainst16_ainst6_aY_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst18_ainst2_aY_acombout);

-- Location: LC_X11_Y8_N0
dut_input_a6_a : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst10_aY = ((dut_input(0) & (dut_input[6])))
-- dut_input(6) = DFFEAS(dut_instance_aadd_instance_ainst10_aY, GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, 
-- , shift_reg_a0_combout, data(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => dut_input(0),
	datac => data(6),
	aclr => GND,
	sload => VCC,
	ena => shift_reg_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst10_aY,
	regout => dut_input(6));

-- Location: LC_X11_Y8_N8
dut_instance_aadd_instance_ainst17_ainst6_aY_a0 : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout = (dut_instance_aadd_instance_ainst16_ainst2_aY & ((dut_instance_aadd_instance_ainst10_aY) # ((dut_instance_aadd_instance_ainst7_aY & dut_instance_aadd_instance_ainst14_ainst2_aY_acombout)))) # 
-- (!dut_instance_aadd_instance_ainst16_ainst2_aY & (dut_instance_aadd_instance_ainst7_aY & (dut_instance_aadd_instance_ainst10_aY & dut_instance_aadd_instance_ainst14_ainst2_aY_acombout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e8c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => dut_instance_aadd_instance_ainst7_aY,
	datab => dut_instance_aadd_instance_ainst16_ainst2_aY,
	datac => dut_instance_aadd_instance_ainst10_aY,
	datad => dut_instance_aadd_instance_ainst14_ainst2_aY_acombout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout);

-- Location: LC_X10_Y8_N4
dut_instance_aadd_instance_ainst20_ainst2_aY : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst20_ainst2_aY_acombout = dut_instance_aadd_instance_ainst12_aY_acombout $ (dut_instance_aadd_instance_ainst18_ainst6_aY_a0_combout $ (((dut_instance_aadd_instance_ainst18_ainst2_aY_acombout & 
-- dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9666",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => dut_instance_aadd_instance_ainst12_aY_acombout,
	datab => dut_instance_aadd_instance_ainst18_ainst6_aY_a0_combout,
	datac => dut_instance_aadd_instance_ainst18_ainst2_aY_acombout,
	datad => dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst20_ainst2_aY_acombout);

-- Location: LC_X9_Y7_N0
datau_a0_a_a1 : maxv_lcell
-- Equation(s):
-- datau_a0_a_a1_combout = (io_aregout & ((u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout & (!u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout)) # 
-- (!u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout & ((u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_cdr_a0_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout,
	datab => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout,
	datac => io_aregout,
	datad => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_cdr_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => datau_a0_a_a1_combout);

-- Location: LC_X11_Y8_N9
datau_a5_a : maxv_lcell
-- Equation(s):
-- datau(5) = DFFEAS(((shift_reg_a2_combout & ((dut_instance_aadd_instance_ainst20_ainst2_aY_acombout))) # (!shift_reg_a2_combout & (datau(6)))), 
-- GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , datau_a0_a_a1_combout, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	datab => datau(6),
	datac => shift_reg_a2_combout,
	datad => dut_instance_aadd_instance_ainst20_ainst2_aY_acombout,
	aclr => GND,
	ena => datau_a0_a_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => datau(5));

-- Location: LC_X11_Y8_N7
datau_a4_a : maxv_lcell
-- Equation(s):
-- datau(4) = DFFEAS((shift_reg_a2_combout & ((dut_instance_aadd_instance_ainst18_ainst2_aY_acombout $ (dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout)))) # (!shift_reg_a2_combout & (datau(5))), 
-- GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , datau_a0_a_a1_combout, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4ee4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => shift_reg_a2_combout,
	datab => datau(5),
	datac => dut_instance_aadd_instance_ainst18_ainst2_aY_acombout,
	datad => dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout,
	aclr => GND,
	ena => datau_a0_a_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => datau(4));

-- Location: LC_X11_Y8_N1
dut_instance_aadd_instance_ainst17_ainst2_aY_a8 : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst17_ainst2_aY_a8_combout = (dut_input(0) & (dut_input(6) $ (((dut_instance_aadd_instance_ainst14_ainst2_aY_acombout & dut_input(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "28a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => dut_input(0),
	datab => dut_instance_aadd_instance_ainst14_ainst2_aY_acombout,
	datac => dut_input(6),
	datad => dut_input(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst17_ainst2_aY_a8_combout);

-- Location: LC_X11_Y8_N2
datau_a3_a : maxv_lcell
-- Equation(s):
-- datau(3) = DFFEAS((shift_reg_a2_combout & (dut_instance_aadd_instance_ainst16_ainst2_aY $ (((dut_instance_aadd_instance_ainst17_ainst2_aY_a8_combout))))) # (!shift_reg_a2_combout & (((datau(4))))), 
-- GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , datau_a0_a_a1_combout, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72d8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => shift_reg_a2_combout,
	datab => dut_instance_aadd_instance_ainst16_ainst2_aY,
	datac => datau(4),
	datad => dut_instance_aadd_instance_ainst17_ainst2_aY_a8_combout,
	aclr => GND,
	ena => datau_a0_a_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => datau(3));

-- Location: LC_X11_Y8_N3
datau_a2_a : maxv_lcell
-- Equation(s):
-- datau(2) = DFFEAS((shift_reg_a2_combout & (dut_instance_aadd_instance_ainst14_ainst2_aY_acombout $ ((dut_instance_aadd_instance_ainst7_aY)))) # (!shift_reg_a2_combout & (((datau(3))))), 
-- GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , datau_a0_a_a1_combout, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7d28",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => shift_reg_a2_combout,
	datab => dut_instance_aadd_instance_ainst14_ainst2_aY_acombout,
	datac => dut_instance_aadd_instance_ainst7_aY,
	datad => datau(3),
	aclr => GND,
	ena => datau_a0_a_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => datau(2));

-- Location: LC_X11_Y8_N5
datau_a1_a : maxv_lcell
-- Equation(s):
-- datau(1) = DFFEAS((shift_reg_a2_combout & (dut_instance_aadd_instance_ainst4_aY $ ((dut_instance_aadd_instance_ainst2_aY)))) # (!shift_reg_a2_combout & (((datau(2))))), 
-- GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , datau_a0_a_a1_combout, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7d28",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => shift_reg_a2_combout,
	datab => dut_instance_aadd_instance_ainst4_aY,
	datac => dut_instance_aadd_instance_ainst2_aY,
	datad => datau(2),
	aclr => GND,
	ena => datau_a0_a_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => datau(1));

-- Location: LC_X11_Y8_N4
datau_a0_a : maxv_lcell
-- Equation(s):
-- datau(0) = DFFEAS((shift_reg_a2_combout & (((dut_input(3) & dut_input(0))))) # (!shift_reg_a2_combout & (datau(1))), 
-- GLOBAL(auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0)), VCC, , datau_a0_a_a1_combout, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => datau(1),
	datab => dut_input(3),
	datac => dut_input(0),
	datad => shift_reg_a2_combout,
	aclr => GND,
	ena => datau_a0_a_a1_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => datau(0));

-- Location: LC_X8_Y8_N2
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a2 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(4),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a1_combout,
	datad => datau(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a2_combout);

-- Location: LC_X8_Y8_N9
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a3 : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_airsr_reg(0),
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_avirtual_ir_scan_reg_aregout,
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a2_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a3_combout);

-- Location: LC_X8_Y8_N8
auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo : maxv_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => ALT_INV_auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asplitter_nodes_receive_0(0),
	dataa => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_bypass_reg_aregout,
	datab => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a3_combout,
	datac => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(8),
	datad => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_mux_out_a0_combout,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_atdo_aregout);

-- Location: LC_X10_Y8_N8
dut_instance_aadd_instance_ainst12_aY : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst12_aY_acombout = (((dut_input(6) & dut_input(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => dut_input(6),
	datad => dut_input(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst12_aY_acombout);

-- Location: LC_X10_Y8_N5
dut_instance_aadd_instance_ainst20_ainst6_aY_a0 : maxv_lcell
-- Equation(s):
-- dut_instance_aadd_instance_ainst20_ainst6_aY_a0_combout = (dut_instance_aadd_instance_ainst12_aY_acombout & ((dut_instance_aadd_instance_ainst18_ainst6_aY_a0_combout) # ((dut_instance_aadd_instance_ainst18_ainst2_aY_acombout & 
-- dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout)))) # (!dut_instance_aadd_instance_ainst12_aY_acombout & (dut_instance_aadd_instance_ainst18_ainst6_aY_a0_combout & (dut_instance_aadd_instance_ainst18_ainst2_aY_acombout & 
-- dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => dut_instance_aadd_instance_ainst12_aY_acombout,
	datab => dut_instance_aadd_instance_ainst18_ainst6_aY_a0_combout,
	datac => dut_instance_aadd_instance_ainst18_ainst2_aY_acombout,
	datad => dut_instance_aadd_instance_ainst17_ainst6_aY_a0_combout,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => dut_instance_aadd_instance_ainst20_ainst6_aY_a0_combout);

-- Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
state_out_a0_a_aI : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => dut_instance_aadd_instance_ainst20_ainst6_aY_a0_combout,
	oe => VCC,
	padio => ww_state_out(0));

-- Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
state_out_a1_a_aI : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_udr_a0_combout,
	oe => VCC,
	padio => ww_state_out(1));

-- Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
state_out_a2_a_aI : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_sdr_a0_combout,
	oe => VCC,
	padio => ww_state_out(2));

-- Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
state_out_a3_a_aI : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => u0_avirtual_jtag_0_asld_virtual_jtag_basic_inst_avirtual_state_cdr_a0_combout,
	oe => VCC,
	padio => ww_state_out(3));

-- Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
state_out_a4_a_aI : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => auto_hub_a_ainstrumentation_fabric_with_node_gen_afabric_gen_new_way_awith_jtag_input_gen_ainstrumentation_fabric_ainstrumentation_fabric_aalt_sld_fab_asldfabric_a_ajtag_hub_gen_areal_sld_jtag_hub_ashadow_jsm_astate(5),
	oe => VCC,
	padio => ww_state_out(4));

-- Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
altera_reserved_tdo_aI : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => altera_internal_jtag_aTDO,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


