

================================================================
== Vivado HLS Report for 'hamming_window'
================================================================
* Date:           Wed Mar 10 14:36:17 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hamming_window_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.490|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  262|  262|  262|  262|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  260|  260|         6|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %outdata) nounwind, !map !20"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %indata) nounwind, !map !26"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @hamming_window_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "br label %1" [hamming_window.c:61]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.25ns)   --->   "%tmp = icmp eq i9 %i, -256" [hamming_window.c:61]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.40ns)   --->   "%i_1 = add i9 %i, 1" [hamming_window.c:61]   --->   Operation 16 'add' 'i_1' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [hamming_window.c:61]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = zext i9 %i to i64" [hamming_window.c:63]   --->   Operation 18 'zext' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%window_coeff_addr = getelementptr [256 x i14]* @window_coeff, i64 0, i64 %tmp_1" [hamming_window.c:63]   --->   Operation 19 'getelementptr' 'window_coeff_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.66ns)   --->   "%window_coeff_load = load i14* %window_coeff_addr, align 2" [hamming_window.c:63]   --->   Operation 20 'load' 'window_coeff_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 256> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr [256 x i16]* %indata, i64 0, i64 %tmp_1" [hamming_window.c:63]   --->   Operation 21 'getelementptr' 'indata_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.66ns)   --->   "%indata_load = load i16* %indata_addr, align 2" [hamming_window.c:63]   --->   Operation 22 'load' 'indata_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 23 [1/2] (2.66ns)   --->   "%window_coeff_load = load i14* %window_coeff_addr, align 2" [hamming_window.c:63]   --->   Operation 23 'load' 'window_coeff_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 256> <ROM>
ST_3 : Operation 24 [1/2] (2.66ns)   --->   "%indata_load = load i16* %indata_addr, align 2" [hamming_window.c:63]   --->   Operation 24 'load' 'indata_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i14 %window_coeff_load to i30" [hamming_window.c:63]   --->   Operation 25 'zext' 'tmp_2_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i16 %indata_load to i30" [hamming_window.c:63]   --->   Operation 26 'sext' 'tmp_3_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 27 [3/3] (3.49ns) (root node of the DSP)   --->   "%tmp_4 = mul i30 %tmp_2_cast, %tmp_3_cast" [hamming_window.c:63]   --->   Operation 27 'mul' 'tmp_4' <Predicate = (!tmp)> <Delay = 3.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.49>
ST_5 : Operation 28 [2/3] (3.49ns) (root node of the DSP)   --->   "%tmp_4 = mul i30 %tmp_2_cast, %tmp_3_cast" [hamming_window.c:63]   --->   Operation 28 'mul' 'tmp_4' <Predicate = (!tmp)> <Delay = 3.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_4 = mul i30 %tmp_2_cast, %tmp_3_cast" [hamming_window.c:63]   --->   Operation 29 'mul' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [hamming_window.c:61]   --->   Operation 30 'specregionbegin' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hamming_window.c:62]   --->   Operation 31 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i30 %tmp_4 to i32" [hamming_window.c:63]   --->   Operation 32 'sext' 'tmp_4_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr [256 x i32]* %outdata, i64 0, i64 %tmp_1" [hamming_window.c:63]   --->   Operation 33 'getelementptr' 'outdata_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (2.66ns)   --->   "store i32 %tmp_4_cast, i32* %outdata_addr, align 4" [hamming_window.c:63]   --->   Operation 34 'store' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_5) nounwind" [hamming_window.c:64]   --->   Operation 35 'specregionend' 'empty_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [hamming_window.c:61]   --->   Operation 36 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [hamming_window.c:65]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hamming_window.c:61) [9]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hamming_window.c:61) [9]  (0 ns)
	'getelementptr' operation ('window_coeff_addr', hamming_window.c:63) [18]  (0 ns)
	'load' operation ('window_coeff_load', hamming_window.c:63) on array 'window_coeff' [19]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('window_coeff_load', hamming_window.c:63) on array 'window_coeff' [19]  (2.66 ns)

 <State 4>: 3.49ns
The critical path consists of the following:
	'mul' operation of DSP[24] ('tmp_4', hamming_window.c:63) [24]  (3.49 ns)

 <State 5>: 3.49ns
The critical path consists of the following:
	'mul' operation of DSP[24] ('tmp_4', hamming_window.c:63) [24]  (3.49 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.66ns
The critical path consists of the following:
	'store' operation (hamming_window.c:63) of variable 'tmp_4_cast', hamming_window.c:63 on array 'outdata' [27]  (2.66 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
