;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -702, -10
	SUB -702, -10
	SUB -7, 0
	SPL 7, 100
	SPL 0, <130
	SPL 0, <130
	SLT -701, -10
	SPL <127, 106
	SPL <127, 106
	SLT 10, 9
	ADD <10, 9
	CMP #101, -301
	JMZ 10, 1
	ADD 10, 1
	SLT 210, 90
	SUB 0, @10
	SUB #70, 0
	DJN @511, 0
	DJN @511, 0
	CMP -207, <-120
	SPL @102, -101
	ADD 10, 1
	SLT -701, -10
	SLT -701, -10
	SLT 10, 1
	MOV #972, <297
	SPL 100, 91
	SPL <127, 106
	SLT 0, @2
	SPL -1, @-20
	SPL <-127, 100
	DJN @511, 0
	DJN @511, 0
	SUB #70, 1
	SLT -702, -10
	SLT 20, @11
	DJN @300, 90
	JMP -7, @-20
	SPL 0, <130
	CMP @127, 106
	CMP #20, @102
	SLT #0, -0
	CMP @0, @2
	CMP @0, @2
	ADD 210, 60
