// Copyright(c) 2017, Intel Corporation
//
// Redistribution  and  use  in source  and  binary  forms,  with  or  without
// modification, are permitted provided that the following conditions are met:
//
// * Redistributions of  source code  must retain the  above copyright notice,
//   this list of conditions and the following disclaimer.
// * Redistributions in binary form must reproduce the above copyright notice,
//   this list of conditions and the following disclaimer in the documentation
//   and/or other materials provided with the distribution.
// * Neither the name  of Intel Corporation  nor the names of its contributors
//   may be used to  endorse or promote  products derived  from this  software
//   without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING,  BUT NOT LIMITED TO,  THE
// IMPLIED WARRANTIES OF  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED.  IN NO EVENT  SHALL THE COPYRIGHT OWNER  OR CONTRIBUTORS BE
// LIABLE  FOR  ANY  DIRECT,  INDIRECT,  INCIDENTAL,  SPECIAL,  EXEMPLARY,  OR
// CONSEQUENTIAL  DAMAGES  (INCLUDING,  BUT  NOT LIMITED  TO,  PROCUREMENT  OF
// SUBSTITUTE GOODS OR SERVICES;  LOSS OF USE,  DATA, OR PROFITS;  OR BUSINESS
// INTERRUPTION)  HOWEVER CAUSED  AND ON ANY THEORY  OF LIABILITY,  WHETHER IN
// CONTRACT,  STRICT LIABILITY,  OR TORT  (INCLUDING NEGLIGENCE  OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,  EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
#pragma once
#include <memory>
#include <cstdint>
#include <vector>
#include <initializer_list>
#include <chrono>
#include <thread>

#include <opae/cxx/core/dma_buffer.h>
#include <opae/cxx/core/handle.h>
#include <opae/cxx/core/log.h>
#include <opae/cxx/core/except.h>

using opae::fpga::types::handle;
using opae::fpga::types::dma_buffer;

namespace opae {
namespace fpga {
namespace memory {

/** Divisible memory blocks.
 *
 * buffer_slice extends dma_buffer by adding the ability
 * to split a memory block into a series of smaller
 * memory blocks, simplifying tasks that involve huge page
 * allocations.
 */
class buffer_slice : public opae::fpga::types::dma_buffer,
                     public std::enable_shared_from_this<buffer_slice> {
 public:
  typedef std::shared_ptr<buffer_slice> ptr_t;


  /**
   * @brief Factory function to create buffer_slice objects from existing
   *        dma_buffer objects
   *
   * @param buffer A shared pointer to a dma_buffer object
   *
   * @return A shared pointer to a buffer_slice object
   */
  static buffer_slice::ptr_t convert(dma_buffer::ptr_t buffer)
  {
    return buffer_slice::ptr_t(new buffer_slice(buffer));
  }
  /**
   * @brief buffer_slice destructor
   *        Invalidates its virt_ member variable so dma_buffer destructor
   *        won't try to release the buffer
   */
  ~buffer_slice() { virt_ = 0; }


  /** Divide a buffer into a series of smaller buffers.
   *
   * For each item sz found in sizes, create a new dma_buffer
   * smart pointer whose size is sz and append the new smart
   * pointer to the end of the returned vector. The sub-buffers
   * are created in increasing order from the beginning of
   * this dma_buffer. The parent buffer (this) of each sub-buffer
   * is tracked so that it cannot be freed prior to a sub-buffer
   * free.
   *
   * @param[in] sizes An initializer list of sizes for the sub-buffers.
   * @return A std::vector of the sub-buffer pointers.
   */
  template <typename T>
  std::vector<dma_buffer::ptr_t> split(std::initializer_list<T> sizes) {
    std::vector<dma_buffer::ptr_t> v;
    size_t offset = 0;

    v.reserve(sizes.size());

    for (const auto &sz : sizes) {
      ptr_t p;
      p.reset(new buffer_slice(handle_, sz, virt_ + offset, wsid_, iova_ + offset,
                               shared_from_this()));
      v.push_back(p);
      offset += sz;
    }

    return v;
  }

 protected:
  dma_buffer::ptr_t parent_;  // for split buffers

 private:
  buffer_slice(dma_buffer::ptr_t buffer)
    : dma_buffer(buffer->owner(), buffer->size(), const_cast<uint8_t *>(buffer->get()),
        buffer->wsid(), buffer->iova()),
      parent_(buffer){}    

  buffer_slice(handle::ptr_t handle, size_t len, uint8_t *virt, uint64_t wsid,
               uint64_t iova, dma_buffer::ptr_t parent)
    : dma_buffer(handle, len, virt, wsid, iova)
    , parent_(parent){}
};

/** Poll for a specific value to appear at a given buffer location.
 *
 * Loops on a memory location without explicitly yielding the processor.
 * This API should be used only for time-critical scenarios, eg waiting
 * on a DMA address to be updated by hardware.
 *
 * @param[in] buf The buffer containing the memory location.
 * @param[in] offset The byte offset from the start of the buffer.
 * @param[in] timeout The maximum time to wait in microseconds.
 * @param[in] mask A bit mask to apply to the value read from the buffer.
 * @param[in] value The expected value after applying the mask.
 * @retval true If the expected value was observed.
 * @retval false If the timeout expired before seeing the expected value.
 */
template <typename T>
bool poll(dma_buffer::ptr_t buf, size_t offset,
          std::chrono::microseconds timeout, T mask, T value) {
  std::chrono::high_resolution_clock::time_point start =
      std::chrono::high_resolution_clock::now();

  std::chrono::microseconds elapsed;

  do {
    if ((buf->read<T>(offset) & mask) == value) return true;

    elapsed = std::chrono::duration_cast<std::chrono::microseconds>(
        std::chrono::high_resolution_clock::now() - start);

  } while (elapsed < timeout);

  return false;
}

/** Wait for a specific value to appear at a given buffer location.
 *
 * Loops on a memory location, yielding the processor after each iteration.
 * This API should not be used for time-critical scenarios. See poll instead.
 *
 * @param[in] buf The buffer containing the memory location.
 * @param[in] offset The byte offset from the start of the buffer.
 * @param[in] each The number of microseconds to sleep each loop iteration.
 * @param[in] timeout The maximum time to wait in microseconds.
 * @param[in] mask A bit mask to apply to the value read from the buffer.
 * @param[in] value The expected value after applying the mask.
 * @retval true If the expected value was observed.
 * @retval false If the timeout expired before seeing the expected value.
 */
template <typename T>
bool wait(dma_buffer::ptr_t buf, size_t offset, std::chrono::microseconds each,
          std::chrono::microseconds timeout, T mask, T value) {
  std::chrono::high_resolution_clock::time_point start =
      std::chrono::high_resolution_clock::now();
  std::chrono::microseconds elapsed;

  do {
    if ((buf->read<T>(offset) & mask) == value) return true;

    std::this_thread::sleep_for(each);

    elapsed = std::chrono::duration_cast<std::chrono::microseconds>(
        std::chrono::high_resolution_clock::now() - start);

  } while (elapsed < timeout);

  return false;
}

}  // end of namespace memory
}  // end of namespace fpga
}  // end of namespace opae
