<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FSAE VCU Firmware V1.0: inc/hw_ssi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="NEW+FULL+HR+LOGO+WHITE-116w.webp"/></td>
  <td id="projectalign">
   <div id="projectname">FSAE VCU Firmware V1.0<span id="projectnumber">&#160;1.01</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hw__ssi_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hw_ssi.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hw__ssi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// hw_ssi.h - Macros used when accessing the SSI hardware.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">//</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// Copyright (c) 2005-2015 Texas Instruments Incorporated.  All rights reserved.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">// Software License Agreement</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">// </span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">//   modification, are permitted provided that the following conditions</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//   are met:</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// </span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//   Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">// </span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">//   documentation and/or other materials provided with the  </span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">//   distribution.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// </span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//   its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//   from this software without specific prior written permission.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// </span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// </span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// This is part of revision 2.1.1.71 of the Tiva Firmware Development Package.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifndef __HW_SSI_H__</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#define __HW_SSI_H__</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">// The following are defines for the SSI register offsets.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af5caf77b05fba513a8efed0d5cb2ad86">   48</a></span><span class="preprocessor">#define SSI_O_CR0               0x00000000  </span><span class="comment">// SSI Control 0</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aec1fe28f5cd05494ac48c76861a6a455">   49</a></span><span class="preprocessor">#define SSI_O_CR1               0x00000004  </span><span class="comment">// SSI Control 1</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920">   50</a></span><span class="preprocessor">#define SSI_O_DR                0x00000008  </span><span class="comment">// SSI Data</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6">   51</a></span><span class="preprocessor">#define SSI_O_SR                0x0000000C  </span><span class="comment">// SSI Status</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb98ea55a965206ca63052dfaacdd5e8">   52</a></span><span class="preprocessor">#define SSI_O_CPSR              0x00000010  </span><span class="comment">// SSI Clock Prescale</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0c839fa56316268d9d3c1a6338d5b9a8">   53</a></span><span class="preprocessor">#define SSI_O_IM                0x00000014  </span><span class="comment">// SSI Interrupt Mask</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab5b9af4f6f0164617f176ab7a65f760c">   54</a></span><span class="preprocessor">#define SSI_O_RIS               0x00000018  </span><span class="comment">// SSI Raw Interrupt Status</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb7055b4042d647c5810778257911c2f">   55</a></span><span class="preprocessor">#define SSI_O_MIS               0x0000001C  </span><span class="comment">// SSI Masked Interrupt Status</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf63879f2c29b6fd6d9903153dd4271a">   56</a></span><span class="preprocessor">#define SSI_O_ICR               0x00000020  </span><span class="comment">// SSI Interrupt Clear</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af758d677fe6a37624e0f32c5e03c77f7">   57</a></span><span class="preprocessor">#define SSI_O_DMACTL            0x00000024  </span><span class="comment">// SSI DMA Control</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a58524652df1e56803acabd17f126d205">   58</a></span><span class="preprocessor">#define SSI_O_PP                0x00000FC0  </span><span class="comment">// SSI Peripheral Properties</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a6c4cc28e180a0023d1a6bf7bad1fcfec">   59</a></span><span class="preprocessor">#define SSI_O_CC                0x00000FC8  </span><span class="comment">// SSI Clock Configuration</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// The following are defines for the bit fields in the SSI_O_CR0 register.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d">   66</a></span><span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00  </span><span class="comment">// SSI Serial Clock Rate</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad448b8bdd1611b78b945036b2c85c362">   67</a></span><span class="preprocessor">#define SSI_CR0_SPH             0x00000080  </span><span class="comment">// SSI Serial Clock Phase</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d">   68</a></span><span class="preprocessor">#define SSI_CR0_SPO             0x00000040  </span><span class="comment">// SSI Serial Clock Polarity</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca">   69</a></span><span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030  </span><span class="comment">// SSI Frame Format Select</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad61aa990a415319ec805d9c4f9585c3a">   70</a></span><span class="preprocessor">#define SSI_CR0_FRF_MOTO        0x00000000  </span><span class="comment">// Freescale SPI Frame Format</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a091d7d03efbe28af12064e586701a700">   71</a></span><span class="preprocessor">#define SSI_CR0_FRF_TI          0x00000010  </span><span class="comment">// Synchronous Serial Frame Format</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a052be4efc05ce89a2c2837f50c3529f2">   72</a></span><span class="preprocessor">#define SSI_CR0_FRF_NMW         0x00000020  </span><span class="comment">// MICROWIRE Frame Format</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad68778d4ef8eef95119c7977a9fec1f6">   73</a></span><span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F  </span><span class="comment">// SSI Data Size Select</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5ce8e80906f1116426e8dedd13160c96">   74</a></span><span class="preprocessor">#define SSI_CR0_DSS_4           0x00000003  </span><span class="comment">// 4-bit data</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0769dbe842e03d4ec3adc326c8593d8b">   75</a></span><span class="preprocessor">#define SSI_CR0_DSS_5           0x00000004  </span><span class="comment">// 5-bit data</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#abe085d02bd760bfeec712d7cd1cc546e">   76</a></span><span class="preprocessor">#define SSI_CR0_DSS_6           0x00000005  </span><span class="comment">// 6-bit data</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae3de269898287c5d1e549857ac9f56d2">   77</a></span><span class="preprocessor">#define SSI_CR0_DSS_7           0x00000006  </span><span class="comment">// 7-bit data</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aca6d8eec01dc35cfc20f89075b0de30b">   78</a></span><span class="preprocessor">#define SSI_CR0_DSS_8           0x00000007  </span><span class="comment">// 8-bit data</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab5ab3648a5a3fe3518cbae1a7e25d439">   79</a></span><span class="preprocessor">#define SSI_CR0_DSS_9           0x00000008  </span><span class="comment">// 9-bit data</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a4dbebab23a0608236477c19d21af13db">   80</a></span><span class="preprocessor">#define SSI_CR0_DSS_10          0x00000009  </span><span class="comment">// 10-bit data</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa88bf75f82912b131722b5493ab74823">   81</a></span><span class="preprocessor">#define SSI_CR0_DSS_11          0x0000000A  </span><span class="comment">// 11-bit data</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a79bdef755ffd7300a8f3b3c1954ba4ff">   82</a></span><span class="preprocessor">#define SSI_CR0_DSS_12          0x0000000B  </span><span class="comment">// 12-bit data</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afe9499318c857d377b65c3e66d064995">   83</a></span><span class="preprocessor">#define SSI_CR0_DSS_13          0x0000000C  </span><span class="comment">// 13-bit data</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a84d41dc0742f68ef9dc43da741a3f0d7">   84</a></span><span class="preprocessor">#define SSI_CR0_DSS_14          0x0000000D  </span><span class="comment">// 14-bit data</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a4e74ff45bb07cfc16bb42d971e2c436a">   85</a></span><span class="preprocessor">#define SSI_CR0_DSS_15          0x0000000E  </span><span class="comment">// 15-bit data</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2d27eaaa5043e93158f8c9c9f86f13d0">   86</a></span><span class="preprocessor">#define SSI_CR0_DSS_16          0x0000000F  </span><span class="comment">// 16-bit data</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#abd0cd7047845f6a52ed9cb60b0796000">   87</a></span><span class="preprocessor">#define SSI_CR0_SCR_S           8</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">// The following are defines for the bit fields in the SSI_O_CR1 register.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8bc5c89d0ffce4a1f920107518dbde9e">   94</a></span><span class="preprocessor">#define SSI_CR1_EOM             0x00000800  </span><span class="comment">// Stop Frame (End of Message)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a15f8d9ab8f6ec8fb1acda4c35112cab7">   95</a></span><span class="preprocessor">#define SSI_CR1_FSSHLDFRM       0x00000400  </span><span class="comment">// FSS Hold Frame</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aed0a9943918dc232cf639a7852b023a3">   96</a></span><span class="preprocessor">#define SSI_CR1_HSCLKEN         0x00000200  </span><span class="comment">// High Speed Clock Enable</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#add37edfea74173f8ed9d57c8e0a48891">   97</a></span><span class="preprocessor">#define SSI_CR1_DIR             0x00000100  </span><span class="comment">// SSI Direction of Operation</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a93d7fd675ae168d89a08b9f13939bb50">   98</a></span><span class="preprocessor">#define SSI_CR1_MODE_M          0x000000C0  </span><span class="comment">// SSI Mode</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae6eeef0aed0c6940709af06021768663">   99</a></span><span class="preprocessor">#define SSI_CR1_MODE_LEGACY     0x00000000  </span><span class="comment">// Legacy SSI mode</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afcdd30edfc9c3166822c679704eefd97">  100</a></span><span class="preprocessor">#define SSI_CR1_MODE_BI         0x00000040  </span><span class="comment">// Bi-SSI mode</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af8c2d8ef3a9d3ebd8cf1672998bc9909">  101</a></span><span class="preprocessor">#define SSI_CR1_MODE_QUAD       0x00000080  </span><span class="comment">// Quad-SSI Mode</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2b0971ae57a1056aca40c23a83a431b3">  102</a></span><span class="preprocessor">#define SSI_CR1_MODE_ADVANCED   0x000000C0  </span><span class="comment">// Advanced SSI Mode with 8-bit</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>                                            <span class="comment">// packet size</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#acb5e643b2ef5146c259fa512331bf88a">  104</a></span><span class="preprocessor">#define SSI_CR1_EOT             0x00000010  </span><span class="comment">// End of Transmission</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c">  105</a></span><span class="preprocessor">#define SSI_CR1_MS              0x00000004  </span><span class="comment">// SSI Master/Slave Select</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1">  106</a></span><span class="preprocessor">#define SSI_CR1_SSE             0x00000002  </span><span class="comment">// SSI Synchronous Serial Port</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa4f8c02fe160be0f57fe89043e75f441">  108</a></span><span class="preprocessor">#define SSI_CR1_LBM             0x00000001  </span><span class="comment">// SSI Loopback Mode</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">// The following are defines for the bit fields in the SSI_O_DR register.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">//</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5ddafae7777be33d5eecb99da1b8a05a">  115</a></span><span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF  </span><span class="comment">// SSI Receive/Transmit Data</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9b1a44baadd6213589ee861721ac0a0c">  116</a></span><span class="preprocessor">#define SSI_DR_DATA_S           0</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">//</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// The following are defines for the bit fields in the SSI_O_SR register.</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">//</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2001ab9e16bea9e0368913d175166305">  123</a></span><span class="preprocessor">#define SSI_SR_BSY              0x00000010  </span><span class="comment">// SSI Busy Bit</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a92a38ea113ddadfe34512396ca7c9a46">  124</a></span><span class="preprocessor">#define SSI_SR_RFF              0x00000008  </span><span class="comment">// SSI Receive FIFO Full</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae0653371c86992b7f364d3909b10fd7b">  125</a></span><span class="preprocessor">#define SSI_SR_RNE              0x00000004  </span><span class="comment">// SSI Receive FIFO Not Empty</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e">  126</a></span><span class="preprocessor">#define SSI_SR_TNF              0x00000002  </span><span class="comment">// SSI Transmit FIFO Not Full</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2b3277b0a04d62e7674155c89881b86c">  127</a></span><span class="preprocessor">#define SSI_SR_TFE              0x00000001  </span><span class="comment">// SSI Transmit FIFO Empty</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">//</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// The following are defines for the bit fields in the SSI_O_CPSR register.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">//</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1ccb03d587b0533504201b1224cb6710">  134</a></span><span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF  </span><span class="comment">// SSI Clock Prescale Divisor</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab24c55bea4eb7168928b903681f0ceed">  135</a></span><span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">//</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">// The following are defines for the bit fields in the SSI_O_IM register.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">//</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a50a9bb8f928cb9ac6203d69b0b15890d">  142</a></span><span class="preprocessor">#define SSI_IM_EOTIM            0x00000040  </span><span class="comment">// End of Transmit Interrupt Mask</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a061b9446afd7711c00e17fb127490c41">  143</a></span><span class="preprocessor">#define SSI_IM_DMATXIM          0x00000020  </span><span class="comment">// SSI Transmit DMA Interrupt Mask</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab5b00bc0dac2957c1e749feda9745280">  144</a></span><span class="preprocessor">#define SSI_IM_DMARXIM          0x00000010  </span><span class="comment">// SSI Receive DMA Interrupt Mask</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53">  145</a></span><span class="preprocessor">#define SSI_IM_TXIM             0x00000008  </span><span class="comment">// SSI Transmit FIFO Interrupt Mask</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a991109b454b7f2a294ce9dd2b523f378">  146</a></span><span class="preprocessor">#define SSI_IM_RXIM             0x00000004  </span><span class="comment">// SSI Receive FIFO Interrupt Mask</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afd3ac990370ed4a0100b719fc1c7da7f">  147</a></span><span class="preprocessor">#define SSI_IM_RTIM             0x00000002  </span><span class="comment">// SSI Receive Time-Out Interrupt</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b">  149</a></span><span class="preprocessor">#define SSI_IM_RORIM            0x00000001  </span><span class="comment">// SSI Receive Overrun Interrupt</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// The following are defines for the bit fields in the SSI_O_RIS register.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">//</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0427a92d854e3553bcee6ebeec667604">  157</a></span><span class="preprocessor">#define SSI_RIS_EOTRIS          0x00000040  </span><span class="comment">// End of Transmit Raw Interrupt</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a77fc219697c468a7c69813179b7aabcb">  159</a></span><span class="preprocessor">#define SSI_RIS_DMATXRIS        0x00000020  </span><span class="comment">// SSI Transmit DMA Raw Interrupt</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae6bce7e9dea5964b674ee4d825fd3cf5">  161</a></span><span class="preprocessor">#define SSI_RIS_DMARXRIS        0x00000010  </span><span class="comment">// SSI Receive DMA Raw Interrupt</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2eadd9397b3638d5da48ccdbaea3185d">  163</a></span><span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008  </span><span class="comment">// SSI Transmit FIFO Raw Interrupt</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8b1c5d9972afeda4f50dda2690835731">  165</a></span><span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004  </span><span class="comment">// SSI Receive FIFO Raw Interrupt</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa886afa014f07c99a181ab319dc28080">  167</a></span><span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002  </span><span class="comment">// SSI Receive Time-Out Raw</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5">  169</a></span><span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001  </span><span class="comment">// SSI Receive Overrun Raw</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">//</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">// The following are defines for the bit fields in the SSI_O_MIS register.</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">//</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a75aa3675b09bbcc87169528075e15475">  177</a></span><span class="preprocessor">#define SSI_MIS_EOTMIS          0x00000040  </span><span class="comment">// End of Transmit Masked Interrupt</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa2d7bfefb90fd58c349d8f52fe6e05f0">  179</a></span><span class="preprocessor">#define SSI_MIS_DMATXMIS        0x00000020  </span><span class="comment">// SSI Transmit DMA Masked</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9e26a9350a70e9cd92f99d5a83f6670a">  181</a></span><span class="preprocessor">#define SSI_MIS_DMARXMIS        0x00000010  </span><span class="comment">// SSI Receive DMA Masked Interrupt</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841">  183</a></span><span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008  </span><span class="comment">// SSI Transmit FIFO Masked</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9">  185</a></span><span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004  </span><span class="comment">// SSI Receive FIFO Masked</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3cc503e0fe07bef97ba821a1770c7682">  187</a></span><span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002  </span><span class="comment">// SSI Receive Time-Out Masked</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8">  189</a></span><span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001  </span><span class="comment">// SSI Receive Overrun Masked</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">//</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// The following are defines for the bit fields in the SSI_O_ICR register.</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">//</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac34fc599e82992f261a37a1d879a54a2">  197</a></span><span class="preprocessor">#define SSI_ICR_EOTIC           0x00000040  </span><span class="comment">// End of Transmit Interrupt Clear</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a873e573501798cee815d0e810979e579">  198</a></span><span class="preprocessor">#define SSI_ICR_DMATXIC         0x00000020  </span><span class="comment">// SSI Transmit DMA Interrupt Clear</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a954860482fa17ad95cd0d4cb44fda84b">  199</a></span><span class="preprocessor">#define SSI_ICR_DMARXIC         0x00000010  </span><span class="comment">// SSI Receive DMA Interrupt Clear</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab08a821d41f3c5491b33d81e51389db2">  200</a></span><span class="preprocessor">#define SSI_ICR_RTIC            0x00000002  </span><span class="comment">// SSI Receive Time-Out Interrupt</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad">  202</a></span><span class="preprocessor">#define SSI_ICR_RORIC           0x00000001  </span><span class="comment">// SSI Receive Overrun Interrupt</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">// The following are defines for the bit fields in the SSI_O_DMACTL register.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">//</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab8b200e1fd3933a38e600075b6016fac">  210</a></span><span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002  </span><span class="comment">// Transmit DMA Enable</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8220a9b5a0cddf55cf93a685989b1161">  211</a></span><span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001  </span><span class="comment">// Receive DMA Enable</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">//</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">// The following are defines for the bit fields in the SSI_O_PP register.</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">//</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a66146248d5d32eddd7f10dc679982df1">  218</a></span><span class="preprocessor">#define SSI_PP_FSSHLDFRM        0x00000008  </span><span class="comment">// FSS Hold Frame Capability</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aff96fbd6da6b6f4ea41fdd619ae1dddc">  219</a></span><span class="preprocessor">#define SSI_PP_MODE_M           0x00000006  </span><span class="comment">// Mode of Operation</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0bd3882820b78bb82f143c70ca58f350">  220</a></span><span class="preprocessor">#define SSI_PP_MODE_LEGACY      0x00000000  </span><span class="comment">// Legacy SSI mode</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a543c58cdc94562eb5bf840c237905a27">  221</a></span><span class="preprocessor">#define SSI_PP_MODE_ADVBI       0x00000002  </span><span class="comment">// Legacy mode, Advanced SSI mode</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>                                            <span class="comment">// and Bi-SSI mode enabled</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf04017c2a90830b1049f86abd46d60f">  223</a></span><span class="preprocessor">#define SSI_PP_MODE_ADVBIQUAD   0x00000004  </span><span class="comment">// Legacy mode, Advanced mode,</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>                                            <span class="comment">// Bi-SSI and Quad-SSI mode enabled</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8b78c2aa1838a0e6abb1b23a7fdb50ae">  225</a></span><span class="preprocessor">#define SSI_PP_HSCLK            0x00000001  </span><span class="comment">// High Speed Capability</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">//</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">// The following are defines for the bit fields in the SSI_O_CC register.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">//</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a10648d28f9051b78571d9a3716559a52">  232</a></span><span class="preprocessor">#define SSI_CC_CS_M             0x0000000F  </span><span class="comment">// SSI Baud Clock Source</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb0a8a2406b1bdfba538f2ece794b606">  233</a></span><span class="preprocessor">#define SSI_CC_CS_SYSPLL        0x00000000  </span><span class="comment">// System clock (based on clock</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                                            <span class="comment">// source and divisor factor)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afceeabc207fd2cf6f280acdd4c787fba">  235</a></span><span class="preprocessor">#define SSI_CC_CS_PIOSC         0x00000005  </span><span class="comment">// PIOSC</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#endif </span><span class="comment">// __HW_SSI_H__</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><a class="el" href="hw__ssi_8h.html">hw_ssi.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
