<stg><name>cnn_top_Pipeline_VITIS_LOOP_110_15</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body.i20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body.i20:0 %i_4 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i20:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i20:2 %icmp_ln110 = icmp_eq  i6 %i_4, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i20:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i20:4 %i_5 = add i6 %i_4, i6 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i20:5 %br_ln110 = br i1 %icmp_ln110, void %for.body.i20.split, void %VITIS_LOOP_76_2.i24.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="6">
<![CDATA[
for.body.i20.split:0 %i_5_cast = zext i6 %i_4

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i20.split:2 %x_assign_addr = getelementptr i32 %x_assign, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="x_assign_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
for.body.i20.split:3 %x_assign_load = load i5 %x_assign_addr

]]></Node>
<StgValue><ssdm name="x_assign_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i20.split:15 %store_ln110 = store i6 %i_5, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
for.body.i20.split:3 %x_assign_load = load i5 %x_assign_addr

]]></Node>
<StgValue><ssdm name="x_assign_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="22" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i20.split:10 %tmp_13 = fcmp_ogt  i32 %x_assign_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
for.body.i20.split:4 %bitcast_ln112 = bitcast i32 %x_assign_load

]]></Node>
<StgValue><ssdm name="bitcast_ln112"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i20.split:5 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln112, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="32">
<![CDATA[
for.body.i20.split:6 %trunc_ln112 = trunc i32 %bitcast_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i20.split:7 %icmp_ln112 = icmp_ne  i8 %tmp_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.i20.split:8 %icmp_ln112_1 = icmp_eq  i23 %trunc_ln112, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln112_1"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i20.split:9 %or_ln112 = or i1 %icmp_ln112_1, i1 %icmp_ln112

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i20.split:10 %tmp_13 = fcmp_ogt  i32 %x_assign_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i20.split:11 %and_ln112 = and i1 %or_ln112, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln112"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i20.split:12 %select_ln112 = select i1 %and_ln112, i32 %x_assign_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
VITIS_LOOP_76_2.i24.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i20.split:1 %specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i20.split:13 %x_assign_2_addr = getelementptr i32 %x_assign_2, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="x_assign_2_addr"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body.i20.split:14 %store_ln112 = store i32 %select_ln112, i5 %x_assign_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.body.i20.split:16 %br_ln110 = br void %for.body.i20

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="x_assign" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_assign"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="x_assign_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_assign_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="i" fromId="54" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_56" to="store_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="i" to="store_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="59" from="i" to="i_4" fromId="8" toId="11">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="12">
</dataflow>
<dataflow id="69" from="p_str" to="specpipeline_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="i_4" to="icmp_ln110" fromId="11" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln110" fromId="71" toId="13">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="73" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_75" to="empty" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_75" to="empty" fromId="75" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_75" to="empty" fromId="75" toId="14">
</dataflow>
<dataflow id="79" from="i_4" to="i_5" fromId="11" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_80" to="i_5" fromId="80" toId="15">
</dataflow>
<dataflow id="82" from="icmp_ln110" to="br_ln110" fromId="13" toId="16">
</dataflow>
<dataflow id="83" from="i_4" to="i_5_cast" fromId="11" toId="17">
</dataflow>
<dataflow id="84" from="x_assign" to="x_assign_addr" fromId="52" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_85" to="x_assign_addr" fromId="85" toId="18">
</dataflow>
<dataflow id="87" from="i_5_cast" to="x_assign_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="88" from="x_assign_addr" to="x_assign_load" fromId="18" toId="19">
</dataflow>
<dataflow id="89" from="i_5" to="store_ln110" fromId="15" toId="20">
</dataflow>
<dataflow id="90" from="i" to="store_ln110" fromId="8" toId="20">
</dataflow>
<dataflow id="91" from="x_assign_addr" to="x_assign_load" fromId="18" toId="21">
</dataflow>
<dataflow id="92" from="x_assign_load" to="tmp_13" fromId="21" toId="22">
</dataflow>
<dataflow id="94" from="StgValue_93" to="tmp_13" fromId="93" toId="22">
</dataflow>
<dataflow id="95" from="x_assign_load" to="bitcast_ln112" fromId="21" toId="23">
</dataflow>
<dataflow id="97" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_12" fromId="96" toId="24">
</dataflow>
<dataflow id="98" from="bitcast_ln112" to="tmp_12" fromId="23" toId="24">
</dataflow>
<dataflow id="100" from="StgValue_99" to="tmp_12" fromId="99" toId="24">
</dataflow>
<dataflow id="102" from="StgValue_101" to="tmp_12" fromId="101" toId="24">
</dataflow>
<dataflow id="103" from="bitcast_ln112" to="trunc_ln112" fromId="23" toId="25">
</dataflow>
<dataflow id="104" from="tmp_12" to="icmp_ln112" fromId="24" toId="26">
</dataflow>
<dataflow id="106" from="StgValue_105" to="icmp_ln112" fromId="105" toId="26">
</dataflow>
<dataflow id="107" from="trunc_ln112" to="icmp_ln112_1" fromId="25" toId="27">
</dataflow>
<dataflow id="109" from="StgValue_108" to="icmp_ln112_1" fromId="108" toId="27">
</dataflow>
<dataflow id="110" from="icmp_ln112_1" to="or_ln112" fromId="27" toId="28">
</dataflow>
<dataflow id="111" from="icmp_ln112" to="or_ln112" fromId="26" toId="28">
</dataflow>
<dataflow id="112" from="x_assign_load" to="tmp_13" fromId="21" toId="29">
</dataflow>
<dataflow id="113" from="StgValue_93" to="tmp_13" fromId="93" toId="29">
</dataflow>
<dataflow id="114" from="or_ln112" to="and_ln112" fromId="28" toId="30">
</dataflow>
<dataflow id="115" from="tmp_13" to="and_ln112" fromId="29" toId="30">
</dataflow>
<dataflow id="116" from="and_ln112" to="select_ln112" fromId="30" toId="31">
</dataflow>
<dataflow id="117" from="x_assign_load" to="select_ln112" fromId="21" toId="31">
</dataflow>
<dataflow id="118" from="StgValue_93" to="select_ln112" fromId="93" toId="31">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopName" to="specloopname_ln110" fromId="119" toId="32">
</dataflow>
<dataflow id="122" from="empty_10" to="specloopname_ln110" fromId="121" toId="32">
</dataflow>
<dataflow id="123" from="x_assign_2" to="x_assign_2_addr" fromId="53" toId="33">
</dataflow>
<dataflow id="124" from="StgValue_85" to="x_assign_2_addr" fromId="85" toId="33">
</dataflow>
<dataflow id="125" from="i_5_cast" to="x_assign_2_addr" fromId="17" toId="33">
</dataflow>
<dataflow id="126" from="select_ln112" to="store_ln112" fromId="31" toId="34">
</dataflow>
<dataflow id="127" from="x_assign_2_addr" to="store_ln112" fromId="33" toId="34">
</dataflow>
<dataflow id="128" from="icmp_ln110" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="129" from="icmp_ln110" to="StgValue_5" fromId="13" toId="5">
</dataflow>
</dataflows>


</stg>
