WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2656266 heartbeat IPC: 3.765 cumulative IPC: 3.765 (Simulation time: 00 hr 01 min 05 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2656267 cumulative IPC: 3.765 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2656267 cumulative IPC: 3.765 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 29436322 heartbeat IPC: 0.3734 cumulative IPC: 0.3734 (Simulation time: 00 hr 05 min 12 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 26780056 cumulative IPC: 0.3734 (Simulation time: 00 hr 05 min 12 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 26780056 cumulative IPC: 0.3734 (Simulation time: 00 hr 05 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/leslie3d_94B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3734 instructions: 10000001 cycles: 26780056
CPU 0 Branch Prediction Accuracy: 9.369% MPKI: 56.89 Average ROB Occupancy at Mispredict: 273.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0008
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 56.9
BRANCH_DIRECT_CALL: 0.0056
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0055

LLC TOTAL        ACCESS:     688415 HIT:     380348 MISS:     308067
LLC LOAD         ACCESS:     413875 HIT:     236963 MISS:     176912
LLC RFO          ACCESS:     132990 HIT:       2182 MISS:     130808
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     141314 HIT:     141097 MISS:        217
LLC TRANSLATION  ACCESS:        236 HIT:        106 MISS:        130
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 847.3 cycles
cpu0_DTLB TOTAL        ACCESS:    3487410 HIT:    3440227 MISS:      47183
cpu0_DTLB LOAD         ACCESS:    3487410 HIT:    3440227 MISS:      47183
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.05 cycles
cpu0_ITLB TOTAL        ACCESS:       6968 HIT:       6945 MISS:         23
cpu0_ITLB LOAD         ACCESS:       6968 HIT:       6945 MISS:         23
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 184.7 cycles
cpu0_L1D TOTAL        ACCESS:    4182925 HIT:    1626900 MISS:    2556025
cpu0_L1D LOAD         ACCESS:    2952153 HIT:    1443559 MISS:    1508594
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1226029 HIT:     178919 MISS:    1047110
cpu0_L1D TRANSLATION  ACCESS:       4743 HIT:       4422 MISS:        321
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 93.93 cycles
cpu0_L1I TOTAL        ACCESS:       9730 HIT:       9588 MISS:        142
cpu0_L1I LOAD         ACCESS:       9730 HIT:       9588 MISS:        142
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 161 cycles
cpu0_L2C TOTAL        ACCESS:     715744 HIT:     168639 MISS:     547105
cpu0_L2C LOAD         ACCESS:     428562 HIT:      14687 MISS:     413875
cpu0_L2C RFO          ACCESS:     137514 HIT:       4524 MISS:     132990
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     149355 HIT:     149351 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:        313 HIT:         77 MISS:        236
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 497.7 cycles
cpu0_STLB TOTAL        ACCESS:       9144 HIT:       4416 MISS:       4728
cpu0_STLB LOAD         ACCESS:       9144 HIT:       4416 MISS:       4728
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 215.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     146013
  ROW_BUFFER_MISS:     161710
 AVG DBUS CONGESTED CYCLE: 3.933
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      16912
  FULL:     116092
