

================================================================
== Vivado HLS Report for 'adders'
================================================================
* Date:           Mon May 15 18:09:53 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        adders_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   1.00|      0.53|        0.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   16|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     750|      64|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      15|
|Register         |        -|      -|      48|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     798|      79|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |adders_add_32ns_3bkb_U1  |adders_add_32ns_3bkb  |        0|      0|  375|  32|
    |adders_add_32ns_3bkb_U2  |adders_add_32ns_3bkb  |        0|      0|  375|  32|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  750|  64|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |  16|   0|   16|          0|
    |tmp1_reg_63  |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  48|   0|   48|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    adders    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    adders    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    adders    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    adders    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    adders    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    adders    | return value |
|ap_return  | out |   32| ap_ctrl_hs |    adders    | return value |
|in1        |  in |   32|   ap_none  |      in1     |    scalar    |
|in2        |  in |   32|   ap_none  |      in2     |    scalar    |
|in3        |  in |   32|   ap_none  |      in3     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

