<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="viadotto.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xpwr.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="configurator.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="configurator.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="configurator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="configurator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="configurator.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="configurator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="configurator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="configurator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="configurator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="configurator.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="configurator.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="configurator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="configurator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="configurator.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="configurator.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_POWER_REPORT" xil_pn:name="configurator.pwr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="configurator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="configurator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="configurator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="configurator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="configurator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="configurator.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="configurator.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="configurator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="configurator_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="configurator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="configurator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="configurator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="configurator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="configurator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="configurator_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="configurator_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="configurator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="configurator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="configurator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="configurator_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="configurator_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="configurator_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="configurator_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="configurator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/configurator_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/configurator_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/configurator_timesim.vhd"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/configurator_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/configurator_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1665420988" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1665420988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665420988" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7643352744236049714" xil_pn:start_ts="1665420988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665421302" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4771160903895836735" xil_pn:start_ts="1665421302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665420988" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1665420988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665420988" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3998126026336057330" xil_pn:start_ts="1665420988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665421302" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2904557803250577620" xil_pn:start_ts="1665421302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665421302" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8382620196044554485" xil_pn:start_ts="1665421302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680527740" xil_pn:in_ck="-1242540093133515932" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2300560875984078000" xil_pn:start_ts="1680527725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="configurator.lso"/>
      <outfile xil_pn:name="configurator.ngc"/>
      <outfile xil_pn:name="configurator.ngr"/>
      <outfile xil_pn:name="configurator.prj"/>
      <outfile xil_pn:name="configurator.stx"/>
      <outfile xil_pn:name="configurator.syr"/>
      <outfile xil_pn:name="configurator.xst"/>
      <outfile xil_pn:name="configurator_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1665420998" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6008547955387890663" xil_pn:start_ts="1665420998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680527753" xil_pn:in_ck="-8090849382787351367" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4743697352138422914" xil_pn:start_ts="1680527745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="configurator.bld"/>
      <outfile xil_pn:name="configurator.ngd"/>
      <outfile xil_pn:name="configurator_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1680527800" xil_pn:in_ck="-8090849382787351366" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="7402452365726878618" xil_pn:start_ts="1680527753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="configurator.pcf"/>
      <outfile xil_pn:name="configurator_map.map"/>
      <outfile xil_pn:name="configurator_map.mrp"/>
      <outfile xil_pn:name="configurator_map.ncd"/>
      <outfile xil_pn:name="configurator_map.ngm"/>
      <outfile xil_pn:name="configurator_map.psr"/>
      <outfile xil_pn:name="configurator_map.xrpt"/>
      <outfile xil_pn:name="configurator_summary.xml"/>
      <outfile xil_pn:name="configurator_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1680527822" xil_pn:in_ck="2632545698966280403" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="3827386487714055127" xil_pn:start_ts="1680527800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="configurator.ncd"/>
      <outfile xil_pn:name="configurator.pad"/>
      <outfile xil_pn:name="configurator.par"/>
      <outfile xil_pn:name="configurator.ptwx"/>
      <outfile xil_pn:name="configurator.unroutes"/>
      <outfile xil_pn:name="configurator.xpi"/>
      <outfile xil_pn:name="configurator_pad.csv"/>
      <outfile xil_pn:name="configurator_pad.txt"/>
      <outfile xil_pn:name="configurator_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1680527839" xil_pn:in_ck="-8090849382787351498" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-4807352182506910182" xil_pn:start_ts="1680527828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="configurator.bgn"/>
      <outfile xil_pn:name="configurator.bit"/>
      <outfile xil_pn:name="configurator.drc"/>
      <outfile xil_pn:name="configurator.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1680529263" xil_pn:in_ck="-8090849382787364352" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8687144345827537646" xil_pn:start_ts="1680529251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665421431" xil_pn:in_ck="-8090849382787351498" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="3392078102223581233" xil_pn:start_ts="1665421424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/configurator_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/configurator_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/configurator_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1680527370" xil_pn:in_ck="-8090849382787351498" xil_pn:name="TRAN_XPower_spartan6" xil_pn:prop_ck="551822306723492374" xil_pn:start_ts="1680527370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1665421420" xil_pn:in_ck="-8090849382787351498" xil_pn:name="TRAN_genPowerData_spartan6" xil_pn:prop_ck="6487919565065589271" xil_pn:start_ts="1665421413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xpwr.xmsgs"/>
      <outfile xil_pn:name="configurator.pwr"/>
    </transform>
    <transform xil_pn:end_ts="1680527822" xil_pn:in_ck="-8090849382787351498" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817501" xil_pn:start_ts="1680527815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="configurator.twr"/>
      <outfile xil_pn:name="configurator.twx"/>
    </transform>
    <transform xil_pn:end_ts="1665421316" xil_pn:in_ck="-8090849382787351367" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="1897814836228976770" xil_pn:start_ts="1665421313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/configurator_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/configurator_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
