// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module optical_flow_gradient_weight_x (
        ap_clk,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        y_filtered_V_dout,
        y_filtered_V_empty_n,
        y_filtered_V_read,
        y_filt_V_1_dout,
        y_filt_V_1_empty_n,
        y_filt_V_1_read,
        y_filt_V_2_dout,
        y_filt_V_2_empty_n,
        y_filt_V_2_read,
        y_filt_V_3_dout,
        y_filt_V_3_empty_n,
        y_filt_V_3_read,
        filtered_gradient_V_din,
        filtered_gradient_V_full_n,
        filtered_gradient_V_write,
        filt_grad_V_1_din,
        filt_grad_V_1_full_n,
        filt_grad_V_1_write,
        filt_grad_V_2_din,
        filt_grad_V_2_full_n,
        filt_grad_V_2_write,
        filt_grad_V_3_din,
        filt_grad_V_3_full_n,
        filt_grad_V_3_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_state12 = 4'd4;
parameter    ap_ST_fsm_state13 = 4'd8;

input   ap_clk;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [95:0] y_filtered_V_dout;
input   y_filtered_V_empty_n;
output   y_filtered_V_read;
input  [95:0] y_filt_V_1_dout;
input   y_filt_V_1_empty_n;
output   y_filt_V_1_read;
input  [95:0] y_filt_V_2_dout;
input   y_filt_V_2_empty_n;
output   y_filt_V_2_read;
input  [95:0] y_filt_V_3_dout;
input   y_filt_V_3_empty_n;
output   y_filt_V_3_read;
output  [95:0] filtered_gradient_V_din;
input   filtered_gradient_V_full_n;
output   filtered_gradient_V_write;
output  [95:0] filt_grad_V_1_din;
input   filt_grad_V_1_full_n;
output   filt_grad_V_1_write;
output  [95:0] filt_grad_V_2_din;
input   filt_grad_V_2_full_n;
output   filt_grad_V_2_write;
output  [95:0] filt_grad_V_3_din;
input   filt_grad_V_3_full_n;
output   filt_grad_V_3_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg y_filtered_V_read;
reg y_filt_V_1_read;
reg y_filt_V_2_read;
reg y_filt_V_3_read;
reg[95:0] filtered_gradient_V_din;
reg filtered_gradient_V_write;
reg[95:0] filt_grad_V_1_din;
reg filt_grad_V_1_write;
reg[95:0] filt_grad_V_2_din;
reg filt_grad_V_2_write;
reg[95:0] filt_grad_V_3_din;
reg filt_grad_V_3_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    y_filtered_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln251_reg_4186;
reg   [0:0] tmp_250_reg_4198;
reg    y_filt_V_1_blk_n;
reg   [0:0] tmp_288_reg_4202;
reg    y_filt_V_2_blk_n;
reg   [0:0] tmp_307_reg_4214;
reg    y_filt_V_3_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] icmp_ln251_reg_4186_pp0_iter2_reg;
reg   [0:0] icmp_ln261_reg_4316;
reg   [0:0] tmp_314_reg_4320;
reg   [0:0] tmp_307_reg_4214_pp0_iter2_reg;
reg   [0:0] icmp_ln281_2_reg_4218;
reg   [0:0] icmp_ln281_2_reg_4218_pp0_iter2_reg;
reg   [0:0] icmp_ln291_2_reg_4222;
reg   [0:0] icmp_ln291_2_reg_4222_pp0_iter2_reg;
reg    filtered_gradient_V_blk_n;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] icmp_ln251_reg_4186_pp0_iter8_reg;
reg   [0:0] icmp_ln261_reg_4316_pp0_iter8_reg;
reg   [0:0] icmp_ln281_3_reg_4324;
reg   [0:0] icmp_ln281_3_reg_4324_pp0_iter8_reg;
reg   [0:0] tmp_314_reg_4320_pp0_iter8_reg;
reg   [0:0] tmp_307_reg_4214_pp0_iter8_reg;
reg   [0:0] icmp_ln281_2_reg_4218_pp0_iter8_reg;
reg   [0:0] icmp_ln291_2_reg_4222_pp0_iter8_reg;
reg    filt_grad_V_1_blk_n;
reg   [0:0] tmp_250_reg_4198_pp0_iter8_reg;
reg   [0:0] icmp_ln281_reg_4255;
reg   [0:0] icmp_ln281_reg_4255_pp0_iter8_reg;
reg   [0:0] icmp_ln291_reg_4259;
reg   [0:0] icmp_ln291_reg_4259_pp0_iter8_reg;
reg    filt_grad_V_2_blk_n;
reg   [0:0] icmp_ln281_1_reg_4206;
reg   [0:0] icmp_ln281_1_reg_4206_pp0_iter8_reg;
reg   [0:0] icmp_ln291_1_reg_4210;
reg   [0:0] icmp_ln291_1_reg_4210_pp0_iter8_reg;
reg   [0:0] tmp_288_reg_4202_pp0_iter8_reg;
reg    filt_grad_V_3_blk_n;
reg   [17:0] indvar_flatten_reg_214;
reg   [10:0] c_reg_225;
reg  signed [31:0] buf_val_z_V_0_4_1_reg_236;
reg  signed [31:0] buf_val_z_V_0_4_1_reg_236_pp0_iter3_reg;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op59_read_state3;
reg    ap_predicate_op68_read_state3;
reg    ap_predicate_op74_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_predicate_op200_read_state5;
reg    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
reg    ap_predicate_op815_write_state11;
reg    ap_predicate_op816_write_state11;
reg    ap_predicate_op818_write_state11;
reg    ap_predicate_op819_write_state11;
reg    ap_predicate_op821_write_state11;
reg    ap_predicate_op822_write_state11;
reg    ap_predicate_op824_write_state11;
reg    ap_predicate_op825_write_state11;
reg    ap_block_state11_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg  signed [31:0] buf_val_z_V_0_3_1_reg_248;
reg  signed [31:0] buf_val_z_V_0_3_1_reg_248_pp0_iter3_reg;
reg  signed [31:0] buf_val_z_V_0_2_1_reg_260;
reg  signed [31:0] buf_val_y_V_0_4_1_reg_272;
reg  signed [31:0] buf_val_y_V_0_4_1_reg_272_pp0_iter3_reg;
reg  signed [31:0] buf_val_y_V_0_3_1_reg_284;
reg  signed [31:0] buf_val_y_V_0_3_1_reg_284_pp0_iter3_reg;
reg  signed [31:0] buf_val_y_V_0_2_1_reg_296;
reg  signed [31:0] buf_val_x_V_0_4_1_reg_308;
reg  signed [31:0] buf_val_x_V_0_4_1_reg_308_pp0_iter3_reg;
reg  signed [31:0] buf_val_x_V_0_3_1_reg_320;
reg  signed [31:0] buf_val_x_V_0_3_1_reg_320_pp0_iter3_reg;
reg  signed [31:0] buf_val_x_V_0_2_1_reg_332;
reg  signed [31:0] buf_val_z_V_0_5_4_reg_377;
reg  signed [31:0] buf_val_z_V_0_5_4_reg_377_pp0_iter3_reg;
reg  signed [31:0] buf_val_z_V_0_5_4_reg_377_pp0_iter4_reg;
reg  signed [31:0] buf_val_y_V_0_5_4_reg_390;
reg  signed [31:0] buf_val_y_V_0_5_4_reg_390_pp0_iter3_reg;
reg  signed [31:0] buf_val_y_V_0_5_4_reg_390_pp0_iter4_reg;
reg  signed [31:0] buf_val_x_V_0_5_4_reg_403;
reg  signed [31:0] buf_val_x_V_0_5_4_reg_403_pp0_iter3_reg;
reg  signed [31:0] buf_val_x_V_0_5_4_reg_403_pp0_iter4_reg;
reg  signed [31:0] buf_val_z_V_0_5_5_reg_449;
reg  signed [31:0] buf_val_z_V_0_5_5_reg_449_pp0_iter3_reg;
reg  signed [31:0] buf_val_z_V_0_5_5_reg_449_pp0_iter4_reg;
reg  signed [31:0] buf_val_y_V_0_5_5_reg_462;
reg  signed [31:0] buf_val_y_V_0_5_5_reg_462_pp0_iter3_reg;
reg  signed [31:0] buf_val_y_V_0_5_5_reg_462_pp0_iter4_reg;
reg  signed [31:0] buf_val_x_V_0_5_5_reg_475;
reg  signed [31:0] buf_val_x_V_0_5_5_reg_475_pp0_iter3_reg;
reg  signed [31:0] buf_val_x_V_0_5_5_reg_475_pp0_iter4_reg;
reg  signed [31:0] buf_val_x_V_0_5_reg_563;
reg  signed [31:0] buf_val_x_V_0_5_reg_563_pp0_iter4_reg;
reg  signed [31:0] buf_val_y_V_0_5_reg_574;
reg  signed [31:0] buf_val_y_V_0_5_reg_574_pp0_iter4_reg;
reg  signed [31:0] buf_val_z_V_0_5_reg_585;
reg  signed [31:0] buf_val_z_V_0_5_reg_585_pp0_iter4_reg;
wire   [17:0] add_ln251_fu_896_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln251_fu_902_p2;
reg   [0:0] icmp_ln251_reg_4186_pp0_iter1_reg;
reg   [0:0] icmp_ln251_reg_4186_pp0_iter3_reg;
reg   [0:0] icmp_ln251_reg_4186_pp0_iter4_reg;
reg   [0:0] icmp_ln251_reg_4186_pp0_iter5_reg;
reg   [0:0] icmp_ln251_reg_4186_pp0_iter6_reg;
reg   [0:0] icmp_ln251_reg_4186_pp0_iter7_reg;
wire   [10:0] select_ln251_fu_914_p3;
reg   [10:0] select_ln251_reg_4190;
reg   [10:0] select_ln251_reg_4190_pp0_iter1_reg;
wire   [0:0] tmp_250_fu_922_p3;
reg   [0:0] tmp_250_reg_4198_pp0_iter1_reg;
reg   [0:0] tmp_250_reg_4198_pp0_iter2_reg;
reg   [0:0] tmp_250_reg_4198_pp0_iter3_reg;
reg   [0:0] tmp_250_reg_4198_pp0_iter4_reg;
reg   [0:0] tmp_250_reg_4198_pp0_iter5_reg;
reg   [0:0] tmp_250_reg_4198_pp0_iter6_reg;
reg   [0:0] tmp_250_reg_4198_pp0_iter7_reg;
wire   [0:0] tmp_288_fu_936_p3;
reg   [0:0] tmp_288_reg_4202_pp0_iter1_reg;
reg   [0:0] tmp_288_reg_4202_pp0_iter2_reg;
reg   [0:0] tmp_288_reg_4202_pp0_iter3_reg;
reg   [0:0] tmp_288_reg_4202_pp0_iter4_reg;
reg   [0:0] tmp_288_reg_4202_pp0_iter5_reg;
reg   [0:0] tmp_288_reg_4202_pp0_iter6_reg;
reg   [0:0] tmp_288_reg_4202_pp0_iter7_reg;
wire   [0:0] icmp_ln281_1_fu_944_p2;
reg   [0:0] icmp_ln281_1_reg_4206_pp0_iter1_reg;
reg   [0:0] icmp_ln281_1_reg_4206_pp0_iter2_reg;
reg   [0:0] icmp_ln281_1_reg_4206_pp0_iter3_reg;
reg   [0:0] icmp_ln281_1_reg_4206_pp0_iter4_reg;
reg   [0:0] icmp_ln281_1_reg_4206_pp0_iter5_reg;
reg   [0:0] icmp_ln281_1_reg_4206_pp0_iter6_reg;
reg   [0:0] icmp_ln281_1_reg_4206_pp0_iter7_reg;
wire   [0:0] icmp_ln291_1_fu_950_p2;
reg   [0:0] icmp_ln291_1_reg_4210_pp0_iter1_reg;
reg   [0:0] icmp_ln291_1_reg_4210_pp0_iter2_reg;
reg   [0:0] icmp_ln291_1_reg_4210_pp0_iter3_reg;
reg   [0:0] icmp_ln291_1_reg_4210_pp0_iter4_reg;
reg   [0:0] icmp_ln291_1_reg_4210_pp0_iter5_reg;
reg   [0:0] icmp_ln291_1_reg_4210_pp0_iter6_reg;
reg   [0:0] icmp_ln291_1_reg_4210_pp0_iter7_reg;
wire   [0:0] tmp_307_fu_962_p3;
reg   [0:0] tmp_307_reg_4214_pp0_iter1_reg;
reg   [0:0] tmp_307_reg_4214_pp0_iter3_reg;
reg   [0:0] tmp_307_reg_4214_pp0_iter4_reg;
reg   [0:0] tmp_307_reg_4214_pp0_iter5_reg;
reg   [0:0] tmp_307_reg_4214_pp0_iter6_reg;
reg   [0:0] tmp_307_reg_4214_pp0_iter7_reg;
wire   [0:0] icmp_ln281_2_fu_970_p2;
reg   [0:0] icmp_ln281_2_reg_4218_pp0_iter1_reg;
reg   [0:0] icmp_ln281_2_reg_4218_pp0_iter3_reg;
reg   [0:0] icmp_ln281_2_reg_4218_pp0_iter4_reg;
reg   [0:0] icmp_ln281_2_reg_4218_pp0_iter5_reg;
reg   [0:0] icmp_ln281_2_reg_4218_pp0_iter6_reg;
reg   [0:0] icmp_ln281_2_reg_4218_pp0_iter7_reg;
wire   [0:0] icmp_ln291_2_fu_976_p2;
reg   [0:0] icmp_ln291_2_reg_4222_pp0_iter1_reg;
reg   [0:0] icmp_ln291_2_reg_4222_pp0_iter3_reg;
reg   [0:0] icmp_ln291_2_reg_4222_pp0_iter4_reg;
reg   [0:0] icmp_ln291_2_reg_4222_pp0_iter5_reg;
reg   [0:0] icmp_ln291_2_reg_4222_pp0_iter6_reg;
reg   [0:0] icmp_ln291_2_reg_4222_pp0_iter7_reg;
wire   [10:0] c_10_fu_982_p2;
reg  signed [31:0] tmp_z_V_reg_4231;
reg  signed [31:0] tmp_z_V_reg_4231_pp0_iter2_reg;
reg  signed [31:0] tmp_z_V_reg_4231_pp0_iter3_reg;
reg  signed [31:0] tmp_z_V_reg_4231_pp0_iter4_reg;
reg  signed [31:0] tmp_y_V_reg_4239;
reg  signed [31:0] tmp_y_V_reg_4239_pp0_iter2_reg;
reg  signed [31:0] tmp_y_V_reg_4239_pp0_iter3_reg;
reg  signed [31:0] tmp_y_V_reg_4239_pp0_iter4_reg;
wire  signed [31:0] tmp_x_V_fu_1008_p1;
reg  signed [31:0] tmp_x_V_reg_4247;
reg  signed [31:0] tmp_x_V_reg_4247_pp0_iter2_reg;
reg  signed [31:0] tmp_x_V_reg_4247_pp0_iter3_reg;
reg  signed [31:0] tmp_x_V_reg_4247_pp0_iter4_reg;
wire   [0:0] icmp_ln281_fu_1012_p2;
reg   [0:0] icmp_ln281_reg_4255_pp0_iter2_reg;
reg   [0:0] icmp_ln281_reg_4255_pp0_iter3_reg;
reg   [0:0] icmp_ln281_reg_4255_pp0_iter4_reg;
reg   [0:0] icmp_ln281_reg_4255_pp0_iter5_reg;
reg   [0:0] icmp_ln281_reg_4255_pp0_iter6_reg;
reg   [0:0] icmp_ln281_reg_4255_pp0_iter7_reg;
wire   [0:0] icmp_ln291_fu_1017_p2;
reg   [0:0] icmp_ln291_reg_4259_pp0_iter2_reg;
reg   [0:0] icmp_ln291_reg_4259_pp0_iter3_reg;
reg   [0:0] icmp_ln291_reg_4259_pp0_iter4_reg;
reg   [0:0] icmp_ln291_reg_4259_pp0_iter5_reg;
reg   [0:0] icmp_ln291_reg_4259_pp0_iter6_reg;
reg   [0:0] icmp_ln291_reg_4259_pp0_iter7_reg;
reg  signed [31:0] tmp_z_V_8_reg_4263;
reg  signed [31:0] tmp_z_V_8_reg_4263_pp0_iter2_reg;
reg  signed [31:0] tmp_z_V_8_reg_4263_pp0_iter3_reg;
reg  signed [31:0] tmp_z_V_8_reg_4263_pp0_iter4_reg;
reg  signed [31:0] tmp_y_V_8_reg_4271;
reg  signed [31:0] tmp_y_V_8_reg_4271_pp0_iter2_reg;
reg  signed [31:0] tmp_y_V_8_reg_4271_pp0_iter3_reg;
reg  signed [31:0] tmp_y_V_8_reg_4271_pp0_iter4_reg;
wire  signed [31:0] tmp_x_V_8_fu_1042_p1;
reg  signed [31:0] tmp_x_V_8_reg_4279;
reg  signed [31:0] tmp_x_V_8_reg_4279_pp0_iter2_reg;
reg  signed [31:0] tmp_x_V_8_reg_4279_pp0_iter3_reg;
reg  signed [31:0] tmp_x_V_8_reg_4279_pp0_iter4_reg;
reg  signed [31:0] tmp_z_V_9_reg_4287;
reg  signed [31:0] tmp_z_V_9_reg_4287_pp0_iter2_reg;
reg  signed [31:0] tmp_z_V_9_reg_4287_pp0_iter3_reg;
reg  signed [31:0] tmp_z_V_9_reg_4287_pp0_iter4_reg;
reg  signed [31:0] tmp_y_V_9_reg_4295;
reg  signed [31:0] tmp_y_V_9_reg_4295_pp0_iter2_reg;
reg  signed [31:0] tmp_y_V_9_reg_4295_pp0_iter3_reg;
reg  signed [31:0] tmp_y_V_9_reg_4295_pp0_iter4_reg;
wire  signed [31:0] tmp_x_V_9_fu_1066_p1;
reg  signed [31:0] tmp_x_V_9_reg_4303;
reg  signed [31:0] tmp_x_V_9_reg_4303_pp0_iter2_reg;
reg  signed [31:0] tmp_x_V_9_reg_4303_pp0_iter3_reg;
reg  signed [31:0] tmp_x_V_9_reg_4303_pp0_iter4_reg;
wire   [10:0] or_ln259_fu_1070_p2;
wire   [0:0] icmp_ln261_fu_1081_p2;
reg   [0:0] icmp_ln261_reg_4316_pp0_iter3_reg;
reg   [0:0] icmp_ln261_reg_4316_pp0_iter4_reg;
reg   [0:0] icmp_ln261_reg_4316_pp0_iter5_reg;
reg   [0:0] icmp_ln261_reg_4316_pp0_iter6_reg;
reg   [0:0] icmp_ln261_reg_4316_pp0_iter7_reg;
wire   [0:0] tmp_314_fu_1087_p3;
reg   [0:0] tmp_314_reg_4320_pp0_iter3_reg;
reg   [0:0] tmp_314_reg_4320_pp0_iter4_reg;
reg   [0:0] tmp_314_reg_4320_pp0_iter5_reg;
reg   [0:0] tmp_314_reg_4320_pp0_iter6_reg;
reg   [0:0] tmp_314_reg_4320_pp0_iter7_reg;
wire   [0:0] icmp_ln281_3_fu_1095_p2;
reg   [0:0] icmp_ln281_3_reg_4324_pp0_iter3_reg;
reg   [0:0] icmp_ln281_3_reg_4324_pp0_iter4_reg;
reg   [0:0] icmp_ln281_3_reg_4324_pp0_iter5_reg;
reg   [0:0] icmp_ln281_3_reg_4324_pp0_iter6_reg;
reg   [0:0] icmp_ln281_3_reg_4324_pp0_iter7_reg;
reg  signed [31:0] tmp_z_V_10_reg_4478;
reg  signed [31:0] tmp_z_V_10_reg_4478_pp0_iter4_reg;
reg  signed [31:0] tmp_y_V_10_reg_4483;
reg  signed [31:0] tmp_y_V_10_reg_4483_pp0_iter4_reg;
wire  signed [31:0] tmp_x_V_10_fu_1479_p1;
reg  signed [31:0] tmp_x_V_10_reg_4488;
reg  signed [31:0] tmp_x_V_10_reg_4488_pp0_iter4_reg;
reg   [29:0] trunc_ln_reg_4658;
reg   [29:0] trunc_ln708_s_reg_4663;
reg   [29:0] trunc_ln708_23_reg_4668;
wire   [49:0] grp_fu_1162_p2;
reg   [49:0] mul_ln1118_120_reg_4673;
wire   [49:0] grp_fu_1172_p2;
reg   [49:0] mul_ln1118_121_reg_4678;
wire   [49:0] grp_fu_1182_p2;
reg   [49:0] mul_ln1118_122_reg_4683;
wire   [49:0] grp_fu_1192_p2;
reg   [49:0] mul_ln1118_123_reg_4688;
wire   [49:0] grp_fu_1202_p2;
reg   [49:0] mul_ln1118_124_reg_4693;
wire   [49:0] grp_fu_1212_p2;
reg   [49:0] mul_ln1118_125_reg_4698;
wire   [50:0] grp_fu_1222_p2;
reg   [50:0] mul_ln703_reg_4703;
reg   [50:0] mul_ln703_reg_4703_pp0_iter6_reg;
wire   [50:0] grp_fu_1232_p2;
reg   [50:0] mul_ln703_106_reg_4708;
reg   [50:0] mul_ln703_106_reg_4708_pp0_iter6_reg;
wire   [50:0] grp_fu_1242_p2;
reg   [50:0] mul_ln703_107_reg_4713;
reg   [50:0] mul_ln703_107_reg_4713_pp0_iter6_reg;
reg   [29:0] trunc_ln708_27_reg_4733;
reg   [29:0] trunc_ln708_28_reg_4738;
reg   [29:0] trunc_ln708_29_reg_4743;
wire   [49:0] grp_fu_1300_p2;
reg   [49:0] mul_ln1118_138_reg_4748;
wire   [49:0] grp_fu_1310_p2;
reg   [49:0] mul_ln1118_139_reg_4753;
wire   [49:0] grp_fu_1320_p2;
reg   [49:0] mul_ln1118_140_reg_4758;
wire   [49:0] grp_fu_1330_p2;
reg   [49:0] mul_ln1118_141_reg_4763;
wire   [49:0] grp_fu_1340_p2;
reg   [49:0] mul_ln1118_142_reg_4768;
wire   [49:0] grp_fu_1350_p2;
reg   [49:0] mul_ln1118_143_reg_4773;
reg   [29:0] trunc_ln708_33_reg_4808;
reg   [29:0] trunc_ln708_34_reg_4813;
reg   [29:0] trunc_ln708_35_reg_4818;
wire   [49:0] grp_fu_1399_p2;
reg   [49:0] mul_ln1118_156_reg_4823;
wire   [49:0] grp_fu_1409_p2;
reg   [49:0] mul_ln1118_157_reg_4828;
wire   [49:0] grp_fu_1419_p2;
reg   [49:0] mul_ln1118_158_reg_4833;
wire   [49:0] grp_fu_1429_p2;
reg   [49:0] mul_ln1118_159_reg_4838;
wire   [49:0] grp_fu_1439_p2;
reg   [49:0] mul_ln1118_160_reg_4843;
wire   [49:0] grp_fu_1449_p2;
reg   [49:0] mul_ln1118_161_reg_4848;
reg   [29:0] trunc_ln708_39_reg_4883;
reg   [29:0] trunc_ln708_40_reg_4888;
reg   [29:0] trunc_ln708_41_reg_4893;
wire   [49:0] grp_fu_1519_p2;
reg   [49:0] mul_ln1118_174_reg_4898;
wire   [49:0] grp_fu_1529_p2;
reg   [49:0] mul_ln1118_175_reg_4903;
wire   [49:0] grp_fu_1539_p2;
reg   [49:0] mul_ln1118_176_reg_4908;
wire   [49:0] grp_fu_1549_p2;
reg   [49:0] mul_ln1118_177_reg_4913;
wire   [49:0] grp_fu_1559_p2;
reg   [49:0] mul_ln1118_178_reg_4918;
wire   [49:0] grp_fu_1569_p2;
reg   [49:0] mul_ln1118_179_reg_4923;
reg   [31:0] tmp_196_reg_4958;
reg   [31:0] tmp_197_reg_4963;
reg   [31:0] tmp_198_reg_4968;
wire   [49:0] grp_fu_1624_p2;
reg   [49:0] mul_ln1118_126_reg_4973;
wire   [49:0] grp_fu_1634_p2;
reg   [49:0] mul_ln1118_127_reg_4978;
wire   [49:0] grp_fu_1644_p2;
reg   [49:0] mul_ln1118_128_reg_4983;
wire   [49:0] grp_fu_1654_p2;
reg   [49:0] mul_ln1118_129_reg_4988;
reg   [49:0] mul_ln1118_129_reg_4988_pp0_iter7_reg;
wire   [49:0] grp_fu_1664_p2;
reg   [49:0] mul_ln1118_130_reg_4993;
reg   [49:0] mul_ln1118_130_reg_4993_pp0_iter7_reg;
wire   [49:0] grp_fu_1674_p2;
reg   [49:0] mul_ln1118_131_reg_4998;
reg   [49:0] mul_ln1118_131_reg_4998_pp0_iter7_reg;
reg   [31:0] tmp_211_reg_5003;
reg   [31:0] tmp_212_reg_5008;
reg   [31:0] tmp_213_reg_5013;
wire   [50:0] grp_fu_1684_p2;
reg   [50:0] mul_ln703_108_reg_5018;
wire   [50:0] grp_fu_1694_p2;
reg   [50:0] mul_ln703_109_reg_5023;
wire   [50:0] grp_fu_1704_p2;
reg   [50:0] mul_ln703_110_reg_5028;
wire   [49:0] grp_fu_1714_p2;
reg   [49:0] mul_ln1118_144_reg_5033;
wire   [49:0] grp_fu_1724_p2;
reg   [49:0] mul_ln1118_145_reg_5038;
wire   [49:0] grp_fu_1734_p2;
reg   [49:0] mul_ln1118_146_reg_5043;
reg   [31:0] tmp_226_reg_5048;
reg   [31:0] tmp_227_reg_5053;
reg   [31:0] tmp_228_reg_5058;
wire   [50:0] grp_fu_1744_p2;
reg   [50:0] mul_ln703_111_reg_5063;
wire   [50:0] grp_fu_1754_p2;
reg   [50:0] mul_ln703_112_reg_5068;
wire   [50:0] grp_fu_1764_p2;
reg   [50:0] mul_ln703_113_reg_5073;
wire   [49:0] grp_fu_1774_p2;
reg   [49:0] mul_ln1118_162_reg_5078;
wire   [49:0] grp_fu_1784_p2;
reg   [49:0] mul_ln1118_163_reg_5083;
wire   [49:0] grp_fu_1794_p2;
reg   [49:0] mul_ln1118_164_reg_5088;
reg   [31:0] tmp_241_reg_5093;
reg   [31:0] tmp_242_reg_5098;
reg   [31:0] tmp_243_reg_5103;
wire   [50:0] grp_fu_1804_p2;
reg   [50:0] mul_ln703_114_reg_5108;
wire   [50:0] grp_fu_1814_p2;
reg   [50:0] mul_ln703_115_reg_5113;
wire   [50:0] grp_fu_1824_p2;
reg   [50:0] mul_ln703_116_reg_5118;
wire   [49:0] grp_fu_1834_p2;
reg   [49:0] mul_ln1118_180_reg_5123;
wire   [49:0] grp_fu_1844_p2;
reg   [49:0] mul_ln1118_181_reg_5128;
wire   [49:0] grp_fu_1854_p2;
reg   [49:0] mul_ln1118_182_reg_5133;
reg   [31:0] tmp_202_reg_5138;
reg   [31:0] tmp_203_reg_5143;
reg   [31:0] tmp_204_reg_5148;
wire   [48:0] grp_fu_1893_p2;
reg   [48:0] mul_ln1118_132_reg_5153;
wire   [48:0] grp_fu_1902_p2;
reg   [48:0] mul_ln1118_133_reg_5158;
wire   [48:0] grp_fu_1911_p2;
reg   [48:0] mul_ln1118_134_reg_5163;
reg   [31:0] tmp_217_reg_5168;
reg   [31:0] tmp_218_reg_5173;
reg   [31:0] tmp_219_reg_5178;
wire   [49:0] grp_fu_1951_p2;
reg   [49:0] mul_ln1118_147_reg_5183;
wire   [49:0] grp_fu_1961_p2;
reg   [49:0] mul_ln1118_148_reg_5188;
wire   [49:0] grp_fu_1971_p2;
reg   [49:0] mul_ln1118_149_reg_5193;
wire   [48:0] grp_fu_1980_p2;
reg   [48:0] mul_ln1118_150_reg_5198;
wire   [48:0] grp_fu_1989_p2;
reg   [48:0] mul_ln1118_151_reg_5203;
wire   [48:0] grp_fu_1998_p2;
reg   [48:0] mul_ln1118_152_reg_5208;
reg   [31:0] tmp_232_reg_5213;
reg   [31:0] tmp_233_reg_5218;
reg   [31:0] tmp_234_reg_5223;
wire   [49:0] grp_fu_2038_p2;
reg   [49:0] mul_ln1118_165_reg_5228;
wire   [49:0] grp_fu_2048_p2;
reg   [49:0] mul_ln1118_166_reg_5233;
wire   [49:0] grp_fu_2058_p2;
reg   [49:0] mul_ln1118_167_reg_5238;
wire   [48:0] grp_fu_2067_p2;
reg   [48:0] mul_ln1118_168_reg_5243;
wire   [48:0] grp_fu_2076_p2;
reg   [48:0] mul_ln1118_169_reg_5248;
wire   [48:0] grp_fu_2085_p2;
reg   [48:0] mul_ln1118_170_reg_5253;
reg   [31:0] tmp_247_reg_5258;
reg   [31:0] tmp_248_reg_5263;
reg   [31:0] tmp_249_reg_5268;
wire   [49:0] grp_fu_2125_p2;
reg   [49:0] mul_ln1118_183_reg_5273;
wire   [49:0] grp_fu_2135_p2;
reg   [49:0] mul_ln1118_184_reg_5278;
wire   [49:0] grp_fu_2145_p2;
reg   [49:0] mul_ln1118_185_reg_5283;
wire   [48:0] grp_fu_2154_p2;
reg   [48:0] mul_ln1118_186_reg_5288;
wire   [48:0] grp_fu_2163_p2;
reg   [48:0] mul_ln1118_187_reg_5293;
wire   [48:0] grp_fu_2172_p2;
reg   [48:0] mul_ln1118_188_reg_5298;
reg   [31:0] trunc_ln708_24_reg_5303;
reg   [31:0] trunc_ln708_25_reg_5308;
reg   [31:0] trunc_ln708_26_reg_5313;
reg   [31:0] trunc_ln708_30_reg_5318;
reg   [31:0] trunc_ln708_31_reg_5323;
reg   [31:0] trunc_ln708_32_reg_5328;
reg   [31:0] trunc_ln708_36_reg_5333;
reg   [31:0] trunc_ln708_37_reg_5338;
reg   [31:0] trunc_ln708_38_reg_5343;
reg   [31:0] trunc_ln708_42_reg_5348;
reg   [31:0] trunc_ln708_43_reg_5353;
reg   [31:0] trunc_ln708_44_reg_5358;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter2_state4;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_6_5_phi_fu_633_p6;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_5_2_phi_fu_648_p6;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_4_2_phi_fu_664_p6;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_6_5_phi_fu_722_p6;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_5_2_phi_fu_737_p6;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_4_2_phi_fu_753_p6;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_6_5_phi_fu_811_p6;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_5_2_phi_fu_826_p6;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_4_2_phi_fu_842_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_arrayidx62_i174_0486_load_0_3_3554562_reg_344;
reg   [31:0] ap_phi_reg_pp0_iter1_arrayidx62_i174_0486_load_0_3_3554562_reg_344;
reg   [31:0] ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_3554562_reg_344;
wire   [31:0] ap_phi_reg_pp0_iter0_arrayidx62_i174_1468_load_0_3_3556561_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter1_arrayidx62_i174_1468_load_0_3_3556561_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_3556561_reg_355;
wire   [31:0] ap_phi_reg_pp0_iter0_arrayidx62_i174_2450_load_0_3_3558560_reg_366;
reg   [31:0] ap_phi_reg_pp0_iter1_arrayidx62_i174_2450_load_0_3_3558560_reg_366;
reg   [31:0] ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_3558560_reg_366;
reg  signed [31:0] ap_phi_mux_buf_val_z_V_0_5_4_phi_fu_380_p6;
wire  signed [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_4_reg_377;
reg  signed [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_4_reg_377;
reg  signed [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_4_reg_377;
reg  signed [31:0] ap_phi_mux_buf_val_y_V_0_5_4_phi_fu_393_p6;
wire  signed [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_4_reg_390;
reg  signed [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_4_reg_390;
reg  signed [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_4_reg_390;
reg  signed [31:0] ap_phi_mux_buf_val_x_V_0_5_4_phi_fu_406_p6;
wire  signed [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_4_reg_403;
reg  signed [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_4_reg_403;
reg  signed [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_4_reg_403;
wire   [31:0] ap_phi_reg_pp0_iter0_arrayidx62_i174_0486_load_0_3_4566575_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter1_arrayidx62_i174_0486_load_0_3_4566575_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_4566575_reg_416;
wire   [31:0] ap_phi_reg_pp0_iter0_arrayidx62_i174_1468_load_0_3_4568574_reg_427;
reg   [31:0] ap_phi_reg_pp0_iter1_arrayidx62_i174_1468_load_0_3_4568574_reg_427;
reg   [31:0] ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_4568574_reg_427;
wire   [31:0] ap_phi_reg_pp0_iter0_arrayidx62_i174_2450_load_0_3_4570573_reg_438;
reg   [31:0] ap_phi_reg_pp0_iter1_arrayidx62_i174_2450_load_0_3_4570573_reg_438;
reg   [31:0] ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_4570573_reg_438;
reg  signed [31:0] ap_phi_mux_buf_val_z_V_0_5_5_phi_fu_452_p6;
wire  signed [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_5_reg_449;
reg  signed [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_5_reg_449;
reg  signed [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_5_reg_449;
reg  signed [31:0] ap_phi_mux_buf_val_y_V_0_5_5_phi_fu_465_p6;
wire  signed [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_5_reg_462;
reg  signed [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_5_reg_462;
reg  signed [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_5_reg_462;
reg  signed [31:0] ap_phi_mux_buf_val_x_V_0_5_5_phi_fu_478_p6;
wire  signed [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_5_reg_475;
reg  signed [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_5_reg_475;
reg  signed [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_5_reg_475;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_2_reg_488;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_2_reg_488;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_2_reg_488;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_2_reg_499;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_2_reg_499;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_2_reg_499;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_2_reg_510;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_2_reg_510;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_2_reg_510;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_6_3_phi_fu_524_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_3_reg_521;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_3_reg_521;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_3_reg_521;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_6_3_phi_fu_535_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_3_reg_532;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_3_reg_532;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_3_reg_532;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_6_3_phi_fu_546_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_3_reg_543;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_3_reg_543;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_3_reg_543;
reg   [10:0] ap_phi_mux_add_3595_phi_fu_557_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_add_3595_reg_554;
reg   [10:0] ap_phi_reg_pp0_iter1_add_3595_reg_554;
reg   [10:0] ap_phi_reg_pp0_iter2_add_3595_reg_554;
wire   [10:0] new_c_6_fu_1075_p2;
wire  signed [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_reg_563;
reg  signed [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_reg_563;
reg  signed [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_reg_563;
reg  signed [31:0] ap_phi_reg_pp0_iter3_buf_val_x_V_0_5_reg_563;
wire  signed [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_reg_574;
reg  signed [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_reg_574;
reg  signed [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_reg_574;
reg  signed [31:0] ap_phi_reg_pp0_iter3_buf_val_y_V_0_5_reg_574;
wire  signed [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_reg_585;
reg  signed [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_reg_585;
reg  signed [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_reg_585;
reg  signed [31:0] ap_phi_reg_pp0_iter3_buf_val_z_V_0_5_reg_585;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_6_4_phi_fu_600_p4;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_z_V_0_6_4_reg_596;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_4_reg_596;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_4_reg_596;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_4_reg_596;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_6_4_phi_fu_611_p4;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_y_V_0_6_4_reg_607;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_4_reg_607;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_4_reg_607;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_4_reg_607;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_6_4_phi_fu_622_p4;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_x_V_0_6_4_reg_618;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_4_reg_618;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_4_reg_618;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_4_reg_618;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_5_reg_629;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_5_reg_629;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_5_reg_629;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_z_V_0_6_5_reg_629;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_2_reg_644;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_2_reg_644;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_2_reg_644;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_z_V_0_5_2_reg_644;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_4_2_reg_660;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_4_2_reg_660;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_4_2_reg_660;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_z_V_0_4_2_reg_660;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_3_2_phi_fu_679_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_3_2_reg_676;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_3_2_reg_676;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_3_2_reg_676;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_z_V_0_3_2_reg_676;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_2_2_phi_fu_693_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_2_2_reg_690;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_2_2_reg_690;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_2_2_reg_690;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_z_V_0_2_2_reg_690;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_1_2_phi_fu_707_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_1_2_reg_704;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_1_2_reg_704;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_V_0_1_2_reg_704;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_z_V_0_1_2_reg_704;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_5_reg_718;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_5_reg_718;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_5_reg_718;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_y_V_0_6_5_reg_718;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_2_reg_733;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_2_reg_733;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_2_reg_733;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_y_V_0_5_2_reg_733;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_4_2_reg_749;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_4_2_reg_749;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_4_2_reg_749;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_y_V_0_4_2_reg_749;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_3_2_phi_fu_768_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_3_2_reg_765;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_3_2_reg_765;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_3_2_reg_765;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_y_V_0_3_2_reg_765;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_2_2_phi_fu_782_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_2_2_reg_779;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_2_2_reg_779;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_2_2_reg_779;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_y_V_0_2_2_reg_779;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_1_2_phi_fu_796_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_1_2_reg_793;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_1_2_reg_793;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_V_0_1_2_reg_793;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_y_V_0_1_2_reg_793;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_5_reg_807;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_5_reg_807;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_5_reg_807;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_x_V_0_6_5_reg_807;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_2_reg_822;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_2_reg_822;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_2_reg_822;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_x_V_0_5_2_reg_822;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_4_2_reg_838;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_4_2_reg_838;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_4_2_reg_838;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_x_V_0_4_2_reg_838;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_3_2_phi_fu_857_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_3_2_reg_854;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_3_2_reg_854;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_3_2_reg_854;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_x_V_0_3_2_reg_854;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_2_2_phi_fu_871_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_2_2_reg_868;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_2_2_reg_868;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_2_2_reg_868;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_x_V_0_2_2_reg_868;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_1_2_phi_fu_885_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_1_2_reg_882;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_1_2_reg_882;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_V_0_1_2_reg_882;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_x_V_0_1_2_reg_882;
reg  signed [31:0] buf_val_x_V_0_0_fu_122;
reg  signed [31:0] buf_val_x_V_0_0_1_fu_126;
reg  signed [31:0] buf_val_x_V_0_0_2_fu_130;
reg  signed [31:0] buf_val_y_V_0_0_fu_134;
reg  signed [31:0] buf_val_y_V_0_0_1_fu_138;
reg  signed [31:0] buf_val_y_V_0_0_2_fu_142;
reg  signed [31:0] buf_val_z_V_0_0_fu_146;
reg  signed [31:0] buf_val_z_V_0_0_1_fu_150;
reg  signed [31:0] buf_val_z_V_0_0_2_fu_154;
wire   [95:0] p_1115121_part_set_fu_4086_p4;
reg    ap_block_pp0_stage0_01001;
wire   [95:0] p_5105_part_set_fu_4094_p4;
wire   [95:0] p_890_part_set_fu_4102_p4;
wire   [95:0] p_1176_part_set_fu_4110_p4;
wire   [0:0] icmp_ln253_fu_908_p2;
wire   [10:0] new_c_fu_930_p2;
wire   [10:0] new_c_5_fu_956_p2;
wire   [16:0] grp_fu_1132_p1;
wire   [16:0] grp_fu_1142_p1;
wire   [16:0] grp_fu_1152_p1;
wire   [17:0] grp_fu_1162_p1;
wire   [17:0] grp_fu_1172_p1;
wire   [17:0] grp_fu_1182_p1;
wire   [17:0] grp_fu_1192_p1;
wire   [17:0] grp_fu_1202_p1;
wire   [17:0] grp_fu_1212_p1;
wire   [18:0] grp_fu_1222_p1;
wire   [18:0] grp_fu_1232_p1;
wire   [18:0] grp_fu_1242_p1;
wire   [16:0] grp_fu_1270_p1;
wire   [16:0] grp_fu_1280_p1;
wire   [16:0] grp_fu_1290_p1;
wire   [17:0] grp_fu_1300_p1;
wire   [17:0] grp_fu_1310_p1;
wire   [17:0] grp_fu_1320_p1;
wire   [17:0] grp_fu_1330_p1;
wire   [17:0] grp_fu_1340_p1;
wire   [17:0] grp_fu_1350_p1;
wire   [16:0] grp_fu_1369_p1;
wire   [16:0] grp_fu_1379_p1;
wire   [16:0] grp_fu_1389_p1;
wire   [17:0] grp_fu_1399_p1;
wire   [17:0] grp_fu_1409_p1;
wire   [17:0] grp_fu_1419_p1;
wire   [17:0] grp_fu_1429_p1;
wire   [17:0] grp_fu_1439_p1;
wire   [17:0] grp_fu_1449_p1;
wire   [16:0] grp_fu_1489_p1;
wire   [16:0] grp_fu_1499_p1;
wire   [16:0] grp_fu_1509_p1;
wire   [17:0] grp_fu_1519_p1;
wire   [17:0] grp_fu_1529_p1;
wire   [17:0] grp_fu_1539_p1;
wire   [17:0] grp_fu_1549_p1;
wire   [17:0] grp_fu_1559_p1;
wire   [17:0] grp_fu_1569_p1;
wire   [17:0] grp_fu_1624_p1;
wire   [17:0] grp_fu_1634_p1;
wire   [17:0] grp_fu_1644_p1;
wire   [17:0] grp_fu_1654_p1;
wire   [17:0] grp_fu_1664_p1;
wire   [17:0] grp_fu_1674_p1;
wire   [18:0] grp_fu_1684_p1;
wire   [18:0] grp_fu_1694_p1;
wire   [18:0] grp_fu_1704_p1;
wire   [17:0] grp_fu_1714_p1;
wire   [17:0] grp_fu_1724_p1;
wire   [17:0] grp_fu_1734_p1;
wire   [18:0] grp_fu_1744_p1;
wire   [18:0] grp_fu_1754_p1;
wire   [18:0] grp_fu_1764_p1;
wire   [17:0] grp_fu_1774_p1;
wire   [17:0] grp_fu_1784_p1;
wire   [17:0] grp_fu_1794_p1;
wire   [18:0] grp_fu_1804_p1;
wire   [18:0] grp_fu_1814_p1;
wire   [18:0] grp_fu_1824_p1;
wire   [17:0] grp_fu_1834_p1;
wire   [17:0] grp_fu_1844_p1;
wire   [17:0] grp_fu_1854_p1;
wire   [48:0] grp_fu_1132_p2;
wire   [48:0] grp_fu_1142_p2;
wire   [48:0] grp_fu_1152_p2;
wire   [16:0] grp_fu_1893_p1;
wire   [16:0] grp_fu_1902_p1;
wire   [16:0] grp_fu_1911_p1;
wire   [48:0] grp_fu_1270_p2;
wire   [48:0] grp_fu_1280_p2;
wire   [48:0] grp_fu_1290_p2;
wire   [17:0] grp_fu_1951_p1;
wire   [17:0] grp_fu_1961_p1;
wire   [17:0] grp_fu_1971_p1;
wire   [16:0] grp_fu_1980_p1;
wire   [16:0] grp_fu_1989_p1;
wire   [16:0] grp_fu_1998_p1;
wire   [48:0] grp_fu_1369_p2;
wire   [48:0] grp_fu_1379_p2;
wire   [48:0] grp_fu_1389_p2;
wire   [17:0] grp_fu_2038_p1;
wire   [17:0] grp_fu_2048_p1;
wire   [17:0] grp_fu_2058_p1;
wire   [16:0] grp_fu_2067_p1;
wire   [16:0] grp_fu_2076_p1;
wire   [16:0] grp_fu_2085_p1;
wire   [48:0] grp_fu_1489_p2;
wire   [48:0] grp_fu_1499_p2;
wire   [48:0] grp_fu_1509_p2;
wire   [17:0] grp_fu_2125_p1;
wire   [17:0] grp_fu_2135_p1;
wire   [17:0] grp_fu_2145_p1;
wire   [16:0] grp_fu_2154_p1;
wire   [16:0] grp_fu_2163_p1;
wire   [16:0] grp_fu_2172_p1;
wire   [48:0] tmp_fu_2178_p3;
wire  signed [49:0] sext_ln703_fu_2185_p1;
wire   [49:0] add_ln1192_fu_2189_p2;
wire   [30:0] tmp_252_fu_2194_p4;
wire   [49:0] tmp_266_fu_2204_p3;
wire   [48:0] tmp_s_fu_2216_p3;
wire  signed [49:0] sext_ln703_99_fu_2223_p1;
wire   [49:0] add_ln1192_166_fu_2227_p2;
wire   [30:0] tmp_268_fu_2232_p4;
wire   [49:0] tmp_270_fu_2242_p3;
wire   [48:0] tmp_195_fu_2254_p3;
wire  signed [49:0] sext_ln703_100_fu_2261_p1;
wire   [49:0] add_ln1192_167_fu_2265_p2;
wire   [30:0] tmp_284_fu_2270_p4;
wire   [49:0] tmp_286_fu_2280_p3;
wire  signed [50:0] sext_ln728_fu_2212_p1;
wire  signed [50:0] sext_ln703_101_fu_2292_p1;
wire   [50:0] add_ln1192_168_fu_2295_p2;
wire  signed [50:0] sext_ln728_12_fu_2250_p1;
wire  signed [50:0] sext_ln703_102_fu_2311_p1;
wire   [50:0] add_ln1192_169_fu_2314_p2;
wire  signed [50:0] sext_ln728_13_fu_2288_p1;
wire  signed [50:0] sext_ln703_103_fu_2330_p1;
wire   [50:0] add_ln1192_170_fu_2333_p2;
wire   [48:0] tmp_208_fu_2349_p3;
wire  signed [49:0] sext_ln703_113_fu_2356_p1;
wire   [49:0] add_ln1192_183_fu_2360_p2;
wire   [30:0] tmp_301_fu_2365_p4;
wire   [49:0] tmp_302_fu_2375_p3;
wire   [48:0] tmp_209_fu_2387_p3;
wire  signed [49:0] sext_ln703_114_fu_2394_p1;
wire   [49:0] add_ln1192_184_fu_2398_p2;
wire   [30:0] tmp_303_fu_2403_p4;
wire   [49:0] tmp_304_fu_2413_p3;
wire   [48:0] tmp_210_fu_2425_p3;
wire  signed [49:0] sext_ln703_115_fu_2432_p1;
wire   [49:0] add_ln1192_185_fu_2436_p2;
wire   [30:0] tmp_305_fu_2441_p4;
wire   [49:0] tmp_306_fu_2451_p3;
wire  signed [50:0] sext_ln728_14_fu_2383_p1;
wire  signed [50:0] sext_ln703_116_fu_2463_p1;
wire   [50:0] add_ln1192_186_fu_2466_p2;
wire  signed [50:0] sext_ln728_15_fu_2421_p1;
wire  signed [50:0] sext_ln703_117_fu_2482_p1;
wire   [50:0] add_ln1192_187_fu_2485_p2;
wire  signed [50:0] sext_ln728_16_fu_2459_p1;
wire  signed [50:0] sext_ln703_118_fu_2501_p1;
wire   [50:0] add_ln1192_188_fu_2504_p2;
wire   [48:0] tmp_223_fu_2520_p3;
wire  signed [49:0] sext_ln703_128_fu_2527_p1;
wire   [49:0] add_ln1192_201_fu_2531_p2;
wire   [30:0] tmp_308_fu_2536_p4;
wire   [49:0] tmp_309_fu_2546_p3;
wire   [48:0] tmp_224_fu_2558_p3;
wire  signed [49:0] sext_ln703_129_fu_2565_p1;
wire   [49:0] add_ln1192_202_fu_2569_p2;
wire   [30:0] tmp_310_fu_2574_p4;
wire   [49:0] tmp_311_fu_2584_p3;
wire   [48:0] tmp_225_fu_2596_p3;
wire  signed [49:0] sext_ln703_130_fu_2603_p1;
wire   [49:0] add_ln1192_203_fu_2607_p2;
wire   [30:0] tmp_312_fu_2612_p4;
wire   [49:0] tmp_313_fu_2622_p3;
wire  signed [50:0] sext_ln728_17_fu_2554_p1;
wire  signed [50:0] sext_ln703_131_fu_2634_p1;
wire   [50:0] add_ln1192_204_fu_2637_p2;
wire  signed [50:0] sext_ln728_18_fu_2592_p1;
wire  signed [50:0] sext_ln703_132_fu_2653_p1;
wire   [50:0] add_ln1192_205_fu_2656_p2;
wire  signed [50:0] sext_ln728_19_fu_2630_p1;
wire  signed [50:0] sext_ln703_133_fu_2672_p1;
wire   [50:0] add_ln1192_206_fu_2675_p2;
wire   [48:0] tmp_238_fu_2691_p3;
wire  signed [49:0] sext_ln703_143_fu_2698_p1;
wire   [49:0] add_ln1192_219_fu_2702_p2;
wire   [30:0] tmp_315_fu_2707_p4;
wire   [49:0] tmp_316_fu_2717_p3;
wire   [48:0] tmp_239_fu_2729_p3;
wire  signed [49:0] sext_ln703_144_fu_2736_p1;
wire   [49:0] add_ln1192_220_fu_2740_p2;
wire   [30:0] tmp_317_fu_2745_p4;
wire   [49:0] tmp_318_fu_2755_p3;
wire   [48:0] tmp_240_fu_2767_p3;
wire  signed [49:0] sext_ln703_145_fu_2774_p1;
wire   [49:0] add_ln1192_221_fu_2778_p2;
wire   [30:0] tmp_319_fu_2783_p4;
wire   [49:0] tmp_320_fu_2793_p3;
wire  signed [50:0] sext_ln728_20_fu_2725_p1;
wire  signed [50:0] sext_ln703_146_fu_2805_p1;
wire   [50:0] add_ln1192_222_fu_2808_p2;
wire  signed [50:0] sext_ln728_21_fu_2763_p1;
wire  signed [50:0] sext_ln703_147_fu_2824_p1;
wire   [50:0] add_ln1192_223_fu_2827_p2;
wire  signed [50:0] sext_ln728_22_fu_2801_p1;
wire  signed [50:0] sext_ln703_148_fu_2843_p1;
wire   [50:0] add_ln1192_224_fu_2846_p2;
wire   [50:0] and_ln728_s_fu_2862_p3;
wire   [50:0] add_ln1192_171_fu_2883_p2;
wire   [31:0] tmp_199_fu_2888_p4;
wire   [50:0] and_ln728_140_fu_2869_p3;
wire   [50:0] add_ln1192_172_fu_2906_p2;
wire   [31:0] tmp_200_fu_2911_p4;
wire   [50:0] and_ln728_141_fu_2876_p3;
wire   [50:0] add_ln1192_173_fu_2929_p2;
wire   [31:0] tmp_201_fu_2934_p4;
wire   [50:0] and_ln728_142_fu_2898_p3;
wire  signed [50:0] sext_ln703_104_fu_2952_p1;
wire   [50:0] add_ln1192_174_fu_2955_p2;
wire   [50:0] and_ln728_143_fu_2921_p3;
wire  signed [50:0] sext_ln703_105_fu_2971_p1;
wire   [50:0] add_ln1192_175_fu_2974_p2;
wire   [50:0] and_ln728_144_fu_2944_p3;
wire  signed [50:0] sext_ln703_106_fu_2990_p1;
wire   [50:0] add_ln1192_176_fu_2993_p2;
wire   [50:0] and_ln728_151_fu_3009_p3;
wire   [50:0] add_ln1192_189_fu_3030_p2;
wire   [31:0] tmp_214_fu_3035_p4;
wire   [50:0] and_ln728_152_fu_3016_p3;
wire   [50:0] add_ln1192_190_fu_3053_p2;
wire   [31:0] tmp_215_fu_3058_p4;
wire   [50:0] and_ln728_153_fu_3023_p3;
wire   [50:0] add_ln1192_191_fu_3076_p2;
wire   [31:0] tmp_216_fu_3081_p4;
wire   [50:0] and_ln728_154_fu_3045_p3;
wire  signed [50:0] sext_ln703_119_fu_3099_p1;
wire   [50:0] add_ln1192_192_fu_3102_p2;
wire   [50:0] and_ln728_155_fu_3068_p3;
wire  signed [50:0] sext_ln703_120_fu_3118_p1;
wire   [50:0] add_ln1192_193_fu_3121_p2;
wire   [50:0] and_ln728_156_fu_3091_p3;
wire  signed [50:0] sext_ln703_121_fu_3137_p1;
wire   [50:0] add_ln1192_194_fu_3140_p2;
wire   [50:0] and_ln728_163_fu_3156_p3;
wire   [50:0] add_ln1192_207_fu_3177_p2;
wire   [31:0] tmp_229_fu_3182_p4;
wire   [50:0] and_ln728_164_fu_3163_p3;
wire   [50:0] add_ln1192_208_fu_3200_p2;
wire   [31:0] tmp_230_fu_3205_p4;
wire   [50:0] and_ln728_165_fu_3170_p3;
wire   [50:0] add_ln1192_209_fu_3223_p2;
wire   [31:0] tmp_231_fu_3228_p4;
wire   [50:0] and_ln728_166_fu_3192_p3;
wire  signed [50:0] sext_ln703_134_fu_3246_p1;
wire   [50:0] add_ln1192_210_fu_3249_p2;
wire   [50:0] and_ln728_167_fu_3215_p3;
wire  signed [50:0] sext_ln703_135_fu_3265_p1;
wire   [50:0] add_ln1192_211_fu_3268_p2;
wire   [50:0] and_ln728_168_fu_3238_p3;
wire  signed [50:0] sext_ln703_136_fu_3284_p1;
wire   [50:0] add_ln1192_212_fu_3287_p2;
wire   [50:0] and_ln728_175_fu_3303_p3;
wire   [50:0] add_ln1192_225_fu_3324_p2;
wire   [31:0] tmp_244_fu_3329_p4;
wire   [50:0] and_ln728_176_fu_3310_p3;
wire   [50:0] add_ln1192_226_fu_3347_p2;
wire   [31:0] tmp_245_fu_3352_p4;
wire   [50:0] and_ln728_177_fu_3317_p3;
wire   [50:0] add_ln1192_227_fu_3370_p2;
wire   [31:0] tmp_246_fu_3375_p4;
wire   [50:0] and_ln728_178_fu_3339_p3;
wire  signed [50:0] sext_ln703_149_fu_3393_p1;
wire   [50:0] add_ln1192_228_fu_3396_p2;
wire   [50:0] and_ln728_179_fu_3362_p3;
wire  signed [50:0] sext_ln703_150_fu_3412_p1;
wire   [50:0] add_ln1192_229_fu_3415_p2;
wire   [50:0] and_ln728_180_fu_3385_p3;
wire  signed [50:0] sext_ln703_151_fu_3431_p1;
wire   [50:0] add_ln1192_230_fu_3434_p2;
wire   [50:0] and_ln728_145_fu_3450_p3;
wire  signed [50:0] sext_ln703_107_fu_3471_p1;
wire   [50:0] add_ln1192_177_fu_3474_p2;
wire   [31:0] tmp_205_fu_3480_p4;
wire   [50:0] and_ln728_146_fu_3457_p3;
wire  signed [50:0] sext_ln703_108_fu_3498_p1;
wire   [50:0] add_ln1192_178_fu_3501_p2;
wire   [31:0] tmp_206_fu_3507_p4;
wire   [50:0] and_ln728_147_fu_3464_p3;
wire  signed [50:0] sext_ln703_109_fu_3525_p1;
wire   [50:0] add_ln1192_179_fu_3528_p2;
wire   [31:0] tmp_207_fu_3534_p4;
wire   [50:0] and_ln728_148_fu_3490_p3;
wire  signed [50:0] sext_ln703_110_fu_3552_p1;
wire   [50:0] add_ln1192_180_fu_3555_p2;
wire   [50:0] and_ln728_149_fu_3517_p3;
wire  signed [50:0] sext_ln703_111_fu_3571_p1;
wire   [50:0] add_ln1192_181_fu_3574_p2;
wire   [50:0] and_ln728_150_fu_3544_p3;
wire  signed [50:0] sext_ln703_112_fu_3590_p1;
wire   [50:0] add_ln1192_182_fu_3593_p2;
wire   [50:0] and_ln728_157_fu_3609_p3;
wire  signed [50:0] sext_ln703_122_fu_3630_p1;
wire   [50:0] add_ln1192_195_fu_3633_p2;
wire   [31:0] tmp_220_fu_3639_p4;
wire   [50:0] and_ln728_158_fu_3616_p3;
wire  signed [50:0] sext_ln703_123_fu_3657_p1;
wire   [50:0] add_ln1192_196_fu_3660_p2;
wire   [31:0] tmp_221_fu_3666_p4;
wire   [50:0] and_ln728_159_fu_3623_p3;
wire  signed [50:0] sext_ln703_124_fu_3684_p1;
wire   [50:0] add_ln1192_197_fu_3687_p2;
wire   [31:0] tmp_222_fu_3693_p4;
wire   [50:0] and_ln728_160_fu_3649_p3;
wire  signed [50:0] sext_ln703_125_fu_3711_p1;
wire   [50:0] add_ln1192_198_fu_3714_p2;
wire   [50:0] and_ln728_161_fu_3676_p3;
wire  signed [50:0] sext_ln703_126_fu_3730_p1;
wire   [50:0] add_ln1192_199_fu_3733_p2;
wire   [50:0] and_ln728_162_fu_3703_p3;
wire  signed [50:0] sext_ln703_127_fu_3749_p1;
wire   [50:0] add_ln1192_200_fu_3752_p2;
wire   [50:0] and_ln728_169_fu_3768_p3;
wire  signed [50:0] sext_ln703_137_fu_3789_p1;
wire   [50:0] add_ln1192_213_fu_3792_p2;
wire   [31:0] tmp_235_fu_3798_p4;
wire   [50:0] and_ln728_170_fu_3775_p3;
wire  signed [50:0] sext_ln703_138_fu_3816_p1;
wire   [50:0] add_ln1192_214_fu_3819_p2;
wire   [31:0] tmp_236_fu_3825_p4;
wire   [50:0] and_ln728_171_fu_3782_p3;
wire  signed [50:0] sext_ln703_139_fu_3843_p1;
wire   [50:0] add_ln1192_215_fu_3846_p2;
wire   [31:0] tmp_237_fu_3852_p4;
wire   [50:0] and_ln728_172_fu_3808_p3;
wire  signed [50:0] sext_ln703_140_fu_3870_p1;
wire   [50:0] add_ln1192_216_fu_3873_p2;
wire   [50:0] and_ln728_173_fu_3835_p3;
wire  signed [50:0] sext_ln703_141_fu_3889_p1;
wire   [50:0] add_ln1192_217_fu_3892_p2;
wire   [50:0] and_ln728_174_fu_3862_p3;
wire  signed [50:0] sext_ln703_142_fu_3908_p1;
wire   [50:0] add_ln1192_218_fu_3911_p2;
wire   [50:0] and_ln728_181_fu_3927_p3;
wire  signed [50:0] sext_ln703_152_fu_3948_p1;
wire   [50:0] add_ln1192_231_fu_3951_p2;
wire   [31:0] tmp_251_fu_3957_p4;
wire   [50:0] and_ln728_182_fu_3934_p3;
wire  signed [50:0] sext_ln703_153_fu_3975_p1;
wire   [50:0] add_ln1192_232_fu_3978_p2;
wire   [31:0] tmp_253_fu_3984_p4;
wire   [50:0] and_ln728_183_fu_3941_p3;
wire  signed [50:0] sext_ln703_154_fu_4002_p1;
wire   [50:0] add_ln1192_233_fu_4005_p2;
wire   [31:0] tmp_254_fu_4011_p4;
wire   [50:0] and_ln728_184_fu_3967_p3;
wire  signed [50:0] sext_ln703_155_fu_4029_p1;
wire   [50:0] add_ln1192_234_fu_4032_p2;
wire   [50:0] and_ln728_185_fu_3994_p3;
wire  signed [50:0] sext_ln703_156_fu_4048_p1;
wire   [50:0] add_ln1192_235_fu_4051_p2;
wire   [50:0] and_ln728_186_fu_4021_p3;
wire  signed [50:0] sext_ln703_157_fu_4067_p1;
wire   [50:0] add_ln1192_236_fu_4070_p2;
reg    grp_fu_1132_ce;
reg    grp_fu_1142_ce;
reg    grp_fu_1152_ce;
reg    grp_fu_1162_ce;
reg    grp_fu_1172_ce;
reg    grp_fu_1182_ce;
reg    grp_fu_1192_ce;
reg    grp_fu_1202_ce;
reg    grp_fu_1212_ce;
reg    grp_fu_1222_ce;
reg    grp_fu_1232_ce;
reg    grp_fu_1242_ce;
reg    grp_fu_1270_ce;
reg    grp_fu_1280_ce;
reg    grp_fu_1290_ce;
reg    grp_fu_1300_ce;
reg    grp_fu_1310_ce;
reg    grp_fu_1320_ce;
reg    grp_fu_1330_ce;
reg    grp_fu_1340_ce;
reg    grp_fu_1350_ce;
reg    grp_fu_1369_ce;
reg    grp_fu_1379_ce;
reg    grp_fu_1389_ce;
reg    grp_fu_1399_ce;
reg    grp_fu_1409_ce;
reg    grp_fu_1419_ce;
reg    grp_fu_1429_ce;
reg    grp_fu_1439_ce;
reg    grp_fu_1449_ce;
reg    grp_fu_1489_ce;
reg    grp_fu_1499_ce;
reg    grp_fu_1509_ce;
reg    grp_fu_1519_ce;
reg    grp_fu_1529_ce;
reg    grp_fu_1539_ce;
reg    grp_fu_1549_ce;
reg    grp_fu_1559_ce;
reg    grp_fu_1569_ce;
reg    grp_fu_1624_ce;
reg    grp_fu_1634_ce;
reg    grp_fu_1644_ce;
reg    grp_fu_1654_ce;
reg    grp_fu_1664_ce;
reg    grp_fu_1674_ce;
reg    grp_fu_1684_ce;
reg    grp_fu_1694_ce;
reg    grp_fu_1704_ce;
reg    grp_fu_1714_ce;
reg    grp_fu_1724_ce;
reg    grp_fu_1734_ce;
reg    grp_fu_1744_ce;
reg    grp_fu_1754_ce;
reg    grp_fu_1764_ce;
reg    grp_fu_1774_ce;
reg    grp_fu_1784_ce;
reg    grp_fu_1794_ce;
reg    grp_fu_1804_ce;
reg    grp_fu_1814_ce;
reg    grp_fu_1824_ce;
reg    grp_fu_1834_ce;
reg    grp_fu_1844_ce;
reg    grp_fu_1854_ce;
reg    grp_fu_1893_ce;
reg    grp_fu_1902_ce;
reg    grp_fu_1911_ce;
reg    grp_fu_1951_ce;
reg    grp_fu_1961_ce;
reg    grp_fu_1971_ce;
reg    grp_fu_1980_ce;
reg    grp_fu_1989_ce;
reg    grp_fu_1998_ce;
reg    grp_fu_2038_ce;
reg    grp_fu_2048_ce;
reg    grp_fu_2058_ce;
reg    grp_fu_2067_ce;
reg    grp_fu_2076_ce;
reg    grp_fu_2085_ce;
reg    grp_fu_2125_ce;
reg    grp_fu_2135_ce;
reg    grp_fu_2145_ce;
reg    grp_fu_2154_ce;
reg    grp_fu_2163_ce;
reg    grp_fu_2172_ce;
wire    ap_CS_fsm_state13;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_426;
reg    ap_condition_598;
reg    ap_condition_1486;
reg    ap_condition_1488;
reg    ap_condition_1536;
reg    ap_condition_1581;
reg    ap_condition_1599;
reg    ap_condition_1674;
reg    ap_condition_1623;
reg    ap_condition_1653;
reg    ap_condition_1515;
reg    ap_condition_1562;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U185(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_0_fu_122),
    .din1(grp_fu_1132_p1),
    .ce(grp_fu_1132_ce),
    .dout(grp_fu_1132_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U186(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_0_fu_134),
    .din1(grp_fu_1142_p1),
    .ce(grp_fu_1142_ce),
    .dout(grp_fu_1142_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U187(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_0_fu_146),
    .din1(grp_fu_1152_p1),
    .ce(grp_fu_1152_ce),
    .dout(grp_fu_1152_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U188(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_0_1_fu_126),
    .din1(grp_fu_1162_p1),
    .ce(grp_fu_1162_ce),
    .dout(grp_fu_1162_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U189(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_0_1_fu_138),
    .din1(grp_fu_1172_p1),
    .ce(grp_fu_1172_ce),
    .dout(grp_fu_1172_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U190(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_0_1_fu_150),
    .din1(grp_fu_1182_p1),
    .ce(grp_fu_1182_ce),
    .dout(grp_fu_1182_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U191(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_0_2_fu_130),
    .din1(grp_fu_1192_p1),
    .ce(grp_fu_1192_ce),
    .dout(grp_fu_1192_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U192(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_0_2_fu_142),
    .din1(grp_fu_1202_p1),
    .ce(grp_fu_1202_ce),
    .dout(grp_fu_1202_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U193(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_0_2_fu_154),
    .din1(grp_fu_1212_p1),
    .ce(grp_fu_1212_ce),
    .dout(grp_fu_1212_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U194(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_2_1_reg_332),
    .din1(grp_fu_1222_p1),
    .ce(grp_fu_1222_ce),
    .dout(grp_fu_1222_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U195(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_2_1_reg_296),
    .din1(grp_fu_1232_p1),
    .ce(grp_fu_1232_ce),
    .dout(grp_fu_1232_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U196(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_2_1_reg_260),
    .din1(grp_fu_1242_p1),
    .ce(grp_fu_1242_ce),
    .dout(grp_fu_1242_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U197(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_0_1_fu_126),
    .din1(grp_fu_1270_p1),
    .ce(grp_fu_1270_ce),
    .dout(grp_fu_1270_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U198(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_0_1_fu_138),
    .din1(grp_fu_1280_p1),
    .ce(grp_fu_1280_ce),
    .dout(grp_fu_1280_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U199(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_0_1_fu_150),
    .din1(grp_fu_1290_p1),
    .ce(grp_fu_1290_ce),
    .dout(grp_fu_1290_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U200(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_0_2_fu_130),
    .din1(grp_fu_1300_p1),
    .ce(grp_fu_1300_ce),
    .dout(grp_fu_1300_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U201(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_0_2_fu_142),
    .din1(grp_fu_1310_p1),
    .ce(grp_fu_1310_ce),
    .dout(grp_fu_1310_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U202(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_0_2_fu_154),
    .din1(grp_fu_1320_p1),
    .ce(grp_fu_1320_ce),
    .dout(grp_fu_1320_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U203(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_2_1_reg_332),
    .din1(grp_fu_1330_p1),
    .ce(grp_fu_1330_ce),
    .dout(grp_fu_1330_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U204(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_2_1_reg_296),
    .din1(grp_fu_1340_p1),
    .ce(grp_fu_1340_ce),
    .dout(grp_fu_1340_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U205(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_2_1_reg_260),
    .din1(grp_fu_1350_p1),
    .ce(grp_fu_1350_ce),
    .dout(grp_fu_1350_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U206(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_0_2_fu_130),
    .din1(grp_fu_1369_p1),
    .ce(grp_fu_1369_ce),
    .dout(grp_fu_1369_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U207(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_0_2_fu_142),
    .din1(grp_fu_1379_p1),
    .ce(grp_fu_1379_ce),
    .dout(grp_fu_1379_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U208(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_0_2_fu_154),
    .din1(grp_fu_1389_p1),
    .ce(grp_fu_1389_ce),
    .dout(grp_fu_1389_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U209(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_2_1_reg_332),
    .din1(grp_fu_1399_p1),
    .ce(grp_fu_1399_ce),
    .dout(grp_fu_1399_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U210(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_2_1_reg_296),
    .din1(grp_fu_1409_p1),
    .ce(grp_fu_1409_ce),
    .dout(grp_fu_1409_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U211(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_2_1_reg_260),
    .din1(grp_fu_1419_p1),
    .ce(grp_fu_1419_ce),
    .dout(grp_fu_1419_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U212(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_3_1_reg_320),
    .din1(grp_fu_1429_p1),
    .ce(grp_fu_1429_ce),
    .dout(grp_fu_1429_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U213(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_3_1_reg_284),
    .din1(grp_fu_1439_p1),
    .ce(grp_fu_1439_ce),
    .dout(grp_fu_1439_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U214(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_3_1_reg_248),
    .din1(grp_fu_1449_p1),
    .ce(grp_fu_1449_ce),
    .dout(grp_fu_1449_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U215(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_2_1_reg_332),
    .din1(grp_fu_1489_p1),
    .ce(grp_fu_1489_ce),
    .dout(grp_fu_1489_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U216(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_2_1_reg_296),
    .din1(grp_fu_1499_p1),
    .ce(grp_fu_1499_ce),
    .dout(grp_fu_1499_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U217(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_2_1_reg_260),
    .din1(grp_fu_1509_p1),
    .ce(grp_fu_1509_ce),
    .dout(grp_fu_1509_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U218(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_3_1_reg_320),
    .din1(grp_fu_1519_p1),
    .ce(grp_fu_1519_ce),
    .dout(grp_fu_1519_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U219(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_3_1_reg_284),
    .din1(grp_fu_1529_p1),
    .ce(grp_fu_1529_ce),
    .dout(grp_fu_1529_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U220(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_3_1_reg_248),
    .din1(grp_fu_1539_p1),
    .ce(grp_fu_1539_ce),
    .dout(grp_fu_1539_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U221(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_4_1_reg_308),
    .din1(grp_fu_1549_p1),
    .ce(grp_fu_1549_ce),
    .dout(grp_fu_1549_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U222(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_4_1_reg_272),
    .din1(grp_fu_1559_p1),
    .ce(grp_fu_1559_ce),
    .dout(grp_fu_1559_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U223(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_4_1_reg_236),
    .din1(grp_fu_1569_p1),
    .ce(grp_fu_1569_ce),
    .dout(grp_fu_1569_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U224(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_3_1_reg_320_pp0_iter3_reg),
    .din1(grp_fu_1624_p1),
    .ce(grp_fu_1624_ce),
    .dout(grp_fu_1624_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U225(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_3_1_reg_284_pp0_iter3_reg),
    .din1(grp_fu_1634_p1),
    .ce(grp_fu_1634_ce),
    .dout(grp_fu_1634_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U226(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_3_1_reg_248_pp0_iter3_reg),
    .din1(grp_fu_1644_p1),
    .ce(grp_fu_1644_ce),
    .dout(grp_fu_1644_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U227(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_4_1_reg_308_pp0_iter3_reg),
    .din1(grp_fu_1654_p1),
    .ce(grp_fu_1654_ce),
    .dout(grp_fu_1654_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U228(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_4_1_reg_272_pp0_iter3_reg),
    .din1(grp_fu_1664_p1),
    .ce(grp_fu_1664_ce),
    .dout(grp_fu_1664_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U229(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_4_1_reg_236_pp0_iter3_reg),
    .din1(grp_fu_1674_p1),
    .ce(grp_fu_1674_ce),
    .dout(grp_fu_1674_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U230(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_3_1_reg_320_pp0_iter3_reg),
    .din1(grp_fu_1684_p1),
    .ce(grp_fu_1684_ce),
    .dout(grp_fu_1684_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U231(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_3_1_reg_284_pp0_iter3_reg),
    .din1(grp_fu_1694_p1),
    .ce(grp_fu_1694_ce),
    .dout(grp_fu_1694_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U232(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_3_1_reg_248_pp0_iter3_reg),
    .din1(grp_fu_1704_p1),
    .ce(grp_fu_1704_ce),
    .dout(grp_fu_1704_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U233(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_4_1_reg_308_pp0_iter3_reg),
    .din1(grp_fu_1714_p1),
    .ce(grp_fu_1714_ce),
    .dout(grp_fu_1714_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U234(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_4_1_reg_272_pp0_iter3_reg),
    .din1(grp_fu_1724_p1),
    .ce(grp_fu_1724_ce),
    .dout(grp_fu_1724_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U235(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_4_1_reg_236_pp0_iter3_reg),
    .din1(grp_fu_1734_p1),
    .ce(grp_fu_1734_ce),
    .dout(grp_fu_1734_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U236(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_4_1_reg_308_pp0_iter3_reg),
    .din1(grp_fu_1744_p1),
    .ce(grp_fu_1744_ce),
    .dout(grp_fu_1744_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U237(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_4_1_reg_272_pp0_iter3_reg),
    .din1(grp_fu_1754_p1),
    .ce(grp_fu_1754_ce),
    .dout(grp_fu_1754_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U238(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_4_1_reg_236_pp0_iter3_reg),
    .din1(grp_fu_1764_p1),
    .ce(grp_fu_1764_ce),
    .dout(grp_fu_1764_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U239(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_5_4_reg_403_pp0_iter3_reg),
    .din1(grp_fu_1774_p1),
    .ce(grp_fu_1774_ce),
    .dout(grp_fu_1774_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U240(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_5_4_reg_390_pp0_iter3_reg),
    .din1(grp_fu_1784_p1),
    .ce(grp_fu_1784_ce),
    .dout(grp_fu_1784_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U241(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_5_4_reg_377_pp0_iter3_reg),
    .din1(grp_fu_1794_p1),
    .ce(grp_fu_1794_ce),
    .dout(grp_fu_1794_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U242(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_5_4_reg_403_pp0_iter3_reg),
    .din1(grp_fu_1804_p1),
    .ce(grp_fu_1804_ce),
    .dout(grp_fu_1804_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U243(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_5_4_reg_390_pp0_iter3_reg),
    .din1(grp_fu_1814_p1),
    .ce(grp_fu_1814_ce),
    .dout(grp_fu_1814_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U244(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_5_4_reg_377_pp0_iter3_reg),
    .din1(grp_fu_1824_p1),
    .ce(grp_fu_1824_ce),
    .dout(grp_fu_1824_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U245(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_5_5_reg_475_pp0_iter3_reg),
    .din1(grp_fu_1834_p1),
    .ce(grp_fu_1834_ce),
    .dout(grp_fu_1834_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U246(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_5_5_reg_462_pp0_iter3_reg),
    .din1(grp_fu_1844_p1),
    .ce(grp_fu_1844_ce),
    .dout(grp_fu_1844_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U247(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_5_5_reg_449_pp0_iter3_reg),
    .din1(grp_fu_1854_p1),
    .ce(grp_fu_1854_ce),
    .dout(grp_fu_1854_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U248(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_x_V_reg_4247_pp0_iter4_reg),
    .din1(grp_fu_1893_p1),
    .ce(grp_fu_1893_ce),
    .dout(grp_fu_1893_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U249(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_y_V_reg_4239_pp0_iter4_reg),
    .din1(grp_fu_1902_p1),
    .ce(grp_fu_1902_ce),
    .dout(grp_fu_1902_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U250(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_z_V_reg_4231_pp0_iter4_reg),
    .din1(grp_fu_1911_p1),
    .ce(grp_fu_1911_ce),
    .dout(grp_fu_1911_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U251(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_5_4_reg_403_pp0_iter4_reg),
    .din1(grp_fu_1951_p1),
    .ce(grp_fu_1951_ce),
    .dout(grp_fu_1951_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U252(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_5_4_reg_390_pp0_iter4_reg),
    .din1(grp_fu_1961_p1),
    .ce(grp_fu_1961_ce),
    .dout(grp_fu_1961_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U253(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_5_4_reg_377_pp0_iter4_reg),
    .din1(grp_fu_1971_p1),
    .ce(grp_fu_1971_ce),
    .dout(grp_fu_1971_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U254(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_x_V_8_reg_4279_pp0_iter4_reg),
    .din1(grp_fu_1980_p1),
    .ce(grp_fu_1980_ce),
    .dout(grp_fu_1980_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U255(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_y_V_8_reg_4271_pp0_iter4_reg),
    .din1(grp_fu_1989_p1),
    .ce(grp_fu_1989_ce),
    .dout(grp_fu_1989_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U256(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_z_V_8_reg_4263_pp0_iter4_reg),
    .din1(grp_fu_1998_p1),
    .ce(grp_fu_1998_ce),
    .dout(grp_fu_1998_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U257(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_5_5_reg_475_pp0_iter4_reg),
    .din1(grp_fu_2038_p1),
    .ce(grp_fu_2038_ce),
    .dout(grp_fu_2038_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U258(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_5_5_reg_462_pp0_iter4_reg),
    .din1(grp_fu_2048_p1),
    .ce(grp_fu_2048_ce),
    .dout(grp_fu_2048_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U259(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_5_5_reg_449_pp0_iter4_reg),
    .din1(grp_fu_2058_p1),
    .ce(grp_fu_2058_ce),
    .dout(grp_fu_2058_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U260(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_x_V_9_reg_4303_pp0_iter4_reg),
    .din1(grp_fu_2067_p1),
    .ce(grp_fu_2067_ce),
    .dout(grp_fu_2067_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U261(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_y_V_9_reg_4295_pp0_iter4_reg),
    .din1(grp_fu_2076_p1),
    .ce(grp_fu_2076_ce),
    .dout(grp_fu_2076_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U262(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_z_V_9_reg_4287_pp0_iter4_reg),
    .din1(grp_fu_2085_p1),
    .ce(grp_fu_2085_ce),
    .dout(grp_fu_2085_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U263(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_x_V_0_5_reg_563_pp0_iter4_reg),
    .din1(grp_fu_2125_p1),
    .ce(grp_fu_2125_ce),
    .dout(grp_fu_2125_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U264(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_y_V_0_5_reg_574_pp0_iter4_reg),
    .din1(grp_fu_2135_p1),
    .ce(grp_fu_2135_ce),
    .dout(grp_fu_2135_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U265(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(buf_val_z_V_0_5_reg_585_pp0_iter4_reg),
    .din1(grp_fu_2145_p1),
    .ce(grp_fu_2145_ce),
    .dout(grp_fu_2145_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U266(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_x_V_10_reg_4488_pp0_iter4_reg),
    .din1(grp_fu_2154_p1),
    .ce(grp_fu_2154_ce),
    .dout(grp_fu_2154_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U267(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_y_V_10_reg_4483_pp0_iter4_reg),
    .din1(grp_fu_2163_p1),
    .ce(grp_fu_2163_ce),
    .dout(grp_fu_2163_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U268(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_z_V_10_reg_4478_pp0_iter4_reg),
    .din1(grp_fu_2172_p1),
    .ce(grp_fu_2172_ce),
    .dout(grp_fu_2172_p2)
);

always @ (posedge ap_clk) begin
    ap_CS_fsm <= ap_NS_fsm;
end

always @ (posedge ap_clk) begin
    if ((ap_continue == 1'b1)) begin
        ap_done_reg <= 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done_reg <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_pp0_flush_enable)) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_enable_reg_pp0_iter0 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        if ((1'b1 == ap_condition_pp0_exit_iter2_state4)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == 1'b1)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_426)) begin
        if (((tmp_250_fu_922_p3 == 1'd1) & (icmp_ln251_fu_902_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_0486_load_0_3_3554562_reg_344 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_0486_load_0_3_3554562_reg_344 <= ap_phi_reg_pp0_iter0_arrayidx62_i174_0486_load_0_3_3554562_reg_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_426)) begin
        if (((tmp_288_fu_936_p3 == 1'd1) & (icmp_ln251_fu_902_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_0486_load_0_3_4566575_reg_416 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_0486_load_0_3_4566575_reg_416 <= ap_phi_reg_pp0_iter0_arrayidx62_i174_0486_load_0_3_4566575_reg_416;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_426)) begin
        if (((tmp_250_fu_922_p3 == 1'd1) & (icmp_ln251_fu_902_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_1468_load_0_3_3556561_reg_355 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_1468_load_0_3_3556561_reg_355 <= ap_phi_reg_pp0_iter0_arrayidx62_i174_1468_load_0_3_3556561_reg_355;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_426)) begin
        if (((tmp_288_fu_936_p3 == 1'd1) & (icmp_ln251_fu_902_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_1468_load_0_3_4568574_reg_427 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_1468_load_0_3_4568574_reg_427 <= ap_phi_reg_pp0_iter0_arrayidx62_i174_1468_load_0_3_4568574_reg_427;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_426)) begin
        if (((tmp_250_fu_922_p3 == 1'd1) & (icmp_ln251_fu_902_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_2450_load_0_3_3558560_reg_366 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_2450_load_0_3_3558560_reg_366 <= ap_phi_reg_pp0_iter0_arrayidx62_i174_2450_load_0_3_3558560_reg_366;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_426)) begin
        if (((tmp_288_fu_936_p3 == 1'd1) & (icmp_ln251_fu_902_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_2450_load_0_3_4570573_reg_438 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx62_i174_2450_load_0_3_4570573_reg_438 <= ap_phi_reg_pp0_iter0_arrayidx62_i174_2450_load_0_3_4570573_reg_438;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_426)) begin
        if (((tmp_307_fu_962_p3 == 1'd1) & (icmp_ln251_fu_902_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_2_reg_510 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_2_reg_510 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_2_reg_510;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_426)) begin
        if (((tmp_307_fu_962_p3 == 1'd1) & (icmp_ln251_fu_902_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_2_reg_499 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_2_reg_499 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_2_reg_499;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_426)) begin
        if (((tmp_307_fu_962_p3 == 1'd1) & (icmp_ln251_fu_902_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_2_reg_488 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_2_reg_488 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_2_reg_488;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_598)) begin
            ap_phi_reg_pp0_iter2_add_3595_reg_554 <= or_ln259_fu_1070_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_add_3595_reg_554 <= ap_phi_reg_pp0_iter1_add_3595_reg_554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1488)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_3554562_reg_344 <= tmp_x_V_fu_1008_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_3554562_reg_344 <= ap_phi_reg_pp0_iter1_arrayidx62_i174_0486_load_0_3_3554562_reg_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1536)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_4566575_reg_416 <= tmp_x_V_8_fu_1042_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_4566575_reg_416 <= ap_phi_reg_pp0_iter1_arrayidx62_i174_0486_load_0_3_4566575_reg_416;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1488)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_3556561_reg_355 <= {{y_filtered_V_dout[63:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_3556561_reg_355 <= ap_phi_reg_pp0_iter1_arrayidx62_i174_1468_load_0_3_3556561_reg_355;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1536)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_4568574_reg_427 <= {{y_filt_V_1_dout[63:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_4568574_reg_427 <= ap_phi_reg_pp0_iter1_arrayidx62_i174_1468_load_0_3_4568574_reg_427;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1488)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_3558560_reg_366 <= {{y_filtered_V_dout[95:64]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_3558560_reg_366 <= ap_phi_reg_pp0_iter1_arrayidx62_i174_2450_load_0_3_3558560_reg_366;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1536)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_4570573_reg_438 <= {{y_filt_V_1_dout[95:64]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_4570573_reg_438 <= ap_phi_reg_pp0_iter1_arrayidx62_i174_2450_load_0_3_4570573_reg_438;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln291_fu_1017_p2 == 1'd0) & (icmp_ln281_fu_1012_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln281_fu_1012_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_4_reg_403 <= tmp_x_V_fu_1008_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_4_reg_403 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_4_reg_403;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln291_1_reg_4210 == 1'd0) & (icmp_ln281_1_reg_4206 == 1'd0)) | ((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln281_1_reg_4206 == 1'd1)))) begin
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_5_reg_475 <= tmp_x_V_8_fu_1042_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_5_reg_475 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_5_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_598)) begin
            ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_reg_563 <= tmp_x_V_9_fu_1066_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_reg_563 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_reg_563;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1581)) begin
            ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_2_reg_510 <= tmp_x_V_9_fu_1066_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_2_reg_510 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_2_reg_510;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1599)) begin
            ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_3_reg_543 <= tmp_x_V_9_fu_1066_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_3_reg_543 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_3_reg_543;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln291_fu_1017_p2 == 1'd0) & (icmp_ln281_fu_1012_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln281_fu_1012_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_4_reg_390 <= {{y_filtered_V_dout[63:32]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_4_reg_390 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_4_reg_390;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln291_1_reg_4210 == 1'd0) & (icmp_ln281_1_reg_4206 == 1'd0)) | ((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln281_1_reg_4206 == 1'd1)))) begin
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_5_reg_462 <= {{y_filt_V_1_dout[63:32]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_5_reg_462 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_5_reg_462;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_598)) begin
            ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_reg_574 <= {{y_filt_V_2_dout[63:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_reg_574 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_reg_574;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1581)) begin
            ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_2_reg_499 <= {{y_filt_V_2_dout[63:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_2_reg_499 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_2_reg_499;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1599)) begin
            ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_3_reg_532 <= {{y_filt_V_2_dout[63:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_3_reg_532 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_3_reg_532;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln291_fu_1017_p2 == 1'd0) & (icmp_ln281_fu_1012_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln281_fu_1012_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_4_reg_377 <= {{y_filtered_V_dout[95:64]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_4_reg_377 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_4_reg_377;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln291_1_reg_4210 == 1'd0) & (icmp_ln281_1_reg_4206 == 1'd0)) | ((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln281_1_reg_4206 == 1'd1)))) begin
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_5_reg_449 <= {{y_filt_V_1_dout[95:64]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_5_reg_449 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_5_reg_449;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_598)) begin
            ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_reg_585 <= {{y_filt_V_2_dout[95:64]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_reg_585 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_reg_585;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1581)) begin
            ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_2_reg_488 <= {{y_filt_V_2_dout[95:64]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_2_reg_488 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_2_reg_488;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((1'b1 == ap_condition_1599)) begin
            ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_3_reg_521 <= {{y_filt_V_2_dout[95:64]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_3_reg_521 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_3_reg_521;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_1_2_reg_882 <= ap_phi_mux_buf_val_x_V_0_4_2_phi_fu_842_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_1_2_reg_882 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_1_2_reg_882;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_2_2_reg_868 <= ap_phi_mux_buf_val_x_V_0_5_2_phi_fu_826_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_2_2_reg_868 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_2_2_reg_868;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_3_2_reg_854 <= ap_phi_mux_buf_val_x_V_0_6_5_phi_fu_811_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_3_2_reg_854 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_3_2_reg_854;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_4_2_reg_838 <= ap_phi_mux_buf_val_x_V_0_5_4_phi_fu_406_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_4_2_reg_838 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_4_2_reg_838;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_5_2_reg_822 <= ap_phi_mux_buf_val_x_V_0_5_5_phi_fu_478_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_5_2_reg_822 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_2_reg_822;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1623)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_5_reg_563 <= ap_phi_mux_buf_val_x_V_0_6_3_phi_fu_546_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_5_reg_563 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_reg_563;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1653)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_6_4_reg_618 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_6_4_reg_618 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_4_reg_618;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_6_5_reg_807 <= ap_phi_mux_buf_val_x_V_0_6_3_phi_fu_546_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_x_V_0_6_5_reg_807 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_5_reg_807;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_1_2_reg_793 <= ap_phi_mux_buf_val_y_V_0_4_2_phi_fu_753_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_1_2_reg_793 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_1_2_reg_793;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_2_2_reg_779 <= ap_phi_mux_buf_val_y_V_0_5_2_phi_fu_737_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_2_2_reg_779 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_2_2_reg_779;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_3_2_reg_765 <= ap_phi_mux_buf_val_y_V_0_6_5_phi_fu_722_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_3_2_reg_765 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_3_2_reg_765;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_4_2_reg_749 <= ap_phi_mux_buf_val_y_V_0_5_4_phi_fu_393_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_4_2_reg_749 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_4_2_reg_749;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_5_2_reg_733 <= ap_phi_mux_buf_val_y_V_0_5_5_phi_fu_465_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_5_2_reg_733 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_2_reg_733;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1623)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_5_reg_574 <= ap_phi_mux_buf_val_y_V_0_6_3_phi_fu_535_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_5_reg_574 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_reg_574;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1653)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_6_4_reg_607 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_6_4_reg_607 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_4_reg_607;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_6_5_reg_718 <= ap_phi_mux_buf_val_y_V_0_6_3_phi_fu_535_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_y_V_0_6_5_reg_718 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_5_reg_718;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_1_2_reg_704 <= ap_phi_mux_buf_val_z_V_0_4_2_phi_fu_664_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_1_2_reg_704 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_1_2_reg_704;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_2_2_reg_690 <= ap_phi_mux_buf_val_z_V_0_5_2_phi_fu_648_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_2_2_reg_690 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_2_2_reg_690;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_3_2_reg_676 <= ap_phi_mux_buf_val_z_V_0_6_5_phi_fu_633_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_3_2_reg_676 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_3_2_reg_676;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_4_2_reg_660 <= ap_phi_mux_buf_val_z_V_0_5_4_phi_fu_380_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_4_2_reg_660 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_4_2_reg_660;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_5_2_reg_644 <= ap_phi_mux_buf_val_z_V_0_5_5_phi_fu_452_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_5_2_reg_644 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_2_reg_644;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1623)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_5_reg_585 <= ap_phi_mux_buf_val_z_V_0_6_3_phi_fu_524_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_5_reg_585 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_reg_585;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1653)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_6_4_reg_596 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_6_4_reg_596 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_4_reg_596;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1674)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_6_5_reg_629 <= ap_phi_mux_buf_val_z_V_0_6_3_phi_fu_524_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_buf_val_z_V_0_6_5_reg_629 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_5_reg_629;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1515)) begin
            buf_val_x_V_0_5_4_reg_403 <= ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_3554562_reg_344;
        end else if ((1'b1 == 1'b1)) begin
            buf_val_x_V_0_5_4_reg_403 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_4_reg_403;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1562)) begin
            buf_val_x_V_0_5_5_reg_475 <= ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_4566575_reg_416;
        end else if ((1'b1 == 1'b1)) begin
            buf_val_x_V_0_5_5_reg_475 <= ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_5_reg_475;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1515)) begin
            buf_val_y_V_0_5_4_reg_390 <= ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_3556561_reg_355;
        end else if ((1'b1 == 1'b1)) begin
            buf_val_y_V_0_5_4_reg_390 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_4_reg_390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1562)) begin
            buf_val_y_V_0_5_5_reg_462 <= ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_4568574_reg_427;
        end else if ((1'b1 == 1'b1)) begin
            buf_val_y_V_0_5_5_reg_462 <= ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_5_reg_462;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1515)) begin
            buf_val_z_V_0_5_4_reg_377 <= ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_3558560_reg_366;
        end else if ((1'b1 == 1'b1)) begin
            buf_val_z_V_0_5_4_reg_377 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_4_reg_377;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1562)) begin
            buf_val_z_V_0_5_5_reg_449 <= ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_4570573_reg_438;
        end else if ((1'b1 == 1'b1)) begin
            buf_val_z_V_0_5_5_reg_449 <= ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_5_reg_449;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln251_fu_902_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_reg_225 <= c_10_fu_982_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_225 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln251_fu_902_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_214 <= add_ln251_fu_896_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_214 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
        start_once_reg <= 1'b1;
    end else if ((internal_ap_ready == 1'b1)) begin
        start_once_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_add_3595_reg_554 <= ap_phi_reg_pp0_iter0_add_3595_reg_554;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_1_2_reg_882 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_1_2_reg_882;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_2_2_reg_868 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_2_2_reg_868;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_3_2_reg_854 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_3_2_reg_854;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_4_2_reg_838 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_4_2_reg_838;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_2_reg_822 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_2_reg_822;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_4_reg_403 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_4_reg_403;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_5_reg_475 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_5_reg_475;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_reg_563 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_reg_563;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_3_reg_543 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_3_reg_543;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_4_reg_618 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_4_reg_618;
        ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_5_reg_807 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_5_reg_807;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_1_2_reg_793 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_1_2_reg_793;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_2_2_reg_779 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_2_2_reg_779;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_3_2_reg_765 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_3_2_reg_765;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_4_2_reg_749 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_4_2_reg_749;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_2_reg_733 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_2_reg_733;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_4_reg_390 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_4_reg_390;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_5_reg_462 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_5_reg_462;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_reg_574 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_reg_574;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_3_reg_532 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_3_reg_532;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_4_reg_607 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_4_reg_607;
        ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_5_reg_718 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_5_reg_718;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_1_2_reg_704 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_1_2_reg_704;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_2_2_reg_690 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_2_2_reg_690;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_3_2_reg_676 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_3_2_reg_676;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_4_2_reg_660 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_4_2_reg_660;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_2_reg_644 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_2_reg_644;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_4_reg_377 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_4_reg_377;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_5_reg_449 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_5_reg_449;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_reg_585 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_reg_585;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_3_reg_521 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_3_reg_521;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_4_reg_596 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_4_reg_596;
        ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_5_reg_629 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_5_reg_629;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_1_2_reg_882 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_1_2_reg_882;
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_2_2_reg_868 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_2_2_reg_868;
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_3_2_reg_854 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_3_2_reg_854;
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_4_2_reg_838 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_4_2_reg_838;
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_2_reg_822 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_5_2_reg_822;
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_4_reg_618 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_4_reg_618;
        ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_5_reg_807 <= ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_5_reg_807;
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_1_2_reg_793 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_1_2_reg_793;
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_2_2_reg_779 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_2_2_reg_779;
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_3_2_reg_765 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_3_2_reg_765;
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_4_2_reg_749 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_4_2_reg_749;
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_2_reg_733 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_5_2_reg_733;
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_4_reg_607 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_4_reg_607;
        ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_5_reg_718 <= ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_5_reg_718;
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_1_2_reg_704 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_1_2_reg_704;
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_2_2_reg_690 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_2_2_reg_690;
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_3_2_reg_676 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_3_2_reg_676;
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_4_2_reg_660 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_4_2_reg_660;
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_2_reg_644 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_5_2_reg_644;
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_4_reg_596 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_4_reg_596;
        ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_5_reg_629 <= ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_5_reg_629;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        buf_val_x_V_0_0_1_fu_126 <= ap_phi_mux_buf_val_x_V_0_2_2_phi_fu_871_p6;
        buf_val_x_V_0_0_2_fu_130 <= ap_phi_mux_buf_val_x_V_0_3_2_phi_fu_857_p6;
        buf_val_x_V_0_0_fu_122 <= ap_phi_mux_buf_val_x_V_0_1_2_phi_fu_885_p6;
        buf_val_x_V_0_2_1_reg_332 <= ap_phi_mux_buf_val_x_V_0_4_2_phi_fu_842_p6;
        buf_val_x_V_0_3_1_reg_320 <= ap_phi_mux_buf_val_x_V_0_5_2_phi_fu_826_p6;
        buf_val_x_V_0_4_1_reg_308 <= ap_phi_mux_buf_val_x_V_0_6_5_phi_fu_811_p6;
        buf_val_y_V_0_0_1_fu_138 <= ap_phi_mux_buf_val_y_V_0_2_2_phi_fu_782_p6;
        buf_val_y_V_0_0_2_fu_142 <= ap_phi_mux_buf_val_y_V_0_3_2_phi_fu_768_p6;
        buf_val_y_V_0_0_fu_134 <= ap_phi_mux_buf_val_y_V_0_1_2_phi_fu_796_p6;
        buf_val_y_V_0_2_1_reg_296 <= ap_phi_mux_buf_val_y_V_0_4_2_phi_fu_753_p6;
        buf_val_y_V_0_3_1_reg_284 <= ap_phi_mux_buf_val_y_V_0_5_2_phi_fu_737_p6;
        buf_val_y_V_0_4_1_reg_272 <= ap_phi_mux_buf_val_y_V_0_6_5_phi_fu_722_p6;
        buf_val_z_V_0_0_1_fu_150 <= ap_phi_mux_buf_val_z_V_0_2_2_phi_fu_693_p6;
        buf_val_z_V_0_0_2_fu_154 <= ap_phi_mux_buf_val_z_V_0_3_2_phi_fu_679_p6;
        buf_val_z_V_0_0_fu_146 <= ap_phi_mux_buf_val_z_V_0_1_2_phi_fu_707_p6;
        buf_val_z_V_0_2_1_reg_260 <= ap_phi_mux_buf_val_z_V_0_4_2_phi_fu_664_p6;
        buf_val_z_V_0_3_1_reg_248 <= ap_phi_mux_buf_val_z_V_0_5_2_phi_fu_648_p6;
        buf_val_z_V_0_4_1_reg_236 <= ap_phi_mux_buf_val_z_V_0_6_5_phi_fu_633_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        buf_val_x_V_0_3_1_reg_320_pp0_iter3_reg <= buf_val_x_V_0_3_1_reg_320;
        buf_val_x_V_0_4_1_reg_308_pp0_iter3_reg <= buf_val_x_V_0_4_1_reg_308;
        buf_val_x_V_0_5_4_reg_403_pp0_iter3_reg <= buf_val_x_V_0_5_4_reg_403;
        buf_val_x_V_0_5_4_reg_403_pp0_iter4_reg <= buf_val_x_V_0_5_4_reg_403_pp0_iter3_reg;
        buf_val_x_V_0_5_5_reg_475_pp0_iter3_reg <= buf_val_x_V_0_5_5_reg_475;
        buf_val_x_V_0_5_5_reg_475_pp0_iter4_reg <= buf_val_x_V_0_5_5_reg_475_pp0_iter3_reg;
        buf_val_x_V_0_5_reg_563_pp0_iter4_reg <= buf_val_x_V_0_5_reg_563;
        buf_val_y_V_0_3_1_reg_284_pp0_iter3_reg <= buf_val_y_V_0_3_1_reg_284;
        buf_val_y_V_0_4_1_reg_272_pp0_iter3_reg <= buf_val_y_V_0_4_1_reg_272;
        buf_val_y_V_0_5_4_reg_390_pp0_iter3_reg <= buf_val_y_V_0_5_4_reg_390;
        buf_val_y_V_0_5_4_reg_390_pp0_iter4_reg <= buf_val_y_V_0_5_4_reg_390_pp0_iter3_reg;
        buf_val_y_V_0_5_5_reg_462_pp0_iter3_reg <= buf_val_y_V_0_5_5_reg_462;
        buf_val_y_V_0_5_5_reg_462_pp0_iter4_reg <= buf_val_y_V_0_5_5_reg_462_pp0_iter3_reg;
        buf_val_y_V_0_5_reg_574_pp0_iter4_reg <= buf_val_y_V_0_5_reg_574;
        buf_val_z_V_0_3_1_reg_248_pp0_iter3_reg <= buf_val_z_V_0_3_1_reg_248;
        buf_val_z_V_0_4_1_reg_236_pp0_iter3_reg <= buf_val_z_V_0_4_1_reg_236;
        buf_val_z_V_0_5_4_reg_377_pp0_iter3_reg <= buf_val_z_V_0_5_4_reg_377;
        buf_val_z_V_0_5_4_reg_377_pp0_iter4_reg <= buf_val_z_V_0_5_4_reg_377_pp0_iter3_reg;
        buf_val_z_V_0_5_5_reg_449_pp0_iter3_reg <= buf_val_z_V_0_5_5_reg_449;
        buf_val_z_V_0_5_5_reg_449_pp0_iter4_reg <= buf_val_z_V_0_5_5_reg_449_pp0_iter3_reg;
        buf_val_z_V_0_5_reg_585_pp0_iter4_reg <= buf_val_z_V_0_5_reg_585;
        icmp_ln251_reg_4186_pp0_iter2_reg <= icmp_ln251_reg_4186_pp0_iter1_reg;
        icmp_ln251_reg_4186_pp0_iter3_reg <= icmp_ln251_reg_4186_pp0_iter2_reg;
        icmp_ln251_reg_4186_pp0_iter4_reg <= icmp_ln251_reg_4186_pp0_iter3_reg;
        icmp_ln251_reg_4186_pp0_iter5_reg <= icmp_ln251_reg_4186_pp0_iter4_reg;
        icmp_ln251_reg_4186_pp0_iter6_reg <= icmp_ln251_reg_4186_pp0_iter5_reg;
        icmp_ln251_reg_4186_pp0_iter7_reg <= icmp_ln251_reg_4186_pp0_iter6_reg;
        icmp_ln251_reg_4186_pp0_iter8_reg <= icmp_ln251_reg_4186_pp0_iter7_reg;
        icmp_ln261_reg_4316_pp0_iter3_reg <= icmp_ln261_reg_4316;
        icmp_ln261_reg_4316_pp0_iter4_reg <= icmp_ln261_reg_4316_pp0_iter3_reg;
        icmp_ln261_reg_4316_pp0_iter5_reg <= icmp_ln261_reg_4316_pp0_iter4_reg;
        icmp_ln261_reg_4316_pp0_iter6_reg <= icmp_ln261_reg_4316_pp0_iter5_reg;
        icmp_ln261_reg_4316_pp0_iter7_reg <= icmp_ln261_reg_4316_pp0_iter6_reg;
        icmp_ln261_reg_4316_pp0_iter8_reg <= icmp_ln261_reg_4316_pp0_iter7_reg;
        icmp_ln281_1_reg_4206_pp0_iter2_reg <= icmp_ln281_1_reg_4206_pp0_iter1_reg;
        icmp_ln281_1_reg_4206_pp0_iter3_reg <= icmp_ln281_1_reg_4206_pp0_iter2_reg;
        icmp_ln281_1_reg_4206_pp0_iter4_reg <= icmp_ln281_1_reg_4206_pp0_iter3_reg;
        icmp_ln281_1_reg_4206_pp0_iter5_reg <= icmp_ln281_1_reg_4206_pp0_iter4_reg;
        icmp_ln281_1_reg_4206_pp0_iter6_reg <= icmp_ln281_1_reg_4206_pp0_iter5_reg;
        icmp_ln281_1_reg_4206_pp0_iter7_reg <= icmp_ln281_1_reg_4206_pp0_iter6_reg;
        icmp_ln281_1_reg_4206_pp0_iter8_reg <= icmp_ln281_1_reg_4206_pp0_iter7_reg;
        icmp_ln281_2_reg_4218_pp0_iter2_reg <= icmp_ln281_2_reg_4218_pp0_iter1_reg;
        icmp_ln281_2_reg_4218_pp0_iter3_reg <= icmp_ln281_2_reg_4218_pp0_iter2_reg;
        icmp_ln281_2_reg_4218_pp0_iter4_reg <= icmp_ln281_2_reg_4218_pp0_iter3_reg;
        icmp_ln281_2_reg_4218_pp0_iter5_reg <= icmp_ln281_2_reg_4218_pp0_iter4_reg;
        icmp_ln281_2_reg_4218_pp0_iter6_reg <= icmp_ln281_2_reg_4218_pp0_iter5_reg;
        icmp_ln281_2_reg_4218_pp0_iter7_reg <= icmp_ln281_2_reg_4218_pp0_iter6_reg;
        icmp_ln281_2_reg_4218_pp0_iter8_reg <= icmp_ln281_2_reg_4218_pp0_iter7_reg;
        icmp_ln281_3_reg_4324_pp0_iter3_reg <= icmp_ln281_3_reg_4324;
        icmp_ln281_3_reg_4324_pp0_iter4_reg <= icmp_ln281_3_reg_4324_pp0_iter3_reg;
        icmp_ln281_3_reg_4324_pp0_iter5_reg <= icmp_ln281_3_reg_4324_pp0_iter4_reg;
        icmp_ln281_3_reg_4324_pp0_iter6_reg <= icmp_ln281_3_reg_4324_pp0_iter5_reg;
        icmp_ln281_3_reg_4324_pp0_iter7_reg <= icmp_ln281_3_reg_4324_pp0_iter6_reg;
        icmp_ln281_3_reg_4324_pp0_iter8_reg <= icmp_ln281_3_reg_4324_pp0_iter7_reg;
        icmp_ln281_reg_4255_pp0_iter2_reg <= icmp_ln281_reg_4255;
        icmp_ln281_reg_4255_pp0_iter3_reg <= icmp_ln281_reg_4255_pp0_iter2_reg;
        icmp_ln281_reg_4255_pp0_iter4_reg <= icmp_ln281_reg_4255_pp0_iter3_reg;
        icmp_ln281_reg_4255_pp0_iter5_reg <= icmp_ln281_reg_4255_pp0_iter4_reg;
        icmp_ln281_reg_4255_pp0_iter6_reg <= icmp_ln281_reg_4255_pp0_iter5_reg;
        icmp_ln281_reg_4255_pp0_iter7_reg <= icmp_ln281_reg_4255_pp0_iter6_reg;
        icmp_ln281_reg_4255_pp0_iter8_reg <= icmp_ln281_reg_4255_pp0_iter7_reg;
        icmp_ln291_1_reg_4210_pp0_iter2_reg <= icmp_ln291_1_reg_4210_pp0_iter1_reg;
        icmp_ln291_1_reg_4210_pp0_iter3_reg <= icmp_ln291_1_reg_4210_pp0_iter2_reg;
        icmp_ln291_1_reg_4210_pp0_iter4_reg <= icmp_ln291_1_reg_4210_pp0_iter3_reg;
        icmp_ln291_1_reg_4210_pp0_iter5_reg <= icmp_ln291_1_reg_4210_pp0_iter4_reg;
        icmp_ln291_1_reg_4210_pp0_iter6_reg <= icmp_ln291_1_reg_4210_pp0_iter5_reg;
        icmp_ln291_1_reg_4210_pp0_iter7_reg <= icmp_ln291_1_reg_4210_pp0_iter6_reg;
        icmp_ln291_1_reg_4210_pp0_iter8_reg <= icmp_ln291_1_reg_4210_pp0_iter7_reg;
        icmp_ln291_2_reg_4222_pp0_iter2_reg <= icmp_ln291_2_reg_4222_pp0_iter1_reg;
        icmp_ln291_2_reg_4222_pp0_iter3_reg <= icmp_ln291_2_reg_4222_pp0_iter2_reg;
        icmp_ln291_2_reg_4222_pp0_iter4_reg <= icmp_ln291_2_reg_4222_pp0_iter3_reg;
        icmp_ln291_2_reg_4222_pp0_iter5_reg <= icmp_ln291_2_reg_4222_pp0_iter4_reg;
        icmp_ln291_2_reg_4222_pp0_iter6_reg <= icmp_ln291_2_reg_4222_pp0_iter5_reg;
        icmp_ln291_2_reg_4222_pp0_iter7_reg <= icmp_ln291_2_reg_4222_pp0_iter6_reg;
        icmp_ln291_2_reg_4222_pp0_iter8_reg <= icmp_ln291_2_reg_4222_pp0_iter7_reg;
        icmp_ln291_reg_4259_pp0_iter2_reg <= icmp_ln291_reg_4259;
        icmp_ln291_reg_4259_pp0_iter3_reg <= icmp_ln291_reg_4259_pp0_iter2_reg;
        icmp_ln291_reg_4259_pp0_iter4_reg <= icmp_ln291_reg_4259_pp0_iter3_reg;
        icmp_ln291_reg_4259_pp0_iter5_reg <= icmp_ln291_reg_4259_pp0_iter4_reg;
        icmp_ln291_reg_4259_pp0_iter6_reg <= icmp_ln291_reg_4259_pp0_iter5_reg;
        icmp_ln291_reg_4259_pp0_iter7_reg <= icmp_ln291_reg_4259_pp0_iter6_reg;
        icmp_ln291_reg_4259_pp0_iter8_reg <= icmp_ln291_reg_4259_pp0_iter7_reg;
        mul_ln1118_129_reg_4988_pp0_iter7_reg <= mul_ln1118_129_reg_4988;
        mul_ln1118_130_reg_4993_pp0_iter7_reg <= mul_ln1118_130_reg_4993;
        mul_ln1118_131_reg_4998_pp0_iter7_reg <= mul_ln1118_131_reg_4998;
        mul_ln703_106_reg_4708_pp0_iter6_reg <= mul_ln703_106_reg_4708;
        mul_ln703_107_reg_4713_pp0_iter6_reg <= mul_ln703_107_reg_4713;
        mul_ln703_reg_4703_pp0_iter6_reg <= mul_ln703_reg_4703;
        tmp_250_reg_4198_pp0_iter2_reg <= tmp_250_reg_4198_pp0_iter1_reg;
        tmp_250_reg_4198_pp0_iter3_reg <= tmp_250_reg_4198_pp0_iter2_reg;
        tmp_250_reg_4198_pp0_iter4_reg <= tmp_250_reg_4198_pp0_iter3_reg;
        tmp_250_reg_4198_pp0_iter5_reg <= tmp_250_reg_4198_pp0_iter4_reg;
        tmp_250_reg_4198_pp0_iter6_reg <= tmp_250_reg_4198_pp0_iter5_reg;
        tmp_250_reg_4198_pp0_iter7_reg <= tmp_250_reg_4198_pp0_iter6_reg;
        tmp_250_reg_4198_pp0_iter8_reg <= tmp_250_reg_4198_pp0_iter7_reg;
        tmp_288_reg_4202_pp0_iter2_reg <= tmp_288_reg_4202_pp0_iter1_reg;
        tmp_288_reg_4202_pp0_iter3_reg <= tmp_288_reg_4202_pp0_iter2_reg;
        tmp_288_reg_4202_pp0_iter4_reg <= tmp_288_reg_4202_pp0_iter3_reg;
        tmp_288_reg_4202_pp0_iter5_reg <= tmp_288_reg_4202_pp0_iter4_reg;
        tmp_288_reg_4202_pp0_iter6_reg <= tmp_288_reg_4202_pp0_iter5_reg;
        tmp_288_reg_4202_pp0_iter7_reg <= tmp_288_reg_4202_pp0_iter6_reg;
        tmp_288_reg_4202_pp0_iter8_reg <= tmp_288_reg_4202_pp0_iter7_reg;
        tmp_307_reg_4214_pp0_iter2_reg <= tmp_307_reg_4214_pp0_iter1_reg;
        tmp_307_reg_4214_pp0_iter3_reg <= tmp_307_reg_4214_pp0_iter2_reg;
        tmp_307_reg_4214_pp0_iter4_reg <= tmp_307_reg_4214_pp0_iter3_reg;
        tmp_307_reg_4214_pp0_iter5_reg <= tmp_307_reg_4214_pp0_iter4_reg;
        tmp_307_reg_4214_pp0_iter6_reg <= tmp_307_reg_4214_pp0_iter5_reg;
        tmp_307_reg_4214_pp0_iter7_reg <= tmp_307_reg_4214_pp0_iter6_reg;
        tmp_307_reg_4214_pp0_iter8_reg <= tmp_307_reg_4214_pp0_iter7_reg;
        tmp_314_reg_4320_pp0_iter3_reg <= tmp_314_reg_4320;
        tmp_314_reg_4320_pp0_iter4_reg <= tmp_314_reg_4320_pp0_iter3_reg;
        tmp_314_reg_4320_pp0_iter5_reg <= tmp_314_reg_4320_pp0_iter4_reg;
        tmp_314_reg_4320_pp0_iter6_reg <= tmp_314_reg_4320_pp0_iter5_reg;
        tmp_314_reg_4320_pp0_iter7_reg <= tmp_314_reg_4320_pp0_iter6_reg;
        tmp_314_reg_4320_pp0_iter8_reg <= tmp_314_reg_4320_pp0_iter7_reg;
        tmp_x_V_10_reg_4488_pp0_iter4_reg <= tmp_x_V_10_reg_4488;
        tmp_x_V_8_reg_4279_pp0_iter2_reg <= tmp_x_V_8_reg_4279;
        tmp_x_V_8_reg_4279_pp0_iter3_reg <= tmp_x_V_8_reg_4279_pp0_iter2_reg;
        tmp_x_V_8_reg_4279_pp0_iter4_reg <= tmp_x_V_8_reg_4279_pp0_iter3_reg;
        tmp_x_V_9_reg_4303_pp0_iter2_reg <= tmp_x_V_9_reg_4303;
        tmp_x_V_9_reg_4303_pp0_iter3_reg <= tmp_x_V_9_reg_4303_pp0_iter2_reg;
        tmp_x_V_9_reg_4303_pp0_iter4_reg <= tmp_x_V_9_reg_4303_pp0_iter3_reg;
        tmp_x_V_reg_4247_pp0_iter2_reg <= tmp_x_V_reg_4247;
        tmp_x_V_reg_4247_pp0_iter3_reg <= tmp_x_V_reg_4247_pp0_iter2_reg;
        tmp_x_V_reg_4247_pp0_iter4_reg <= tmp_x_V_reg_4247_pp0_iter3_reg;
        tmp_y_V_10_reg_4483_pp0_iter4_reg <= tmp_y_V_10_reg_4483;
        tmp_y_V_8_reg_4271_pp0_iter2_reg <= tmp_y_V_8_reg_4271;
        tmp_y_V_8_reg_4271_pp0_iter3_reg <= tmp_y_V_8_reg_4271_pp0_iter2_reg;
        tmp_y_V_8_reg_4271_pp0_iter4_reg <= tmp_y_V_8_reg_4271_pp0_iter3_reg;
        tmp_y_V_9_reg_4295_pp0_iter2_reg <= tmp_y_V_9_reg_4295;
        tmp_y_V_9_reg_4295_pp0_iter3_reg <= tmp_y_V_9_reg_4295_pp0_iter2_reg;
        tmp_y_V_9_reg_4295_pp0_iter4_reg <= tmp_y_V_9_reg_4295_pp0_iter3_reg;
        tmp_y_V_reg_4239_pp0_iter2_reg <= tmp_y_V_reg_4239;
        tmp_y_V_reg_4239_pp0_iter3_reg <= tmp_y_V_reg_4239_pp0_iter2_reg;
        tmp_y_V_reg_4239_pp0_iter4_reg <= tmp_y_V_reg_4239_pp0_iter3_reg;
        tmp_z_V_10_reg_4478_pp0_iter4_reg <= tmp_z_V_10_reg_4478;
        tmp_z_V_8_reg_4263_pp0_iter2_reg <= tmp_z_V_8_reg_4263;
        tmp_z_V_8_reg_4263_pp0_iter3_reg <= tmp_z_V_8_reg_4263_pp0_iter2_reg;
        tmp_z_V_8_reg_4263_pp0_iter4_reg <= tmp_z_V_8_reg_4263_pp0_iter3_reg;
        tmp_z_V_9_reg_4287_pp0_iter2_reg <= tmp_z_V_9_reg_4287;
        tmp_z_V_9_reg_4287_pp0_iter3_reg <= tmp_z_V_9_reg_4287_pp0_iter2_reg;
        tmp_z_V_9_reg_4287_pp0_iter4_reg <= tmp_z_V_9_reg_4287_pp0_iter3_reg;
        tmp_z_V_reg_4231_pp0_iter2_reg <= tmp_z_V_reg_4231;
        tmp_z_V_reg_4231_pp0_iter3_reg <= tmp_z_V_reg_4231_pp0_iter2_reg;
        tmp_z_V_reg_4231_pp0_iter4_reg <= tmp_z_V_reg_4231_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        buf_val_x_V_0_5_reg_563 <= ap_phi_reg_pp0_iter3_buf_val_x_V_0_5_reg_563;
        buf_val_y_V_0_5_reg_574 <= ap_phi_reg_pp0_iter3_buf_val_y_V_0_5_reg_574;
        buf_val_z_V_0_5_reg_585 <= ap_phi_reg_pp0_iter3_buf_val_z_V_0_5_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln251_reg_4186 <= icmp_ln251_fu_902_p2;
        icmp_ln251_reg_4186_pp0_iter1_reg <= icmp_ln251_reg_4186;
        icmp_ln281_1_reg_4206_pp0_iter1_reg <= icmp_ln281_1_reg_4206;
        icmp_ln281_2_reg_4218_pp0_iter1_reg <= icmp_ln281_2_reg_4218;
        icmp_ln291_1_reg_4210_pp0_iter1_reg <= icmp_ln291_1_reg_4210;
        icmp_ln291_2_reg_4222_pp0_iter1_reg <= icmp_ln291_2_reg_4222;
        select_ln251_reg_4190_pp0_iter1_reg <= select_ln251_reg_4190;
        tmp_250_reg_4198_pp0_iter1_reg <= tmp_250_reg_4198;
        tmp_288_reg_4202_pp0_iter1_reg <= tmp_288_reg_4202;
        tmp_307_reg_4214_pp0_iter1_reg <= tmp_307_reg_4214;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((((icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0))) | ((tmp_307_reg_4214_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0))))) begin
        icmp_ln261_reg_4316 <= icmp_ln261_fu_1081_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_288_fu_936_p3 == 1'd0) & (icmp_ln251_fu_902_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln281_1_reg_4206 <= icmp_ln281_1_fu_944_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_307_fu_962_p3 == 1'd0) & (icmp_ln251_fu_902_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln281_2_reg_4218 <= icmp_ln281_2_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((tmp_314_fu_1087_p3 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((tmp_314_fu_1087_p3 == 1'd0) & (icmp_ln261_fu_1081_p2 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0))))) begin
        icmp_ln281_3_reg_4324 <= icmp_ln281_3_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln281_reg_4255 <= icmp_ln281_fu_1012_p2;
        tmp_x_V_reg_4247 <= tmp_x_V_fu_1008_p1;
        tmp_y_V_reg_4239 <= {{y_filtered_V_dout[63:32]}};
        tmp_z_V_reg_4231 <= {{y_filtered_V_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_1_fu_944_p2 == 1'd0) & (tmp_288_fu_936_p3 == 1'd0) & (icmp_ln251_fu_902_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln291_1_reg_4210 <= icmp_ln291_1_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_2_fu_970_p2 == 1'd0) & (tmp_307_fu_962_p3 == 1'd0) & (icmp_ln251_fu_902_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln291_2_reg_4222 <= icmp_ln291_2_fu_976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_fu_1012_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln291_reg_4259 <= icmp_ln291_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_reg_4255_pp0_iter4_reg == 1'd1) & (tmp_250_reg_4198_pp0_iter4_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter4_reg == 1'd0))) begin
        mul_ln1118_120_reg_4673 <= grp_fu_1162_p2;
        mul_ln1118_121_reg_4678 <= grp_fu_1172_p2;
        mul_ln1118_122_reg_4683 <= grp_fu_1182_p2;
        mul_ln1118_123_reg_4688 <= grp_fu_1192_p2;
        mul_ln1118_124_reg_4693 <= grp_fu_1202_p2;
        mul_ln1118_125_reg_4698 <= grp_fu_1212_p2;
        mul_ln703_106_reg_4708 <= grp_fu_1232_p2;
        mul_ln703_107_reg_4713 <= grp_fu_1242_p2;
        mul_ln703_reg_4703 <= grp_fu_1222_p2;
        trunc_ln708_23_reg_4668 <= {{grp_fu_1152_p2[48:19]}};
        trunc_ln708_s_reg_4663 <= {{grp_fu_1142_p2[48:19]}};
        trunc_ln_reg_4658 <= {{grp_fu_1132_p2[48:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_reg_4255_pp0_iter5_reg == 1'd1) & (tmp_250_reg_4198_pp0_iter5_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter5_reg == 1'd0))) begin
        mul_ln1118_126_reg_4973 <= grp_fu_1624_p2;
        mul_ln1118_127_reg_4978 <= grp_fu_1634_p2;
        mul_ln1118_128_reg_4983 <= grp_fu_1644_p2;
        mul_ln1118_129_reg_4988 <= grp_fu_1654_p2;
        mul_ln1118_130_reg_4993 <= grp_fu_1664_p2;
        mul_ln1118_131_reg_4998 <= grp_fu_1674_p2;
        tmp_196_reg_4958 <= {{add_ln1192_168_fu_2295_p2[50:19]}};
        tmp_197_reg_4963 <= {{add_ln1192_169_fu_2314_p2[50:19]}};
        tmp_198_reg_4968 <= {{add_ln1192_170_fu_2333_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_reg_4255_pp0_iter6_reg == 1'd1) & (tmp_250_reg_4198_pp0_iter6_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter6_reg == 1'd0))) begin
        mul_ln1118_132_reg_5153 <= grp_fu_1893_p2;
        mul_ln1118_133_reg_5158 <= grp_fu_1902_p2;
        mul_ln1118_134_reg_5163 <= grp_fu_1911_p2;
        tmp_202_reg_5138 <= {{add_ln1192_174_fu_2955_p2[50:19]}};
        tmp_203_reg_5143 <= {{add_ln1192_175_fu_2974_p2[50:19]}};
        tmp_204_reg_5148 <= {{add_ln1192_176_fu_2993_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_1_reg_4206_pp0_iter4_reg == 1'd1) & (tmp_288_reg_4202_pp0_iter4_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter4_reg == 1'd0))) begin
        mul_ln1118_138_reg_4748 <= grp_fu_1300_p2;
        mul_ln1118_139_reg_4753 <= grp_fu_1310_p2;
        mul_ln1118_140_reg_4758 <= grp_fu_1320_p2;
        mul_ln1118_141_reg_4763 <= grp_fu_1330_p2;
        mul_ln1118_142_reg_4768 <= grp_fu_1340_p2;
        mul_ln1118_143_reg_4773 <= grp_fu_1350_p2;
        trunc_ln708_27_reg_4733 <= {{grp_fu_1270_p2[48:19]}};
        trunc_ln708_28_reg_4738 <= {{grp_fu_1280_p2[48:19]}};
        trunc_ln708_29_reg_4743 <= {{grp_fu_1290_p2[48:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_1_reg_4206_pp0_iter5_reg == 1'd1) & (tmp_288_reg_4202_pp0_iter5_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter5_reg == 1'd0))) begin
        mul_ln1118_144_reg_5033 <= grp_fu_1714_p2;
        mul_ln1118_145_reg_5038 <= grp_fu_1724_p2;
        mul_ln1118_146_reg_5043 <= grp_fu_1734_p2;
        mul_ln703_108_reg_5018 <= grp_fu_1684_p2;
        mul_ln703_109_reg_5023 <= grp_fu_1694_p2;
        mul_ln703_110_reg_5028 <= grp_fu_1704_p2;
        tmp_211_reg_5003 <= {{add_ln1192_186_fu_2466_p2[50:19]}};
        tmp_212_reg_5008 <= {{add_ln1192_187_fu_2485_p2[50:19]}};
        tmp_213_reg_5013 <= {{add_ln1192_188_fu_2504_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_1_reg_4206_pp0_iter6_reg == 1'd1) & (tmp_288_reg_4202_pp0_iter6_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter6_reg == 1'd0))) begin
        mul_ln1118_147_reg_5183 <= grp_fu_1951_p2;
        mul_ln1118_148_reg_5188 <= grp_fu_1961_p2;
        mul_ln1118_149_reg_5193 <= grp_fu_1971_p2;
        mul_ln1118_150_reg_5198 <= grp_fu_1980_p2;
        mul_ln1118_151_reg_5203 <= grp_fu_1989_p2;
        mul_ln1118_152_reg_5208 <= grp_fu_1998_p2;
        tmp_217_reg_5168 <= {{add_ln1192_192_fu_3102_p2[50:19]}};
        tmp_218_reg_5173 <= {{add_ln1192_193_fu_3121_p2[50:19]}};
        tmp_219_reg_5178 <= {{add_ln1192_194_fu_3140_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_2_reg_4218_pp0_iter4_reg == 1'd1) & (tmp_307_reg_4214_pp0_iter4_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter4_reg == 1'd0))) begin
        mul_ln1118_156_reg_4823 <= grp_fu_1399_p2;
        mul_ln1118_157_reg_4828 <= grp_fu_1409_p2;
        mul_ln1118_158_reg_4833 <= grp_fu_1419_p2;
        mul_ln1118_159_reg_4838 <= grp_fu_1429_p2;
        mul_ln1118_160_reg_4843 <= grp_fu_1439_p2;
        mul_ln1118_161_reg_4848 <= grp_fu_1449_p2;
        trunc_ln708_33_reg_4808 <= {{grp_fu_1369_p2[48:19]}};
        trunc_ln708_34_reg_4813 <= {{grp_fu_1379_p2[48:19]}};
        trunc_ln708_35_reg_4818 <= {{grp_fu_1389_p2[48:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_2_reg_4218_pp0_iter5_reg == 1'd1) & (tmp_307_reg_4214_pp0_iter5_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter5_reg == 1'd0))) begin
        mul_ln1118_162_reg_5078 <= grp_fu_1774_p2;
        mul_ln1118_163_reg_5083 <= grp_fu_1784_p2;
        mul_ln1118_164_reg_5088 <= grp_fu_1794_p2;
        mul_ln703_111_reg_5063 <= grp_fu_1744_p2;
        mul_ln703_112_reg_5068 <= grp_fu_1754_p2;
        mul_ln703_113_reg_5073 <= grp_fu_1764_p2;
        tmp_226_reg_5048 <= {{add_ln1192_204_fu_2637_p2[50:19]}};
        tmp_227_reg_5053 <= {{add_ln1192_205_fu_2656_p2[50:19]}};
        tmp_228_reg_5058 <= {{add_ln1192_206_fu_2675_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_2_reg_4218_pp0_iter6_reg == 1'd1) & (tmp_307_reg_4214_pp0_iter6_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter6_reg == 1'd0))) begin
        mul_ln1118_165_reg_5228 <= grp_fu_2038_p2;
        mul_ln1118_166_reg_5233 <= grp_fu_2048_p2;
        mul_ln1118_167_reg_5238 <= grp_fu_2058_p2;
        mul_ln1118_168_reg_5243 <= grp_fu_2067_p2;
        mul_ln1118_169_reg_5248 <= grp_fu_2076_p2;
        mul_ln1118_170_reg_5253 <= grp_fu_2085_p2;
        tmp_232_reg_5213 <= {{add_ln1192_210_fu_3249_p2[50:19]}};
        tmp_233_reg_5218 <= {{add_ln1192_211_fu_3268_p2[50:19]}};
        tmp_234_reg_5223 <= {{add_ln1192_212_fu_3287_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln281_3_reg_4324_pp0_iter4_reg == 1'd1) & (tmp_314_reg_4320_pp0_iter4_reg == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter4_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter4_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter4_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter4_reg == 1'd0)) | ((icmp_ln281_3_reg_4324_pp0_iter4_reg == 1'd1) & (tmp_314_reg_4320_pp0_iter4_reg == 1'd0) & (icmp_ln261_reg_4316_pp0_iter4_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter4_reg == 1'd0))))) begin
        mul_ln1118_174_reg_4898 <= grp_fu_1519_p2;
        mul_ln1118_175_reg_4903 <= grp_fu_1529_p2;
        mul_ln1118_176_reg_4908 <= grp_fu_1539_p2;
        mul_ln1118_177_reg_4913 <= grp_fu_1549_p2;
        mul_ln1118_178_reg_4918 <= grp_fu_1559_p2;
        mul_ln1118_179_reg_4923 <= grp_fu_1569_p2;
        trunc_ln708_39_reg_4883 <= {{grp_fu_1489_p2[48:19]}};
        trunc_ln708_40_reg_4888 <= {{grp_fu_1499_p2[48:19]}};
        trunc_ln708_41_reg_4893 <= {{grp_fu_1509_p2[48:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln281_3_reg_4324_pp0_iter5_reg == 1'd1) & (tmp_314_reg_4320_pp0_iter5_reg == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter5_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter5_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter5_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter5_reg == 1'd0)) | ((icmp_ln281_3_reg_4324_pp0_iter5_reg == 1'd1) & (tmp_314_reg_4320_pp0_iter5_reg == 1'd0) & (icmp_ln261_reg_4316_pp0_iter5_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter5_reg == 1'd0))))) begin
        mul_ln1118_180_reg_5123 <= grp_fu_1834_p2;
        mul_ln1118_181_reg_5128 <= grp_fu_1844_p2;
        mul_ln1118_182_reg_5133 <= grp_fu_1854_p2;
        mul_ln703_114_reg_5108 <= grp_fu_1804_p2;
        mul_ln703_115_reg_5113 <= grp_fu_1814_p2;
        mul_ln703_116_reg_5118 <= grp_fu_1824_p2;
        tmp_241_reg_5093 <= {{add_ln1192_222_fu_2808_p2[50:19]}};
        tmp_242_reg_5098 <= {{add_ln1192_223_fu_2827_p2[50:19]}};
        tmp_243_reg_5103 <= {{add_ln1192_224_fu_2846_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln281_3_reg_4324_pp0_iter6_reg == 1'd1) & (tmp_314_reg_4320_pp0_iter6_reg == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter6_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter6_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter6_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter6_reg == 1'd0)) | ((icmp_ln281_3_reg_4324_pp0_iter6_reg == 1'd1) & (tmp_314_reg_4320_pp0_iter6_reg == 1'd0) & (icmp_ln261_reg_4316_pp0_iter6_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter6_reg == 1'd0))))) begin
        mul_ln1118_183_reg_5273 <= grp_fu_2125_p2;
        mul_ln1118_184_reg_5278 <= grp_fu_2135_p2;
        mul_ln1118_185_reg_5283 <= grp_fu_2145_p2;
        mul_ln1118_186_reg_5288 <= grp_fu_2154_p2;
        mul_ln1118_187_reg_5293 <= grp_fu_2163_p2;
        mul_ln1118_188_reg_5298 <= grp_fu_2172_p2;
        tmp_247_reg_5258 <= {{add_ln1192_228_fu_3396_p2[50:19]}};
        tmp_248_reg_5263 <= {{add_ln1192_229_fu_3415_p2[50:19]}};
        tmp_249_reg_5268 <= {{add_ln1192_230_fu_3434_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln251_fu_902_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln251_reg_4190 <= select_ln251_fu_914_p3;
        tmp_250_reg_4198 <= select_ln251_fu_914_p3[32'd10];
        tmp_288_reg_4202 <= new_c_fu_930_p2[32'd10];
        tmp_307_reg_4214 <= new_c_5_fu_956_p2[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln261_fu_1081_p2 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0))))) begin
        tmp_314_reg_4320 <= ap_phi_mux_add_3595_phi_fu_557_p4[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0))))) begin
        tmp_x_V_10_reg_4488 <= tmp_x_V_10_fu_1479_p1;
        tmp_y_V_10_reg_4483 <= {{y_filt_V_3_dout[63:32]}};
        tmp_z_V_10_reg_4478 <= {{y_filt_V_3_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_x_V_8_reg_4279 <= tmp_x_V_8_fu_1042_p1;
        tmp_y_V_8_reg_4271 <= {{y_filt_V_1_dout[63:32]}};
        tmp_z_V_8_reg_4263 <= {{y_filt_V_1_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_307_reg_4214 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_x_V_9_reg_4303 <= tmp_x_V_9_fu_1066_p1;
        tmp_y_V_9_reg_4295 <= {{y_filt_V_2_dout[63:32]}};
        tmp_z_V_9_reg_4287 <= {{y_filt_V_2_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_reg_4255_pp0_iter7_reg == 1'd1) & (tmp_250_reg_4198_pp0_iter7_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter7_reg == 1'd0))) begin
        trunc_ln708_24_reg_5303 <= {{add_ln1192_180_fu_3555_p2[50:19]}};
        trunc_ln708_25_reg_5308 <= {{add_ln1192_181_fu_3574_p2[50:19]}};
        trunc_ln708_26_reg_5313 <= {{add_ln1192_182_fu_3593_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_1_reg_4206_pp0_iter7_reg == 1'd1) & (tmp_288_reg_4202_pp0_iter7_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter7_reg == 1'd0))) begin
        trunc_ln708_30_reg_5318 <= {{add_ln1192_198_fu_3714_p2[50:19]}};
        trunc_ln708_31_reg_5323 <= {{add_ln1192_199_fu_3733_p2[50:19]}};
        trunc_ln708_32_reg_5328 <= {{add_ln1192_200_fu_3752_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln281_2_reg_4218_pp0_iter7_reg == 1'd1) & (tmp_307_reg_4214_pp0_iter7_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter7_reg == 1'd0))) begin
        trunc_ln708_36_reg_5333 <= {{add_ln1192_216_fu_3873_p2[50:19]}};
        trunc_ln708_37_reg_5338 <= {{add_ln1192_217_fu_3892_p2[50:19]}};
        trunc_ln708_38_reg_5343 <= {{add_ln1192_218_fu_3911_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln281_3_reg_4324_pp0_iter7_reg == 1'd1) & (tmp_314_reg_4320_pp0_iter7_reg == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter7_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter7_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter7_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter7_reg == 1'd0)) | ((icmp_ln281_3_reg_4324_pp0_iter7_reg == 1'd1) & (tmp_314_reg_4320_pp0_iter7_reg == 1'd0) & (icmp_ln261_reg_4316_pp0_iter7_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter7_reg == 1'd0))))) begin
        trunc_ln708_42_reg_5348 <= {{add_ln1192_234_fu_4032_p2[50:19]}};
        trunc_ln708_43_reg_5353 <= {{add_ln1192_235_fu_4051_p2[50:19]}};
        trunc_ln708_44_reg_5358 <= {{add_ln1192_236_fu_4070_p2[50:19]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_pp0_exit_iter2_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln251_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((((icmp_ln261_fu_1081_p2 == 1'd0) & (icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln261_fu_1081_p2 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0))) | ((icmp_ln261_fu_1081_p2 == 1'd0) & (tmp_307_reg_4214_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_add_3595_phi_fu_557_p4 = new_c_6_fu_1075_p2;
    end else begin
        ap_phi_mux_add_3595_phi_fu_557_p4 = ap_phi_reg_pp0_iter2_add_3595_reg_554;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_1_2_phi_fu_885_p6 = buf_val_x_V_0_3_1_reg_320;
    end else begin
        ap_phi_mux_buf_val_x_V_0_1_2_phi_fu_885_p6 = ap_phi_reg_pp0_iter3_buf_val_x_V_0_1_2_reg_882;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_2_2_phi_fu_871_p6 = buf_val_x_V_0_4_1_reg_308;
    end else begin
        ap_phi_mux_buf_val_x_V_0_2_2_phi_fu_871_p6 = ap_phi_reg_pp0_iter3_buf_val_x_V_0_2_2_reg_868;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_3_2_phi_fu_857_p6 = buf_val_x_V_0_5_4_reg_403;
    end else begin
        ap_phi_mux_buf_val_x_V_0_3_2_phi_fu_857_p6 = ap_phi_reg_pp0_iter3_buf_val_x_V_0_3_2_reg_854;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_4_2_phi_fu_842_p6 = buf_val_x_V_0_5_5_reg_475;
    end else begin
        ap_phi_mux_buf_val_x_V_0_4_2_phi_fu_842_p6 = ap_phi_reg_pp0_iter3_buf_val_x_V_0_4_2_reg_838;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_5_2_phi_fu_826_p6 = ap_phi_reg_pp0_iter3_buf_val_x_V_0_5_reg_563;
    end else begin
        ap_phi_mux_buf_val_x_V_0_5_2_phi_fu_826_p6 = ap_phi_reg_pp0_iter3_buf_val_x_V_0_5_2_reg_822;
    end
end

always @ (*) begin
    if ((((icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0) & (icmp_ln291_reg_4259 == 1'd1) & (icmp_ln281_reg_4255 == 1'd0)) | ((tmp_250_reg_4198_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_5_4_phi_fu_406_p6 = ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_3554562_reg_344;
    end else begin
        ap_phi_mux_buf_val_x_V_0_5_4_phi_fu_406_p6 = ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_4_reg_403;
    end
end

always @ (*) begin
    if ((((tmp_288_reg_4202_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln291_1_reg_4210_pp0_iter1_reg == 1'd1) & (icmp_ln281_1_reg_4206_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_5_5_phi_fu_478_p6 = ap_phi_reg_pp0_iter2_arrayidx62_i174_0486_load_0_3_4566575_reg_416;
    end else begin
        ap_phi_mux_buf_val_x_V_0_5_5_phi_fu_478_p6 = ap_phi_reg_pp0_iter2_buf_val_x_V_0_5_5_reg_475;
    end
end

always @ (*) begin
    if ((((tmp_307_reg_4214_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd0) & (icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_6_3_phi_fu_546_p4 = ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_2_reg_510;
    end else begin
        ap_phi_mux_buf_val_x_V_0_6_3_phi_fu_546_p4 = ap_phi_reg_pp0_iter2_buf_val_x_V_0_6_3_reg_543;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_6_4_phi_fu_622_p4 = tmp_x_V_10_fu_1479_p1;
    end else begin
        ap_phi_mux_buf_val_x_V_0_6_4_phi_fu_622_p4 = ap_phi_reg_pp0_iter3_buf_val_x_V_0_6_4_reg_618;
    end
end

always @ (*) begin
    if ((((((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0))) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0))) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_6_5_phi_fu_811_p6 = ap_phi_mux_buf_val_x_V_0_6_4_phi_fu_622_p4;
    end else if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_6_5_phi_fu_811_p6 = tmp_x_V_10_fu_1479_p1;
    end else begin
        ap_phi_mux_buf_val_x_V_0_6_5_phi_fu_811_p6 = ap_phi_reg_pp0_iter3_buf_val_x_V_0_6_5_reg_807;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_1_2_phi_fu_796_p6 = buf_val_y_V_0_3_1_reg_284;
    end else begin
        ap_phi_mux_buf_val_y_V_0_1_2_phi_fu_796_p6 = ap_phi_reg_pp0_iter3_buf_val_y_V_0_1_2_reg_793;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_2_2_phi_fu_782_p6 = buf_val_y_V_0_4_1_reg_272;
    end else begin
        ap_phi_mux_buf_val_y_V_0_2_2_phi_fu_782_p6 = ap_phi_reg_pp0_iter3_buf_val_y_V_0_2_2_reg_779;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_3_2_phi_fu_768_p6 = buf_val_y_V_0_5_4_reg_390;
    end else begin
        ap_phi_mux_buf_val_y_V_0_3_2_phi_fu_768_p6 = ap_phi_reg_pp0_iter3_buf_val_y_V_0_3_2_reg_765;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_4_2_phi_fu_753_p6 = buf_val_y_V_0_5_5_reg_462;
    end else begin
        ap_phi_mux_buf_val_y_V_0_4_2_phi_fu_753_p6 = ap_phi_reg_pp0_iter3_buf_val_y_V_0_4_2_reg_749;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_5_2_phi_fu_737_p6 = ap_phi_reg_pp0_iter3_buf_val_y_V_0_5_reg_574;
    end else begin
        ap_phi_mux_buf_val_y_V_0_5_2_phi_fu_737_p6 = ap_phi_reg_pp0_iter3_buf_val_y_V_0_5_2_reg_733;
    end
end

always @ (*) begin
    if ((((icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0) & (icmp_ln291_reg_4259 == 1'd1) & (icmp_ln281_reg_4255 == 1'd0)) | ((tmp_250_reg_4198_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_5_4_phi_fu_393_p6 = ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_3556561_reg_355;
    end else begin
        ap_phi_mux_buf_val_y_V_0_5_4_phi_fu_393_p6 = ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_4_reg_390;
    end
end

always @ (*) begin
    if ((((tmp_288_reg_4202_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln291_1_reg_4210_pp0_iter1_reg == 1'd1) & (icmp_ln281_1_reg_4206_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_5_5_phi_fu_465_p6 = ap_phi_reg_pp0_iter2_arrayidx62_i174_1468_load_0_3_4568574_reg_427;
    end else begin
        ap_phi_mux_buf_val_y_V_0_5_5_phi_fu_465_p6 = ap_phi_reg_pp0_iter2_buf_val_y_V_0_5_5_reg_462;
    end
end

always @ (*) begin
    if ((((tmp_307_reg_4214_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd0) & (icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_6_3_phi_fu_535_p4 = ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_2_reg_499;
    end else begin
        ap_phi_mux_buf_val_y_V_0_6_3_phi_fu_535_p4 = ap_phi_reg_pp0_iter2_buf_val_y_V_0_6_3_reg_532;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_6_4_phi_fu_611_p4 = {{y_filt_V_3_dout[63:32]}};
    end else begin
        ap_phi_mux_buf_val_y_V_0_6_4_phi_fu_611_p4 = ap_phi_reg_pp0_iter3_buf_val_y_V_0_6_4_reg_607;
    end
end

always @ (*) begin
    if ((((((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0))) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0))) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_6_5_phi_fu_722_p6 = ap_phi_mux_buf_val_y_V_0_6_4_phi_fu_611_p4;
    end else if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_6_5_phi_fu_722_p6 = {{y_filt_V_3_dout[63:32]}};
    end else begin
        ap_phi_mux_buf_val_y_V_0_6_5_phi_fu_722_p6 = ap_phi_reg_pp0_iter3_buf_val_y_V_0_6_5_reg_718;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_1_2_phi_fu_707_p6 = buf_val_z_V_0_3_1_reg_248;
    end else begin
        ap_phi_mux_buf_val_z_V_0_1_2_phi_fu_707_p6 = ap_phi_reg_pp0_iter3_buf_val_z_V_0_1_2_reg_704;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_2_2_phi_fu_693_p6 = buf_val_z_V_0_4_1_reg_236;
    end else begin
        ap_phi_mux_buf_val_z_V_0_2_2_phi_fu_693_p6 = ap_phi_reg_pp0_iter3_buf_val_z_V_0_2_2_reg_690;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_3_2_phi_fu_679_p6 = buf_val_z_V_0_5_4_reg_377;
    end else begin
        ap_phi_mux_buf_val_z_V_0_3_2_phi_fu_679_p6 = ap_phi_reg_pp0_iter3_buf_val_z_V_0_3_2_reg_676;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_4_2_phi_fu_664_p6 = buf_val_z_V_0_5_5_reg_449;
    end else begin
        ap_phi_mux_buf_val_z_V_0_4_2_phi_fu_664_p6 = ap_phi_reg_pp0_iter3_buf_val_z_V_0_4_2_reg_660;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_5_2_phi_fu_648_p6 = ap_phi_reg_pp0_iter3_buf_val_z_V_0_5_reg_585;
    end else begin
        ap_phi_mux_buf_val_z_V_0_5_2_phi_fu_648_p6 = ap_phi_reg_pp0_iter3_buf_val_z_V_0_5_2_reg_644;
    end
end

always @ (*) begin
    if ((((icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0) & (icmp_ln291_reg_4259 == 1'd1) & (icmp_ln281_reg_4255 == 1'd0)) | ((tmp_250_reg_4198_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_5_4_phi_fu_380_p6 = ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_3558560_reg_366;
    end else begin
        ap_phi_mux_buf_val_z_V_0_5_4_phi_fu_380_p6 = ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_4_reg_377;
    end
end

always @ (*) begin
    if ((((tmp_288_reg_4202_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln291_1_reg_4210_pp0_iter1_reg == 1'd1) & (icmp_ln281_1_reg_4206_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_5_5_phi_fu_452_p6 = ap_phi_reg_pp0_iter2_arrayidx62_i174_2450_load_0_3_4570573_reg_438;
    end else begin
        ap_phi_mux_buf_val_z_V_0_5_5_phi_fu_452_p6 = ap_phi_reg_pp0_iter2_buf_val_z_V_0_5_5_reg_449;
    end
end

always @ (*) begin
    if ((((tmp_307_reg_4214_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd0) & (icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_6_3_phi_fu_524_p4 = ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_2_reg_488;
    end else begin
        ap_phi_mux_buf_val_z_V_0_6_3_phi_fu_524_p4 = ap_phi_reg_pp0_iter2_buf_val_z_V_0_6_3_reg_521;
    end
end

always @ (*) begin
    if ((((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_6_4_phi_fu_600_p4 = {{y_filt_V_3_dout[95:64]}};
    end else begin
        ap_phi_mux_buf_val_z_V_0_6_4_phi_fu_600_p4 = ap_phi_reg_pp0_iter3_buf_val_z_V_0_6_4_reg_596;
    end
end

always @ (*) begin
    if ((((((tmp_314_reg_4320 == 1'd1) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0))) | ((icmp_ln281_3_reg_4324 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0))) | ((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd1) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_6_5_phi_fu_633_p6 = ap_phi_mux_buf_val_z_V_0_6_4_phi_fu_600_p4;
    end else if ((((icmp_ln281_3_reg_4324 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((icmp_ln281_3_reg_4324 == 1'd1) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_6_5_phi_fu_633_p6 = {{y_filt_V_3_dout[95:64]}};
    end else begin
        ap_phi_mux_buf_val_z_V_0_6_5_phi_fu_633_p6 = ap_phi_reg_pp0_iter3_buf_val_z_V_0_6_5_reg_629;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln281_reg_4255_pp0_iter8_reg == 1'd1) & (tmp_250_reg_4198_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (((tmp_250_reg_4198_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln291_reg_4259_pp0_iter8_reg == 1'd1) & (icmp_ln281_reg_4255_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)))))) begin
        filt_grad_V_1_blk_n = filt_grad_V_1_full_n;
    end else begin
        filt_grad_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((ap_predicate_op816_write_state11 == 1'b1)) begin
            filt_grad_V_1_din = 96'd0;
        end else if ((ap_predicate_op815_write_state11 == 1'b1)) begin
            filt_grad_V_1_din = p_1115121_part_set_fu_4086_p4;
        end else begin
            filt_grad_V_1_din = 'bx;
        end
    end else begin
        filt_grad_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op816_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op815_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        filt_grad_V_1_write = 1'b1;
    end else begin
        filt_grad_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_288_reg_4202_pp0_iter8_reg == 1'd0) & (icmp_ln281_1_reg_4206_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (((tmp_288_reg_4202_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln291_1_reg_4210_pp0_iter8_reg == 1'd1) & (icmp_ln281_1_reg_4206_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)))))) begin
        filt_grad_V_2_blk_n = filt_grad_V_2_full_n;
    end else begin
        filt_grad_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((ap_predicate_op819_write_state11 == 1'b1)) begin
            filt_grad_V_2_din = 96'd0;
        end else if ((ap_predicate_op818_write_state11 == 1'b1)) begin
            filt_grad_V_2_din = p_5105_part_set_fu_4094_p4;
        end else begin
            filt_grad_V_2_din = 'bx;
        end
    end else begin
        filt_grad_V_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op819_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op818_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        filt_grad_V_2_write = 1'b1;
    end else begin
        filt_grad_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd1) & (tmp_307_reg_4214_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (((tmp_307_reg_4214_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter8_reg == 1'd0) & (icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)))))) begin
        filt_grad_V_3_blk_n = filt_grad_V_3_full_n;
    end else begin
        filt_grad_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((ap_predicate_op822_write_state11 == 1'b1)) begin
            filt_grad_V_3_din = 96'd0;
        end else if ((ap_predicate_op821_write_state11 == 1'b1)) begin
            filt_grad_V_3_din = p_890_part_set_fu_4102_p4;
        end else begin
            filt_grad_V_3_din = 'bx;
        end
    end else begin
        filt_grad_V_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op822_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op821_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        filt_grad_V_3_write = 1'b1;
    end else begin
        filt_grad_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (((tmp_314_reg_4320_pp0_iter8_reg == 1'd0) & (icmp_ln281_3_reg_4324_pp0_iter8_reg == 1'd1) & (icmp_ln261_reg_4316_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter8_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter8_reg == 1'd0) & (tmp_314_reg_4320_pp0_iter8_reg == 1'd0) & (icmp_ln281_3_reg_4324_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (((((tmp_314_reg_4320_pp0_iter8_reg == 1'd1) & (icmp_ln261_reg_4316_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln281_3_reg_4324_pp0_iter8_reg == 1'd0) & (icmp_ln261_reg_4316_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0))) | ((icmp_ln291_2_reg_4222_pp0_iter8_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter8_reg == 1'd0) & (icmp_ln281_3_reg_4324_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0))) | ((icmp_ln291_2_reg_4222_pp0_iter8_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter8_reg == 1'd0) & (tmp_314_reg_4320_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)))))) begin
        filtered_gradient_V_blk_n = filtered_gradient_V_full_n;
    end else begin
        filtered_gradient_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((ap_predicate_op825_write_state11 == 1'b1)) begin
            filtered_gradient_V_din = 96'd0;
        end else if ((ap_predicate_op824_write_state11 == 1'b1)) begin
            filtered_gradient_V_din = p_1176_part_set_fu_4110_p4;
        end else begin
            filtered_gradient_V_din = 'bx;
        end
    end else begin
        filtered_gradient_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op825_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op824_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        filtered_gradient_V_write = 1'b1;
    end else begin
        filtered_gradient_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1132_ce = 1'b1;
    end else begin
        grp_fu_1132_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1142_ce = 1'b1;
    end else begin
        grp_fu_1142_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1152_ce = 1'b1;
    end else begin
        grp_fu_1152_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1162_ce = 1'b1;
    end else begin
        grp_fu_1162_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1172_ce = 1'b1;
    end else begin
        grp_fu_1172_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1182_ce = 1'b1;
    end else begin
        grp_fu_1182_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1192_ce = 1'b1;
    end else begin
        grp_fu_1192_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1202_ce = 1'b1;
    end else begin
        grp_fu_1202_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1212_ce = 1'b1;
    end else begin
        grp_fu_1212_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1222_ce = 1'b1;
    end else begin
        grp_fu_1222_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1232_ce = 1'b1;
    end else begin
        grp_fu_1232_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1242_ce = 1'b1;
    end else begin
        grp_fu_1242_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1270_ce = 1'b1;
    end else begin
        grp_fu_1270_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1280_ce = 1'b1;
    end else begin
        grp_fu_1280_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1290_ce = 1'b1;
    end else begin
        grp_fu_1290_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1300_ce = 1'b1;
    end else begin
        grp_fu_1300_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1310_ce = 1'b1;
    end else begin
        grp_fu_1310_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1320_ce = 1'b1;
    end else begin
        grp_fu_1320_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1330_ce = 1'b1;
    end else begin
        grp_fu_1330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1340_ce = 1'b1;
    end else begin
        grp_fu_1340_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1350_ce = 1'b1;
    end else begin
        grp_fu_1350_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1369_ce = 1'b1;
    end else begin
        grp_fu_1369_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1379_ce = 1'b1;
    end else begin
        grp_fu_1379_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1389_ce = 1'b1;
    end else begin
        grp_fu_1389_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1399_ce = 1'b1;
    end else begin
        grp_fu_1399_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1409_ce = 1'b1;
    end else begin
        grp_fu_1409_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1419_ce = 1'b1;
    end else begin
        grp_fu_1419_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1429_ce = 1'b1;
    end else begin
        grp_fu_1429_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1439_ce = 1'b1;
    end else begin
        grp_fu_1439_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1449_ce = 1'b1;
    end else begin
        grp_fu_1449_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1489_ce = 1'b1;
    end else begin
        grp_fu_1489_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1499_ce = 1'b1;
    end else begin
        grp_fu_1499_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1509_ce = 1'b1;
    end else begin
        grp_fu_1509_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1519_ce = 1'b1;
    end else begin
        grp_fu_1519_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1529_ce = 1'b1;
    end else begin
        grp_fu_1529_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1539_ce = 1'b1;
    end else begin
        grp_fu_1539_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1549_ce = 1'b1;
    end else begin
        grp_fu_1549_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1559_ce = 1'b1;
    end else begin
        grp_fu_1559_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1569_ce = 1'b1;
    end else begin
        grp_fu_1569_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1624_ce = 1'b1;
    end else begin
        grp_fu_1624_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1634_ce = 1'b1;
    end else begin
        grp_fu_1634_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1644_ce = 1'b1;
    end else begin
        grp_fu_1644_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1654_ce = 1'b1;
    end else begin
        grp_fu_1654_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1664_ce = 1'b1;
    end else begin
        grp_fu_1664_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1674_ce = 1'b1;
    end else begin
        grp_fu_1674_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1684_ce = 1'b1;
    end else begin
        grp_fu_1684_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1694_ce = 1'b1;
    end else begin
        grp_fu_1694_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1704_ce = 1'b1;
    end else begin
        grp_fu_1704_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1714_ce = 1'b1;
    end else begin
        grp_fu_1714_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1724_ce = 1'b1;
    end else begin
        grp_fu_1724_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1734_ce = 1'b1;
    end else begin
        grp_fu_1734_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1744_ce = 1'b1;
    end else begin
        grp_fu_1744_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1754_ce = 1'b1;
    end else begin
        grp_fu_1754_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1764_ce = 1'b1;
    end else begin
        grp_fu_1764_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1774_ce = 1'b1;
    end else begin
        grp_fu_1774_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1784_ce = 1'b1;
    end else begin
        grp_fu_1784_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1794_ce = 1'b1;
    end else begin
        grp_fu_1794_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1804_ce = 1'b1;
    end else begin
        grp_fu_1804_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1814_ce = 1'b1;
    end else begin
        grp_fu_1814_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1824_ce = 1'b1;
    end else begin
        grp_fu_1824_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1834_ce = 1'b1;
    end else begin
        grp_fu_1834_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1844_ce = 1'b1;
    end else begin
        grp_fu_1844_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1854_ce = 1'b1;
    end else begin
        grp_fu_1854_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1893_ce = 1'b1;
    end else begin
        grp_fu_1893_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1902_ce = 1'b1;
    end else begin
        grp_fu_1902_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1911_ce = 1'b1;
    end else begin
        grp_fu_1911_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1951_ce = 1'b1;
    end else begin
        grp_fu_1951_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1961_ce = 1'b1;
    end else begin
        grp_fu_1961_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1971_ce = 1'b1;
    end else begin
        grp_fu_1971_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1980_ce = 1'b1;
    end else begin
        grp_fu_1980_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1989_ce = 1'b1;
    end else begin
        grp_fu_1989_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1998_ce = 1'b1;
    end else begin
        grp_fu_1998_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2038_ce = 1'b1;
    end else begin
        grp_fu_2038_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2048_ce = 1'b1;
    end else begin
        grp_fu_2048_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2058_ce = 1'b1;
    end else begin
        grp_fu_2058_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2067_ce = 1'b1;
    end else begin
        grp_fu_2067_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2076_ce = 1'b1;
    end else begin
        grp_fu_2076_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2085_ce = 1'b1;
    end else begin
        grp_fu_2085_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2125_ce = 1'b1;
    end else begin
        grp_fu_2125_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2135_ce = 1'b1;
    end else begin
        grp_fu_2135_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2145_ce = 1'b1;
    end else begin
        grp_fu_2145_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2154_ce = 1'b1;
    end else begin
        grp_fu_2154_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2163_ce = 1'b1;
    end else begin
        grp_fu_2163_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2172_ce = 1'b1;
    end else begin
        grp_fu_2172_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_filt_V_1_blk_n = y_filt_V_1_empty_n;
    end else begin
        y_filt_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op68_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_filt_V_1_read = 1'b1;
    end else begin
        y_filt_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_307_reg_4214 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_filt_V_2_blk_n = y_filt_V_2_empty_n;
    end else begin
        y_filt_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op74_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_filt_V_2_read = 1'b1;
    end else begin
        y_filt_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0))))) begin
        y_filt_V_3_blk_n = y_filt_V_3_empty_n;
    end else begin
        y_filt_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op200_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_filt_V_3_read = 1'b1;
    end else begin
        y_filt_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_filtered_V_blk_n = y_filtered_V_empty_n;
    end else begin
        y_filtered_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op59_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_filtered_V_read = 1'b1;
    end else begin
        y_filtered_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_166_fu_2227_p2 = ($signed(sext_ln703_99_fu_2223_p1) + $signed(mul_ln1118_121_reg_4678));

assign add_ln1192_167_fu_2265_p2 = ($signed(sext_ln703_100_fu_2261_p1) + $signed(mul_ln1118_122_reg_4683));

assign add_ln1192_168_fu_2295_p2 = ($signed(sext_ln728_fu_2212_p1) + $signed(sext_ln703_101_fu_2292_p1));

assign add_ln1192_169_fu_2314_p2 = ($signed(sext_ln728_12_fu_2250_p1) + $signed(sext_ln703_102_fu_2311_p1));

assign add_ln1192_170_fu_2333_p2 = ($signed(sext_ln728_13_fu_2288_p1) + $signed(sext_ln703_103_fu_2330_p1));

assign add_ln1192_171_fu_2883_p2 = (mul_ln703_reg_4703_pp0_iter6_reg + and_ln728_s_fu_2862_p3);

assign add_ln1192_172_fu_2906_p2 = (mul_ln703_106_reg_4708_pp0_iter6_reg + and_ln728_140_fu_2869_p3);

assign add_ln1192_173_fu_2929_p2 = (mul_ln703_107_reg_4713_pp0_iter6_reg + and_ln728_141_fu_2876_p3);

assign add_ln1192_174_fu_2955_p2 = ($signed(and_ln728_142_fu_2898_p3) + $signed(sext_ln703_104_fu_2952_p1));

assign add_ln1192_175_fu_2974_p2 = ($signed(and_ln728_143_fu_2921_p3) + $signed(sext_ln703_105_fu_2971_p1));

assign add_ln1192_176_fu_2993_p2 = ($signed(and_ln728_144_fu_2944_p3) + $signed(sext_ln703_106_fu_2990_p1));

assign add_ln1192_177_fu_3474_p2 = ($signed(and_ln728_145_fu_3450_p3) + $signed(sext_ln703_107_fu_3471_p1));

assign add_ln1192_178_fu_3501_p2 = ($signed(and_ln728_146_fu_3457_p3) + $signed(sext_ln703_108_fu_3498_p1));

assign add_ln1192_179_fu_3528_p2 = ($signed(and_ln728_147_fu_3464_p3) + $signed(sext_ln703_109_fu_3525_p1));

assign add_ln1192_180_fu_3555_p2 = ($signed(and_ln728_148_fu_3490_p3) + $signed(sext_ln703_110_fu_3552_p1));

assign add_ln1192_181_fu_3574_p2 = ($signed(and_ln728_149_fu_3517_p3) + $signed(sext_ln703_111_fu_3571_p1));

assign add_ln1192_182_fu_3593_p2 = ($signed(and_ln728_150_fu_3544_p3) + $signed(sext_ln703_112_fu_3590_p1));

assign add_ln1192_183_fu_2360_p2 = ($signed(sext_ln703_113_fu_2356_p1) + $signed(mul_ln1118_138_reg_4748));

assign add_ln1192_184_fu_2398_p2 = ($signed(sext_ln703_114_fu_2394_p1) + $signed(mul_ln1118_139_reg_4753));

assign add_ln1192_185_fu_2436_p2 = ($signed(sext_ln703_115_fu_2432_p1) + $signed(mul_ln1118_140_reg_4758));

assign add_ln1192_186_fu_2466_p2 = ($signed(sext_ln728_14_fu_2383_p1) + $signed(sext_ln703_116_fu_2463_p1));

assign add_ln1192_187_fu_2485_p2 = ($signed(sext_ln728_15_fu_2421_p1) + $signed(sext_ln703_117_fu_2482_p1));

assign add_ln1192_188_fu_2504_p2 = ($signed(sext_ln728_16_fu_2459_p1) + $signed(sext_ln703_118_fu_2501_p1));

assign add_ln1192_189_fu_3030_p2 = (mul_ln703_108_reg_5018 + and_ln728_151_fu_3009_p3);

assign add_ln1192_190_fu_3053_p2 = (mul_ln703_109_reg_5023 + and_ln728_152_fu_3016_p3);

assign add_ln1192_191_fu_3076_p2 = (mul_ln703_110_reg_5028 + and_ln728_153_fu_3023_p3);

assign add_ln1192_192_fu_3102_p2 = ($signed(and_ln728_154_fu_3045_p3) + $signed(sext_ln703_119_fu_3099_p1));

assign add_ln1192_193_fu_3121_p2 = ($signed(and_ln728_155_fu_3068_p3) + $signed(sext_ln703_120_fu_3118_p1));

assign add_ln1192_194_fu_3140_p2 = ($signed(and_ln728_156_fu_3091_p3) + $signed(sext_ln703_121_fu_3137_p1));

assign add_ln1192_195_fu_3633_p2 = ($signed(and_ln728_157_fu_3609_p3) + $signed(sext_ln703_122_fu_3630_p1));

assign add_ln1192_196_fu_3660_p2 = ($signed(and_ln728_158_fu_3616_p3) + $signed(sext_ln703_123_fu_3657_p1));

assign add_ln1192_197_fu_3687_p2 = ($signed(and_ln728_159_fu_3623_p3) + $signed(sext_ln703_124_fu_3684_p1));

assign add_ln1192_198_fu_3714_p2 = ($signed(and_ln728_160_fu_3649_p3) + $signed(sext_ln703_125_fu_3711_p1));

assign add_ln1192_199_fu_3733_p2 = ($signed(and_ln728_161_fu_3676_p3) + $signed(sext_ln703_126_fu_3730_p1));

assign add_ln1192_200_fu_3752_p2 = ($signed(and_ln728_162_fu_3703_p3) + $signed(sext_ln703_127_fu_3749_p1));

assign add_ln1192_201_fu_2531_p2 = ($signed(sext_ln703_128_fu_2527_p1) + $signed(mul_ln1118_156_reg_4823));

assign add_ln1192_202_fu_2569_p2 = ($signed(sext_ln703_129_fu_2565_p1) + $signed(mul_ln1118_157_reg_4828));

assign add_ln1192_203_fu_2607_p2 = ($signed(sext_ln703_130_fu_2603_p1) + $signed(mul_ln1118_158_reg_4833));

assign add_ln1192_204_fu_2637_p2 = ($signed(sext_ln728_17_fu_2554_p1) + $signed(sext_ln703_131_fu_2634_p1));

assign add_ln1192_205_fu_2656_p2 = ($signed(sext_ln728_18_fu_2592_p1) + $signed(sext_ln703_132_fu_2653_p1));

assign add_ln1192_206_fu_2675_p2 = ($signed(sext_ln728_19_fu_2630_p1) + $signed(sext_ln703_133_fu_2672_p1));

assign add_ln1192_207_fu_3177_p2 = (mul_ln703_111_reg_5063 + and_ln728_163_fu_3156_p3);

assign add_ln1192_208_fu_3200_p2 = (mul_ln703_112_reg_5068 + and_ln728_164_fu_3163_p3);

assign add_ln1192_209_fu_3223_p2 = (mul_ln703_113_reg_5073 + and_ln728_165_fu_3170_p3);

assign add_ln1192_210_fu_3249_p2 = ($signed(and_ln728_166_fu_3192_p3) + $signed(sext_ln703_134_fu_3246_p1));

assign add_ln1192_211_fu_3268_p2 = ($signed(and_ln728_167_fu_3215_p3) + $signed(sext_ln703_135_fu_3265_p1));

assign add_ln1192_212_fu_3287_p2 = ($signed(and_ln728_168_fu_3238_p3) + $signed(sext_ln703_136_fu_3284_p1));

assign add_ln1192_213_fu_3792_p2 = ($signed(and_ln728_169_fu_3768_p3) + $signed(sext_ln703_137_fu_3789_p1));

assign add_ln1192_214_fu_3819_p2 = ($signed(and_ln728_170_fu_3775_p3) + $signed(sext_ln703_138_fu_3816_p1));

assign add_ln1192_215_fu_3846_p2 = ($signed(and_ln728_171_fu_3782_p3) + $signed(sext_ln703_139_fu_3843_p1));

assign add_ln1192_216_fu_3873_p2 = ($signed(and_ln728_172_fu_3808_p3) + $signed(sext_ln703_140_fu_3870_p1));

assign add_ln1192_217_fu_3892_p2 = ($signed(and_ln728_173_fu_3835_p3) + $signed(sext_ln703_141_fu_3889_p1));

assign add_ln1192_218_fu_3911_p2 = ($signed(and_ln728_174_fu_3862_p3) + $signed(sext_ln703_142_fu_3908_p1));

assign add_ln1192_219_fu_2702_p2 = ($signed(sext_ln703_143_fu_2698_p1) + $signed(mul_ln1118_174_reg_4898));

assign add_ln1192_220_fu_2740_p2 = ($signed(sext_ln703_144_fu_2736_p1) + $signed(mul_ln1118_175_reg_4903));

assign add_ln1192_221_fu_2778_p2 = ($signed(sext_ln703_145_fu_2774_p1) + $signed(mul_ln1118_176_reg_4908));

assign add_ln1192_222_fu_2808_p2 = ($signed(sext_ln728_20_fu_2725_p1) + $signed(sext_ln703_146_fu_2805_p1));

assign add_ln1192_223_fu_2827_p2 = ($signed(sext_ln728_21_fu_2763_p1) + $signed(sext_ln703_147_fu_2824_p1));

assign add_ln1192_224_fu_2846_p2 = ($signed(sext_ln728_22_fu_2801_p1) + $signed(sext_ln703_148_fu_2843_p1));

assign add_ln1192_225_fu_3324_p2 = (mul_ln703_114_reg_5108 + and_ln728_175_fu_3303_p3);

assign add_ln1192_226_fu_3347_p2 = (mul_ln703_115_reg_5113 + and_ln728_176_fu_3310_p3);

assign add_ln1192_227_fu_3370_p2 = (mul_ln703_116_reg_5118 + and_ln728_177_fu_3317_p3);

assign add_ln1192_228_fu_3396_p2 = ($signed(and_ln728_178_fu_3339_p3) + $signed(sext_ln703_149_fu_3393_p1));

assign add_ln1192_229_fu_3415_p2 = ($signed(and_ln728_179_fu_3362_p3) + $signed(sext_ln703_150_fu_3412_p1));

assign add_ln1192_230_fu_3434_p2 = ($signed(and_ln728_180_fu_3385_p3) + $signed(sext_ln703_151_fu_3431_p1));

assign add_ln1192_231_fu_3951_p2 = ($signed(and_ln728_181_fu_3927_p3) + $signed(sext_ln703_152_fu_3948_p1));

assign add_ln1192_232_fu_3978_p2 = ($signed(and_ln728_182_fu_3934_p3) + $signed(sext_ln703_153_fu_3975_p1));

assign add_ln1192_233_fu_4005_p2 = ($signed(and_ln728_183_fu_3941_p3) + $signed(sext_ln703_154_fu_4002_p1));

assign add_ln1192_234_fu_4032_p2 = ($signed(and_ln728_184_fu_3967_p3) + $signed(sext_ln703_155_fu_4029_p1));

assign add_ln1192_235_fu_4051_p2 = ($signed(and_ln728_185_fu_3994_p3) + $signed(sext_ln703_156_fu_4048_p1));

assign add_ln1192_236_fu_4070_p2 = ($signed(and_ln728_186_fu_4021_p3) + $signed(sext_ln703_157_fu_4067_p1));

assign add_ln1192_fu_2189_p2 = ($signed(sext_ln703_fu_2185_p1) + $signed(mul_ln1118_120_reg_4673));

assign add_ln251_fu_896_p2 = (indvar_flatten_reg_214 + 18'd1);

assign and_ln728_140_fu_2869_p3 = {{tmp_197_reg_4963}, {19'd0}};

assign and_ln728_141_fu_2876_p3 = {{tmp_198_reg_4968}, {19'd0}};

assign and_ln728_142_fu_2898_p3 = {{tmp_199_fu_2888_p4}, {19'd0}};

assign and_ln728_143_fu_2921_p3 = {{tmp_200_fu_2911_p4}, {19'd0}};

assign and_ln728_144_fu_2944_p3 = {{tmp_201_fu_2934_p4}, {19'd0}};

assign and_ln728_145_fu_3450_p3 = {{tmp_202_reg_5138}, {19'd0}};

assign and_ln728_146_fu_3457_p3 = {{tmp_203_reg_5143}, {19'd0}};

assign and_ln728_147_fu_3464_p3 = {{tmp_204_reg_5148}, {19'd0}};

assign and_ln728_148_fu_3490_p3 = {{tmp_205_fu_3480_p4}, {19'd0}};

assign and_ln728_149_fu_3517_p3 = {{tmp_206_fu_3507_p4}, {19'd0}};

assign and_ln728_150_fu_3544_p3 = {{tmp_207_fu_3534_p4}, {19'd0}};

assign and_ln728_151_fu_3009_p3 = {{tmp_211_reg_5003}, {19'd0}};

assign and_ln728_152_fu_3016_p3 = {{tmp_212_reg_5008}, {19'd0}};

assign and_ln728_153_fu_3023_p3 = {{tmp_213_reg_5013}, {19'd0}};

assign and_ln728_154_fu_3045_p3 = {{tmp_214_fu_3035_p4}, {19'd0}};

assign and_ln728_155_fu_3068_p3 = {{tmp_215_fu_3058_p4}, {19'd0}};

assign and_ln728_156_fu_3091_p3 = {{tmp_216_fu_3081_p4}, {19'd0}};

assign and_ln728_157_fu_3609_p3 = {{tmp_217_reg_5168}, {19'd0}};

assign and_ln728_158_fu_3616_p3 = {{tmp_218_reg_5173}, {19'd0}};

assign and_ln728_159_fu_3623_p3 = {{tmp_219_reg_5178}, {19'd0}};

assign and_ln728_160_fu_3649_p3 = {{tmp_220_fu_3639_p4}, {19'd0}};

assign and_ln728_161_fu_3676_p3 = {{tmp_221_fu_3666_p4}, {19'd0}};

assign and_ln728_162_fu_3703_p3 = {{tmp_222_fu_3693_p4}, {19'd0}};

assign and_ln728_163_fu_3156_p3 = {{tmp_226_reg_5048}, {19'd0}};

assign and_ln728_164_fu_3163_p3 = {{tmp_227_reg_5053}, {19'd0}};

assign and_ln728_165_fu_3170_p3 = {{tmp_228_reg_5058}, {19'd0}};

assign and_ln728_166_fu_3192_p3 = {{tmp_229_fu_3182_p4}, {19'd0}};

assign and_ln728_167_fu_3215_p3 = {{tmp_230_fu_3205_p4}, {19'd0}};

assign and_ln728_168_fu_3238_p3 = {{tmp_231_fu_3228_p4}, {19'd0}};

assign and_ln728_169_fu_3768_p3 = {{tmp_232_reg_5213}, {19'd0}};

assign and_ln728_170_fu_3775_p3 = {{tmp_233_reg_5218}, {19'd0}};

assign and_ln728_171_fu_3782_p3 = {{tmp_234_reg_5223}, {19'd0}};

assign and_ln728_172_fu_3808_p3 = {{tmp_235_fu_3798_p4}, {19'd0}};

assign and_ln728_173_fu_3835_p3 = {{tmp_236_fu_3825_p4}, {19'd0}};

assign and_ln728_174_fu_3862_p3 = {{tmp_237_fu_3852_p4}, {19'd0}};

assign and_ln728_175_fu_3303_p3 = {{tmp_241_reg_5093}, {19'd0}};

assign and_ln728_176_fu_3310_p3 = {{tmp_242_reg_5098}, {19'd0}};

assign and_ln728_177_fu_3317_p3 = {{tmp_243_reg_5103}, {19'd0}};

assign and_ln728_178_fu_3339_p3 = {{tmp_244_fu_3329_p4}, {19'd0}};

assign and_ln728_179_fu_3362_p3 = {{tmp_245_fu_3352_p4}, {19'd0}};

assign and_ln728_180_fu_3385_p3 = {{tmp_246_fu_3375_p4}, {19'd0}};

assign and_ln728_181_fu_3927_p3 = {{tmp_247_reg_5258}, {19'd0}};

assign and_ln728_182_fu_3934_p3 = {{tmp_248_reg_5263}, {19'd0}};

assign and_ln728_183_fu_3941_p3 = {{tmp_249_reg_5268}, {19'd0}};

assign and_ln728_184_fu_3967_p3 = {{tmp_251_fu_3957_p4}, {19'd0}};

assign and_ln728_185_fu_3994_p3 = {{tmp_253_fu_3984_p4}, {19'd0}};

assign and_ln728_186_fu_4021_p3 = {{tmp_254_fu_4011_p4}, {19'd0}};

assign and_ln728_s_fu_2862_p3 = {{tmp_196_reg_4958}, {19'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((y_filt_V_2_empty_n == 1'b0) & (ap_predicate_op74_read_state3 == 1'b1)) | ((y_filt_V_1_empty_n == 1'b0) & (ap_predicate_op68_read_state3 == 1'b1)) | ((y_filtered_V_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)))) | ((y_filt_V_3_empty_n == 1'b0) & (ap_predicate_op200_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (((filtered_gradient_V_full_n == 1'b0) & (ap_predicate_op825_write_state11 == 1'b1)) | ((filtered_gradient_V_full_n == 1'b0) & (ap_predicate_op824_write_state11 == 1'b1)) | ((filt_grad_V_3_full_n == 1'b0) & (ap_predicate_op822_write_state11 == 1'b1)) | ((filt_grad_V_3_full_n == 1'b0) & (ap_predicate_op821_write_state11 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op819_write_state11 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op818_write_state11 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op816_write_state11 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op815_write_state11 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((y_filt_V_2_empty_n == 1'b0) & (ap_predicate_op74_read_state3 == 1'b1)) | ((y_filt_V_1_empty_n == 1'b0) & (ap_predicate_op68_read_state3 == 1'b1)) | ((y_filtered_V_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)))) | ((y_filt_V_3_empty_n == 1'b0) & (ap_predicate_op200_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (((filtered_gradient_V_full_n == 1'b0) & (ap_predicate_op825_write_state11 == 1'b1)) | ((filtered_gradient_V_full_n == 1'b0) & (ap_predicate_op824_write_state11 == 1'b1)) | ((filt_grad_V_3_full_n == 1'b0) & (ap_predicate_op822_write_state11 == 1'b1)) | ((filt_grad_V_3_full_n == 1'b0) & (ap_predicate_op821_write_state11 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op819_write_state11 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op818_write_state11 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op816_write_state11 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op815_write_state11 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((y_filt_V_2_empty_n == 1'b0) & (ap_predicate_op74_read_state3 == 1'b1)) | ((y_filt_V_1_empty_n == 1'b0) & (ap_predicate_op68_read_state3 == 1'b1)) | ((y_filtered_V_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)))) | ((y_filt_V_3_empty_n == 1'b0) & (ap_predicate_op200_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (((filtered_gradient_V_full_n == 1'b0) & (ap_predicate_op825_write_state11 == 1'b1)) | ((filtered_gradient_V_full_n == 1'b0) & (ap_predicate_op824_write_state11 == 1'b1)) | ((filt_grad_V_3_full_n == 1'b0) & (ap_predicate_op822_write_state11 == 1'b1)) | ((filt_grad_V_3_full_n == 1'b0) & (ap_predicate_op821_write_state11 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op819_write_state11 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op818_write_state11 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op816_write_state11 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op815_write_state11 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter9 = (((filtered_gradient_V_full_n == 1'b0) & (ap_predicate_op825_write_state11 == 1'b1)) | ((filtered_gradient_V_full_n == 1'b0) & (ap_predicate_op824_write_state11 == 1'b1)) | ((filt_grad_V_3_full_n == 1'b0) & (ap_predicate_op822_write_state11 == 1'b1)) | ((filt_grad_V_3_full_n == 1'b0) & (ap_predicate_op821_write_state11 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op819_write_state11 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op818_write_state11 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op816_write_state11 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op815_write_state11 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((y_filt_V_2_empty_n == 1'b0) & (ap_predicate_op74_read_state3 == 1'b1)) | ((y_filt_V_1_empty_n == 1'b0) & (ap_predicate_op68_read_state3 == 1'b1)) | ((y_filtered_V_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((y_filt_V_3_empty_n == 1'b0) & (ap_predicate_op200_read_state5 == 1'b1));
end

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1486 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1488 = ((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (icmp_ln291_fu_1017_p2 == 1'd1) & (icmp_ln281_fu_1012_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1515 = (((icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0) & (icmp_ln291_reg_4259 == 1'd1) & (icmp_ln281_reg_4255 == 1'd0)) | ((tmp_250_reg_4198_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_1536 = ((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (icmp_ln291_1_reg_4210 == 1'd1) & (icmp_ln281_1_reg_4206 == 1'd0));
end

always @ (*) begin
    ap_condition_1562 = (((tmp_288_reg_4202_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln291_1_reg_4210_pp0_iter1_reg == 1'd1) & (icmp_ln281_1_reg_4206_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_1581 = ((tmp_307_reg_4214 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (icmp_ln291_2_reg_4222 == 1'd0) & (icmp_ln281_2_reg_4218 == 1'd0));
end

always @ (*) begin
    ap_condition_1599 = ((tmp_307_reg_4214 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (icmp_ln281_2_reg_4218 == 1'd1));
end

always @ (*) begin
    ap_condition_1623 = ((((icmp_ln261_fu_1081_p2 == 1'd0) & (icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln261_fu_1081_p2 == 1'd0) & (icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0))) | ((icmp_ln261_fu_1081_p2 == 1'd0) & (tmp_307_reg_4214_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_1653 = (((tmp_314_fu_1087_p3 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((tmp_314_fu_1087_p3 == 1'd1) & (icmp_ln261_fu_1081_p2 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_1674 = ((((icmp_ln261_fu_1081_p2 == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)) | ((icmp_ln261_fu_1081_p2 == 1'd1) & (icmp_ln291_2_reg_4222_pp0_iter1_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0))) | ((icmp_ln261_fu_1081_p2 == 1'd1) & (tmp_307_reg_4214_pp0_iter1_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_426 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_598 = ((tmp_307_reg_4214 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0) & (icmp_ln291_2_reg_4222 == 1'd1) & (icmp_ln281_2_reg_4218 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_add_3595_reg_554 = 'bx;

assign ap_phi_reg_pp0_iter0_arrayidx62_i174_0486_load_0_3_3554562_reg_344 = 'bx;

assign ap_phi_reg_pp0_iter0_arrayidx62_i174_0486_load_0_3_4566575_reg_416 = 'bx;

assign ap_phi_reg_pp0_iter0_arrayidx62_i174_1468_load_0_3_3556561_reg_355 = 'bx;

assign ap_phi_reg_pp0_iter0_arrayidx62_i174_1468_load_0_3_4568574_reg_427 = 'bx;

assign ap_phi_reg_pp0_iter0_arrayidx62_i174_2450_load_0_3_3558560_reg_366 = 'bx;

assign ap_phi_reg_pp0_iter0_arrayidx62_i174_2450_load_0_3_4570573_reg_438 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_1_2_reg_882 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_2_2_reg_868 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_3_2_reg_854 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_4_2_reg_838 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_2_reg_822 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_4_reg_403 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_5_reg_475 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_5_reg_563 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_2_reg_510 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_3_reg_543 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_4_reg_618 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_5_reg_807 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_1_2_reg_793 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_2_2_reg_779 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_3_2_reg_765 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_4_2_reg_749 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_2_reg_733 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_4_reg_390 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_5_reg_462 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_5_reg_574 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_2_reg_499 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_3_reg_532 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_4_reg_607 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_5_reg_718 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_1_2_reg_704 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_2_2_reg_690 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_3_2_reg_676 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_4_2_reg_660 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_2_reg_644 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_4_reg_377 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_5_reg_449 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_5_reg_585 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_2_reg_488 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_3_reg_521 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_4_reg_596 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_5_reg_629 = 'bx;

always @ (*) begin
    ap_predicate_op200_read_state5 = (((icmp_ln291_2_reg_4222_pp0_iter2_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter2_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter2_reg == 1'd0) & (tmp_314_reg_4320 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)) | ((tmp_314_reg_4320 == 1'd0) & (icmp_ln261_reg_4316 == 1'd0) & (icmp_ln251_reg_4186_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op59_read_state3 = ((tmp_250_reg_4198 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0));
end

always @ (*) begin
    ap_predicate_op68_read_state3 = ((tmp_288_reg_4202 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0));
end

always @ (*) begin
    ap_predicate_op74_read_state3 = ((tmp_307_reg_4214 == 1'd0) & (icmp_ln251_reg_4186 == 1'd0));
end

always @ (*) begin
    ap_predicate_op815_write_state11 = ((icmp_ln281_reg_4255_pp0_iter8_reg == 1'd1) & (tmp_250_reg_4198_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op816_write_state11 = (((tmp_250_reg_4198_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln291_reg_4259_pp0_iter8_reg == 1'd1) & (icmp_ln281_reg_4255_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op818_write_state11 = ((tmp_288_reg_4202_pp0_iter8_reg == 1'd0) & (icmp_ln281_1_reg_4206_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op819_write_state11 = (((tmp_288_reg_4202_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln291_1_reg_4210_pp0_iter8_reg == 1'd1) & (icmp_ln281_1_reg_4206_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op821_write_state11 = ((icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd1) & (tmp_307_reg_4214_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op822_write_state11 = (((tmp_307_reg_4214_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter8_reg == 1'd0) & (icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op824_write_state11 = (((tmp_314_reg_4320_pp0_iter8_reg == 1'd0) & (icmp_ln281_3_reg_4324_pp0_iter8_reg == 1'd1) & (icmp_ln261_reg_4316_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln291_2_reg_4222_pp0_iter8_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter8_reg == 1'd0) & (tmp_314_reg_4320_pp0_iter8_reg == 1'd0) & (icmp_ln281_3_reg_4324_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op825_write_state11 = (((((tmp_314_reg_4320_pp0_iter8_reg == 1'd1) & (icmp_ln261_reg_4316_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)) | ((icmp_ln281_3_reg_4324_pp0_iter8_reg == 1'd0) & (icmp_ln261_reg_4316_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0))) | ((icmp_ln291_2_reg_4222_pp0_iter8_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter8_reg == 1'd0) & (icmp_ln281_3_reg_4324_pp0_iter8_reg == 1'd0) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0))) | ((icmp_ln291_2_reg_4222_pp0_iter8_reg == 1'd1) & (icmp_ln281_2_reg_4218_pp0_iter8_reg == 1'd0) & (tmp_307_reg_4214_pp0_iter8_reg == 1'd0) & (tmp_314_reg_4320_pp0_iter8_reg == 1'd1) & (icmp_ln251_reg_4186_pp0_iter8_reg == 1'd0)));
end

assign ap_ready = internal_ap_ready;

assign c_10_fu_982_p2 = (select_ln251_fu_914_p3 + 11'd4);

assign grp_fu_1132_p1 = 49'd39583;

assign grp_fu_1142_p1 = 49'd39583;

assign grp_fu_1152_p1 = 49'd39583;

assign grp_fu_1162_p1 = 50'd69730;

assign grp_fu_1172_p1 = 50'd69730;

assign grp_fu_1182_p1 = 50'd69730;

assign grp_fu_1192_p1 = 50'd97989;

assign grp_fu_1202_p1 = 50'd97989;

assign grp_fu_1212_p1 = 50'd97989;

assign grp_fu_1222_p1 = 51'd152200;

assign grp_fu_1232_p1 = 51'd152200;

assign grp_fu_1242_p1 = 51'd152200;

assign grp_fu_1270_p1 = 49'd39583;

assign grp_fu_1280_p1 = 49'd39583;

assign grp_fu_1290_p1 = 49'd39583;

assign grp_fu_1300_p1 = 50'd69730;

assign grp_fu_1310_p1 = 50'd69730;

assign grp_fu_1320_p1 = 50'd69730;

assign grp_fu_1330_p1 = 50'd97989;

assign grp_fu_1340_p1 = 50'd97989;

assign grp_fu_1350_p1 = 50'd97989;

assign grp_fu_1369_p1 = 49'd39583;

assign grp_fu_1379_p1 = 49'd39583;

assign grp_fu_1389_p1 = 49'd39583;

assign grp_fu_1399_p1 = 50'd69730;

assign grp_fu_1409_p1 = 50'd69730;

assign grp_fu_1419_p1 = 50'd69730;

assign grp_fu_1429_p1 = 50'd97989;

assign grp_fu_1439_p1 = 50'd97989;

assign grp_fu_1449_p1 = 50'd97989;

assign grp_fu_1489_p1 = 49'd39583;

assign grp_fu_1499_p1 = 49'd39583;

assign grp_fu_1509_p1 = 49'd39583;

assign grp_fu_1519_p1 = 50'd69730;

assign grp_fu_1529_p1 = 50'd69730;

assign grp_fu_1539_p1 = 50'd69730;

assign grp_fu_1549_p1 = 50'd97989;

assign grp_fu_1559_p1 = 50'd97989;

assign grp_fu_1569_p1 = 50'd97989;

assign grp_fu_1624_p1 = 50'd97989;

assign grp_fu_1634_p1 = 50'd97989;

assign grp_fu_1644_p1 = 50'd97989;

assign grp_fu_1654_p1 = 50'd69730;

assign grp_fu_1664_p1 = 50'd69730;

assign grp_fu_1674_p1 = 50'd69730;

assign grp_fu_1684_p1 = 51'd152200;

assign grp_fu_1694_p1 = 51'd152200;

assign grp_fu_1704_p1 = 51'd152200;

assign grp_fu_1714_p1 = 50'd97989;

assign grp_fu_1724_p1 = 50'd97989;

assign grp_fu_1734_p1 = 50'd97989;

assign grp_fu_1744_p1 = 51'd152200;

assign grp_fu_1754_p1 = 51'd152200;

assign grp_fu_1764_p1 = 51'd152200;

assign grp_fu_1774_p1 = 50'd97989;

assign grp_fu_1784_p1 = 50'd97989;

assign grp_fu_1794_p1 = 50'd97989;

assign grp_fu_1804_p1 = 51'd152200;

assign grp_fu_1814_p1 = 51'd152200;

assign grp_fu_1824_p1 = 51'd152200;

assign grp_fu_1834_p1 = 50'd97989;

assign grp_fu_1844_p1 = 50'd97989;

assign grp_fu_1854_p1 = 50'd97989;

assign grp_fu_1893_p1 = 49'd39583;

assign grp_fu_1902_p1 = 49'd39583;

assign grp_fu_1911_p1 = 49'd39583;

assign grp_fu_1951_p1 = 50'd69730;

assign grp_fu_1961_p1 = 50'd69730;

assign grp_fu_1971_p1 = 50'd69730;

assign grp_fu_1980_p1 = 49'd39583;

assign grp_fu_1989_p1 = 49'd39583;

assign grp_fu_1998_p1 = 49'd39583;

assign grp_fu_2038_p1 = 50'd69730;

assign grp_fu_2048_p1 = 50'd69730;

assign grp_fu_2058_p1 = 50'd69730;

assign grp_fu_2067_p1 = 49'd39583;

assign grp_fu_2076_p1 = 49'd39583;

assign grp_fu_2085_p1 = 49'd39583;

assign grp_fu_2125_p1 = 50'd69730;

assign grp_fu_2135_p1 = 50'd69730;

assign grp_fu_2145_p1 = 50'd69730;

assign grp_fu_2154_p1 = 49'd39583;

assign grp_fu_2163_p1 = 49'd39583;

assign grp_fu_2172_p1 = 49'd39583;

assign icmp_ln251_fu_902_p2 = ((indvar_flatten_reg_214 == 18'd131584) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_908_p2 = ((c_reg_225 < 11'd1027) ? 1'b1 : 1'b0);

assign icmp_ln261_fu_1081_p2 = ((new_c_6_fu_1075_p2 > 11'd1026) ? 1'b1 : 1'b0);

assign icmp_ln281_1_fu_944_p2 = ((new_c_fu_930_p2 > 11'd5) ? 1'b1 : 1'b0);

assign icmp_ln281_2_fu_970_p2 = ((new_c_5_fu_956_p2 > 11'd5) ? 1'b1 : 1'b0);

assign icmp_ln281_3_fu_1095_p2 = ((ap_phi_mux_add_3595_phi_fu_557_p4 > 11'd5) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_1012_p2 = ((select_ln251_reg_4190 > 11'd5) ? 1'b1 : 1'b0);

assign icmp_ln291_1_fu_950_p2 = ((new_c_fu_930_p2 > 11'd2) ? 1'b1 : 1'b0);

assign icmp_ln291_2_fu_976_p2 = ((new_c_5_fu_956_p2 == 11'd2) ? 1'b1 : 1'b0);

assign icmp_ln291_fu_1017_p2 = ((select_ln251_reg_4190 > 11'd2) ? 1'b1 : 1'b0);

assign new_c_5_fu_956_p2 = (select_ln251_fu_914_p3 | 11'd2);

assign new_c_6_fu_1075_p2 = (select_ln251_reg_4190_pp0_iter1_reg | 11'd3);

assign new_c_fu_930_p2 = (select_ln251_fu_914_p3 | 11'd1);

assign or_ln259_fu_1070_p2 = (select_ln251_reg_4190 | 11'd3);

assign p_1115121_part_set_fu_4086_p4 = {{{trunc_ln708_26_reg_5313}, {trunc_ln708_25_reg_5308}}, {trunc_ln708_24_reg_5303}};

assign p_1176_part_set_fu_4110_p4 = {{{trunc_ln708_44_reg_5358}, {trunc_ln708_43_reg_5353}}, {trunc_ln708_42_reg_5348}};

assign p_5105_part_set_fu_4094_p4 = {{{trunc_ln708_32_reg_5328}, {trunc_ln708_31_reg_5323}}, {trunc_ln708_30_reg_5318}};

assign p_890_part_set_fu_4102_p4 = {{{trunc_ln708_38_reg_5343}, {trunc_ln708_37_reg_5338}}, {trunc_ln708_36_reg_5333}};

assign select_ln251_fu_914_p3 = ((icmp_ln253_fu_908_p2[0:0] == 1'b1) ? c_reg_225 : 11'd0);

assign sext_ln703_100_fu_2261_p1 = $signed(tmp_195_fu_2254_p3);

assign sext_ln703_101_fu_2292_p1 = $signed(mul_ln1118_123_reg_4688);

assign sext_ln703_102_fu_2311_p1 = $signed(mul_ln1118_124_reg_4693);

assign sext_ln703_103_fu_2330_p1 = $signed(mul_ln1118_125_reg_4698);

assign sext_ln703_104_fu_2952_p1 = $signed(mul_ln1118_126_reg_4973);

assign sext_ln703_105_fu_2971_p1 = $signed(mul_ln1118_127_reg_4978);

assign sext_ln703_106_fu_2990_p1 = $signed(mul_ln1118_128_reg_4983);

assign sext_ln703_107_fu_3471_p1 = $signed(mul_ln1118_129_reg_4988_pp0_iter7_reg);

assign sext_ln703_108_fu_3498_p1 = $signed(mul_ln1118_130_reg_4993_pp0_iter7_reg);

assign sext_ln703_109_fu_3525_p1 = $signed(mul_ln1118_131_reg_4998_pp0_iter7_reg);

assign sext_ln703_110_fu_3552_p1 = $signed(mul_ln1118_132_reg_5153);

assign sext_ln703_111_fu_3571_p1 = $signed(mul_ln1118_133_reg_5158);

assign sext_ln703_112_fu_3590_p1 = $signed(mul_ln1118_134_reg_5163);

assign sext_ln703_113_fu_2356_p1 = $signed(tmp_208_fu_2349_p3);

assign sext_ln703_114_fu_2394_p1 = $signed(tmp_209_fu_2387_p3);

assign sext_ln703_115_fu_2432_p1 = $signed(tmp_210_fu_2425_p3);

assign sext_ln703_116_fu_2463_p1 = $signed(mul_ln1118_141_reg_4763);

assign sext_ln703_117_fu_2482_p1 = $signed(mul_ln1118_142_reg_4768);

assign sext_ln703_118_fu_2501_p1 = $signed(mul_ln1118_143_reg_4773);

assign sext_ln703_119_fu_3099_p1 = $signed(mul_ln1118_144_reg_5033);

assign sext_ln703_120_fu_3118_p1 = $signed(mul_ln1118_145_reg_5038);

assign sext_ln703_121_fu_3137_p1 = $signed(mul_ln1118_146_reg_5043);

assign sext_ln703_122_fu_3630_p1 = $signed(mul_ln1118_147_reg_5183);

assign sext_ln703_123_fu_3657_p1 = $signed(mul_ln1118_148_reg_5188);

assign sext_ln703_124_fu_3684_p1 = $signed(mul_ln1118_149_reg_5193);

assign sext_ln703_125_fu_3711_p1 = $signed(mul_ln1118_150_reg_5198);

assign sext_ln703_126_fu_3730_p1 = $signed(mul_ln1118_151_reg_5203);

assign sext_ln703_127_fu_3749_p1 = $signed(mul_ln1118_152_reg_5208);

assign sext_ln703_128_fu_2527_p1 = $signed(tmp_223_fu_2520_p3);

assign sext_ln703_129_fu_2565_p1 = $signed(tmp_224_fu_2558_p3);

assign sext_ln703_130_fu_2603_p1 = $signed(tmp_225_fu_2596_p3);

assign sext_ln703_131_fu_2634_p1 = $signed(mul_ln1118_159_reg_4838);

assign sext_ln703_132_fu_2653_p1 = $signed(mul_ln1118_160_reg_4843);

assign sext_ln703_133_fu_2672_p1 = $signed(mul_ln1118_161_reg_4848);

assign sext_ln703_134_fu_3246_p1 = $signed(mul_ln1118_162_reg_5078);

assign sext_ln703_135_fu_3265_p1 = $signed(mul_ln1118_163_reg_5083);

assign sext_ln703_136_fu_3284_p1 = $signed(mul_ln1118_164_reg_5088);

assign sext_ln703_137_fu_3789_p1 = $signed(mul_ln1118_165_reg_5228);

assign sext_ln703_138_fu_3816_p1 = $signed(mul_ln1118_166_reg_5233);

assign sext_ln703_139_fu_3843_p1 = $signed(mul_ln1118_167_reg_5238);

assign sext_ln703_140_fu_3870_p1 = $signed(mul_ln1118_168_reg_5243);

assign sext_ln703_141_fu_3889_p1 = $signed(mul_ln1118_169_reg_5248);

assign sext_ln703_142_fu_3908_p1 = $signed(mul_ln1118_170_reg_5253);

assign sext_ln703_143_fu_2698_p1 = $signed(tmp_238_fu_2691_p3);

assign sext_ln703_144_fu_2736_p1 = $signed(tmp_239_fu_2729_p3);

assign sext_ln703_145_fu_2774_p1 = $signed(tmp_240_fu_2767_p3);

assign sext_ln703_146_fu_2805_p1 = $signed(mul_ln1118_177_reg_4913);

assign sext_ln703_147_fu_2824_p1 = $signed(mul_ln1118_178_reg_4918);

assign sext_ln703_148_fu_2843_p1 = $signed(mul_ln1118_179_reg_4923);

assign sext_ln703_149_fu_3393_p1 = $signed(mul_ln1118_180_reg_5123);

assign sext_ln703_150_fu_3412_p1 = $signed(mul_ln1118_181_reg_5128);

assign sext_ln703_151_fu_3431_p1 = $signed(mul_ln1118_182_reg_5133);

assign sext_ln703_152_fu_3948_p1 = $signed(mul_ln1118_183_reg_5273);

assign sext_ln703_153_fu_3975_p1 = $signed(mul_ln1118_184_reg_5278);

assign sext_ln703_154_fu_4002_p1 = $signed(mul_ln1118_185_reg_5283);

assign sext_ln703_155_fu_4029_p1 = $signed(mul_ln1118_186_reg_5288);

assign sext_ln703_156_fu_4048_p1 = $signed(mul_ln1118_187_reg_5293);

assign sext_ln703_157_fu_4067_p1 = $signed(mul_ln1118_188_reg_5298);

assign sext_ln703_99_fu_2223_p1 = $signed(tmp_s_fu_2216_p3);

assign sext_ln703_fu_2185_p1 = $signed(tmp_fu_2178_p3);

assign sext_ln728_12_fu_2250_p1 = $signed(tmp_270_fu_2242_p3);

assign sext_ln728_13_fu_2288_p1 = $signed(tmp_286_fu_2280_p3);

assign sext_ln728_14_fu_2383_p1 = $signed(tmp_302_fu_2375_p3);

assign sext_ln728_15_fu_2421_p1 = $signed(tmp_304_fu_2413_p3);

assign sext_ln728_16_fu_2459_p1 = $signed(tmp_306_fu_2451_p3);

assign sext_ln728_17_fu_2554_p1 = $signed(tmp_309_fu_2546_p3);

assign sext_ln728_18_fu_2592_p1 = $signed(tmp_311_fu_2584_p3);

assign sext_ln728_19_fu_2630_p1 = $signed(tmp_313_fu_2622_p3);

assign sext_ln728_20_fu_2725_p1 = $signed(tmp_316_fu_2717_p3);

assign sext_ln728_21_fu_2763_p1 = $signed(tmp_318_fu_2755_p3);

assign sext_ln728_22_fu_2801_p1 = $signed(tmp_320_fu_2793_p3);

assign sext_ln728_fu_2212_p1 = $signed(tmp_266_fu_2204_p3);

assign start_out = real_start;

assign tmp_195_fu_2254_p3 = {{trunc_ln708_23_reg_4668}, {19'd0}};

assign tmp_199_fu_2888_p4 = {{add_ln1192_171_fu_2883_p2[50:19]}};

assign tmp_200_fu_2911_p4 = {{add_ln1192_172_fu_2906_p2[50:19]}};

assign tmp_201_fu_2934_p4 = {{add_ln1192_173_fu_2929_p2[50:19]}};

assign tmp_205_fu_3480_p4 = {{add_ln1192_177_fu_3474_p2[50:19]}};

assign tmp_206_fu_3507_p4 = {{add_ln1192_178_fu_3501_p2[50:19]}};

assign tmp_207_fu_3534_p4 = {{add_ln1192_179_fu_3528_p2[50:19]}};

assign tmp_208_fu_2349_p3 = {{trunc_ln708_27_reg_4733}, {19'd0}};

assign tmp_209_fu_2387_p3 = {{trunc_ln708_28_reg_4738}, {19'd0}};

assign tmp_210_fu_2425_p3 = {{trunc_ln708_29_reg_4743}, {19'd0}};

assign tmp_214_fu_3035_p4 = {{add_ln1192_189_fu_3030_p2[50:19]}};

assign tmp_215_fu_3058_p4 = {{add_ln1192_190_fu_3053_p2[50:19]}};

assign tmp_216_fu_3081_p4 = {{add_ln1192_191_fu_3076_p2[50:19]}};

assign tmp_220_fu_3639_p4 = {{add_ln1192_195_fu_3633_p2[50:19]}};

assign tmp_221_fu_3666_p4 = {{add_ln1192_196_fu_3660_p2[50:19]}};

assign tmp_222_fu_3693_p4 = {{add_ln1192_197_fu_3687_p2[50:19]}};

assign tmp_223_fu_2520_p3 = {{trunc_ln708_33_reg_4808}, {19'd0}};

assign tmp_224_fu_2558_p3 = {{trunc_ln708_34_reg_4813}, {19'd0}};

assign tmp_225_fu_2596_p3 = {{trunc_ln708_35_reg_4818}, {19'd0}};

assign tmp_229_fu_3182_p4 = {{add_ln1192_207_fu_3177_p2[50:19]}};

assign tmp_230_fu_3205_p4 = {{add_ln1192_208_fu_3200_p2[50:19]}};

assign tmp_231_fu_3228_p4 = {{add_ln1192_209_fu_3223_p2[50:19]}};

assign tmp_235_fu_3798_p4 = {{add_ln1192_213_fu_3792_p2[50:19]}};

assign tmp_236_fu_3825_p4 = {{add_ln1192_214_fu_3819_p2[50:19]}};

assign tmp_237_fu_3852_p4 = {{add_ln1192_215_fu_3846_p2[50:19]}};

assign tmp_238_fu_2691_p3 = {{trunc_ln708_39_reg_4883}, {19'd0}};

assign tmp_239_fu_2729_p3 = {{trunc_ln708_40_reg_4888}, {19'd0}};

assign tmp_240_fu_2767_p3 = {{trunc_ln708_41_reg_4893}, {19'd0}};

assign tmp_244_fu_3329_p4 = {{add_ln1192_225_fu_3324_p2[50:19]}};

assign tmp_245_fu_3352_p4 = {{add_ln1192_226_fu_3347_p2[50:19]}};

assign tmp_246_fu_3375_p4 = {{add_ln1192_227_fu_3370_p2[50:19]}};

assign tmp_250_fu_922_p3 = select_ln251_fu_914_p3[32'd10];

assign tmp_251_fu_3957_p4 = {{add_ln1192_231_fu_3951_p2[50:19]}};

assign tmp_252_fu_2194_p4 = {{add_ln1192_fu_2189_p2[49:19]}};

assign tmp_253_fu_3984_p4 = {{add_ln1192_232_fu_3978_p2[50:19]}};

assign tmp_254_fu_4011_p4 = {{add_ln1192_233_fu_4005_p2[50:19]}};

assign tmp_266_fu_2204_p3 = {{tmp_252_fu_2194_p4}, {19'd0}};

assign tmp_268_fu_2232_p4 = {{add_ln1192_166_fu_2227_p2[49:19]}};

assign tmp_270_fu_2242_p3 = {{tmp_268_fu_2232_p4}, {19'd0}};

assign tmp_284_fu_2270_p4 = {{add_ln1192_167_fu_2265_p2[49:19]}};

assign tmp_286_fu_2280_p3 = {{tmp_284_fu_2270_p4}, {19'd0}};

assign tmp_288_fu_936_p3 = new_c_fu_930_p2[32'd10];

assign tmp_301_fu_2365_p4 = {{add_ln1192_183_fu_2360_p2[49:19]}};

assign tmp_302_fu_2375_p3 = {{tmp_301_fu_2365_p4}, {19'd0}};

assign tmp_303_fu_2403_p4 = {{add_ln1192_184_fu_2398_p2[49:19]}};

assign tmp_304_fu_2413_p3 = {{tmp_303_fu_2403_p4}, {19'd0}};

assign tmp_305_fu_2441_p4 = {{add_ln1192_185_fu_2436_p2[49:19]}};

assign tmp_306_fu_2451_p3 = {{tmp_305_fu_2441_p4}, {19'd0}};

assign tmp_307_fu_962_p3 = new_c_5_fu_956_p2[32'd10];

assign tmp_308_fu_2536_p4 = {{add_ln1192_201_fu_2531_p2[49:19]}};

assign tmp_309_fu_2546_p3 = {{tmp_308_fu_2536_p4}, {19'd0}};

assign tmp_310_fu_2574_p4 = {{add_ln1192_202_fu_2569_p2[49:19]}};

assign tmp_311_fu_2584_p3 = {{tmp_310_fu_2574_p4}, {19'd0}};

assign tmp_312_fu_2612_p4 = {{add_ln1192_203_fu_2607_p2[49:19]}};

assign tmp_313_fu_2622_p3 = {{tmp_312_fu_2612_p4}, {19'd0}};

assign tmp_314_fu_1087_p3 = ap_phi_mux_add_3595_phi_fu_557_p4[32'd10];

assign tmp_315_fu_2707_p4 = {{add_ln1192_219_fu_2702_p2[49:19]}};

assign tmp_316_fu_2717_p3 = {{tmp_315_fu_2707_p4}, {19'd0}};

assign tmp_317_fu_2745_p4 = {{add_ln1192_220_fu_2740_p2[49:19]}};

assign tmp_318_fu_2755_p3 = {{tmp_317_fu_2745_p4}, {19'd0}};

assign tmp_319_fu_2783_p4 = {{add_ln1192_221_fu_2778_p2[49:19]}};

assign tmp_320_fu_2793_p3 = {{tmp_319_fu_2783_p4}, {19'd0}};

assign tmp_fu_2178_p3 = {{trunc_ln_reg_4658}, {19'd0}};

assign tmp_s_fu_2216_p3 = {{trunc_ln708_s_reg_4663}, {19'd0}};

assign tmp_x_V_10_fu_1479_p1 = y_filt_V_3_dout[31:0];

assign tmp_x_V_8_fu_1042_p1 = y_filt_V_1_dout[31:0];

assign tmp_x_V_9_fu_1066_p1 = y_filt_V_2_dout[31:0];

assign tmp_x_V_fu_1008_p1 = y_filtered_V_dout[31:0];

endmodule //optical_flow_gradient_weight_x
