// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Mon May 11 17:54:51 2020
// Host        : USER-PC running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sim_netlist.v
// Design      : awgn_inv_mapping_bd_awgn_inv_mapping_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  input [4:0]snr;
  input [0:0]noise_en;
  input [0:0]x;
  input clk;
  output [9:0]llr;
  output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_struct awgn_inv_mapping_struct
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized8 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x0
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x10
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized9 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x100
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized56 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x101
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized57 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x102
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized58 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x103
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized59 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x104
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized60 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x105
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized41 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x106
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x107
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x108
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x109
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized10 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x110
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized40 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x12
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized11 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x13
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized6 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x14
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized7 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x15
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized12 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x16
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized13 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x17
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized14 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x18
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized15 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x19
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x20
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x22
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x23
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x24
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x25
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized19 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x26
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x27
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x28
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized22 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x29
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x30
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x31
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x32
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x33
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized25 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x34
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x35
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x36
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x37
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x38
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized29 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x39
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized30 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x4
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x40
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized31 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x41
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized32 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x42
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized27 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x43
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x44
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized33 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x45
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized34 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x46
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized35 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x47
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized36 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x48
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x49
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x5
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized3 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x50
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x51
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized18 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x52
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized38 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x53
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x54
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x55
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x56
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x57
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized23 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x58
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x59
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x6
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x61
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x62
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x63
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x64
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x65
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x66
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x67
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x68
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized47 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x69
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x7
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x70
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x71
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized45 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x72
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized49 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x73
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized50 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x74
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized51 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x75
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized52 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x76
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x77
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x78
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x79
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized39 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x8
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x80
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x81
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x82
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized20 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x83
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x84
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x85
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized0 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x86
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x87
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x88
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized37 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x89
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized53 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x9
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x90
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x91
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x92
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x93
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x94
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized42 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x95
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized46 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x96
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x97
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized48 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x98
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized54 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x99
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized55 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_bd_awgn_inv_mapping_1_0,awgn_inv_mapping,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "sysgen" *) 
(* X_CORE_INFO = "awgn_inv_mapping,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 snr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME snr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [4:0]snr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 noise_en DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME noise_en, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]noise_en;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 x DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME x, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]x;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN awgn_inv_mapping_bd_clk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 llr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME llr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [9:0]llr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 y DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME y, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping inst
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller1
   (\reg_array[9].has_latency.u2 ,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;
  wire [9:0]result;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_658 convert
       (.clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_f f
       (.A(mux5_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g g
       (.clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__1 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_425 convert
       (.clk(clk),
        .d(result),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2 g2
       (.clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__2 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller3
   (S,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]S;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire [0:0]S;
  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]result;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_191 convert
       (.S(S),
        .clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1_x0 fr1
       (.A(mux5_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2_x0 g2
       (.clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__3 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller4
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert convert
       (.clk(clk),
        .d(result),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1_x1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2_x1 g2
       (.clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_addsub_v12_0_i0
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [40:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [40:0]S;

  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_addsub_v12_0_i1
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [18:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [18:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [18:0]S;

  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized1 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i1
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized1 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized19 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i11
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized21 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i12
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized23 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i13
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized25 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i14
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized27 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i15
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized29 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i16
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized31 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i19
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized37 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i19" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i19__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized37__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i1" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i1__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized1__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i20
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized39 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i20" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i20__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized39__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i21
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized41 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i21" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i21__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized41__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i23
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized45 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i24
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized47 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i24" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i24__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized47__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i26
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized51 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i28
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized55 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i28" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i28__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized55__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i30
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized59 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i31
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized61 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i32
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized63 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i33
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized65 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i34
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized67 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i35
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized69 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i36
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized71 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i37
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized73 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i38
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized75 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i38" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i38__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized75__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i39
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized77 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i3" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i3__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized5__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i40
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized79 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i40" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i40__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized79__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i41
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized81 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i41" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i41__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized81__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i42
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized83 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i42" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i42__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized83__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i43
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized85 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i43" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i43__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized85__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i46
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized91 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i46" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i46__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized91__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i47
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized93 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i47" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i47__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized93__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i48
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized95 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i49
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized97 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i49" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i49__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized97__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i50
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized99 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i51
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized101 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i52
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized103 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i53
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized105 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i54
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized107 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i55
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized109 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i55" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i55__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized109__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i56
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized111 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i56" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i56__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized111__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i57
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized113 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i58
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized115 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i59
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized117 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__10 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized11 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i60
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized119 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i61
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized121 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized13 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i7" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i7__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized13__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized15 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i8" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i8__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized15__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized17 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_f
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom5_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_724 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_725 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_726 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_727 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_728 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero iszero
       (.a(concat2_y_net_x3),
        .addra(sel1_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1 iszero1
       (.a(concat2_y_net_x2),
        .addra(sel2_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2 iszero2
       (.a(concat2_y_net_x1),
        .addra(sel3_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3 iszero3
       (.a(concat2_y_net_x0),
        .addra(sel4_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_1 lfsr_25_1
       (.a(concat2_y_net_x2),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2 lfsr_41_2
       (.clk(clk),
        .x_x0(concat2_y_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_729 mux5
       (.A(A),
        .clk(clk),
        .douta(rom5_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__1 rom
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1 rom1
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom1_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1 rom2
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom2_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1 rom3
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom3_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__1 rom5
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom5_data_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_489 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_490 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_491 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_492 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_493 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x0 iszero
       (.a(concat2_y_net_x2),
        .addra(sel1_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x0 iszero1
       (.a(concat2_y_net_x1),
        .addra(sel2_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x0 iszero2
       (.a(concat2_y_net_x0),
        .addra(sel3_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x0 iszero3
       (.a(concat2_y_net_x4),
        .addra(sel4_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x0 lfsr_17_2
       (.clk(clk),
        .x_x0(concat2_y_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x0 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x0 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x0 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_494 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__2 rom
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2 rom1
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom1_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2 rom2
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom2_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2 rom3
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom3_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__2 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1_x0
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_253 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_254 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_255 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_256 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_257 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x1 iszero
       (.a(concat2_y_net_x1),
        .addra(sel1_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x1 iszero1
       (.a(concat2_y_net_x0),
        .addra(sel2_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x1 iszero2
       (.a(concat2_y_net_x4),
        .addra(sel3_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x1 iszero3
       (.a(concat2_y_net_x3),
        .addra(sel4_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x1 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2_x0 lfsr_25_2
       (.clk(clk),
        .x_x0(concat2_y_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x1 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x1 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x1 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_258 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__3 rom
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3 rom1
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom1_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3 rom2
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom2_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3 rom3
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom3_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__3 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1_x1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_45 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_46 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_47 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_48 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x2 iszero
       (.a(concat2_y_net_x0),
        .addra(sel1_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x2 iszero1
       (.a(concat2_y_net_x4),
        .addra(sel2_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x2 iszero2
       (.a(concat2_y_net_x3),
        .addra(sel3_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x2 iszero3
       (.a(concat2_y_net_x2),
        .addra(sel4_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2_x1 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x2 lfsr_29_2
       (.clk(clk),
        .x_x0(concat2_y_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x2 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist rom
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0 rom1
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom1_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1 rom2
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom2_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2 rom3
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom3_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0_660 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0_427 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x0 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2_x0
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x1 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2_x1
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [7:0]delay1_q_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized1 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized2 delay1
       (.clk(clk),
        .q(delay1_q_net),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x2 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0 rom
       (.clk(clk),
        .douta(rom_data_net),
        .q(delay1_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_878 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_877 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_644 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_411 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_179 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_876 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_643 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_410 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_178 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_875 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_642 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_409 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_645 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_412 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_180 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_847 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x1 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_848 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_849 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_850 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x5 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x6 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x7 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_614 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x31 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_615 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_616 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_617 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x32 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x33 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x34 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_381 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x59 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_382 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_383 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_384 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x60 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x61 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x62 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_152 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x87 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_153 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_154 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_155 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x88 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x89 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x90 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_820 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x2 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_821 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_822 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_823 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x8 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x9 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x10 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_586 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x35 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_587 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_588 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_589 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x36 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x37 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x38 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_353 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x63 x1
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_354 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_355 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_356 x4
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x64 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x65 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x66 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_125 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x91 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_126 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_127 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_128 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x92 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x93 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x94 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_793 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_794 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_795 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_796 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x11 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x12 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x13 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x14 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_559 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_560 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_561 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_562 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x39 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x40 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x41 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x42 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_325 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_326 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_327 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_328 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x67 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x68 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x69 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x70 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_98 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_99 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_100 x3
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[1]),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_101 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[2]),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x95 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x96 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x97 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x98 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_769 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_770 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_771 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_772 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x17 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x18 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x19 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x15 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_534 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_535 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_536 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_537 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x43 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x44 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x45 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x46 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_298 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_299 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_300 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_301 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x71 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x72 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x73 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x74 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_73 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_74 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_75 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_76 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x99 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x100 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x101 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x102 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_745 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x20 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_746 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_747 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_748 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x21 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[2]),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x22 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x23 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_510 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x47 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_511 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_512 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_513 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x48 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x49 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x50 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_274 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x75 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_275 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_276 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_277 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x76 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x77 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x78 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_49 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x103 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_50 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_51 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_52 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .z_9(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x104 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x105 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x106 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_666 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x24 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x25 x11
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x26 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x27 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x28 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x29 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x16 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_667 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_668 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_669 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_670 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_671 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_672 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_673 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x30 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x0
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_433 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x51 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x52 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x53 x12
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x54 x13
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x55 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x56 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x57 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_434 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_435 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_436 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_437 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_438 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_439 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_440 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x58 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x1
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_198 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x79 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x80 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x81 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x82 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x83 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x84 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x85 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_199 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_200 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_201 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_202 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_203 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_204 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_205 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x86 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x2
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x107 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x108 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x109 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x110 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x111 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x112 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x113 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_1 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_2 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_3 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_4 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_5 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_6 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x114 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i0
   (A,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [16:0]P;

  wire \<const0> ;
  wire [0:0]A;

  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = A;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [11:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [15:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [27:0]P;

  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized3 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i2
   (A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [58:0]P;

  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized5 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__4 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__6 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_struct
   (y,
    llr,
    snr,
    clk,
    x,
    noise_en);
  output [18:0]y;
  output [9:0]llr;
  input [4:0]snr;
  input clk;
  input [0:0]x;
  input [0:0]noise_en;

  wire [40:0]addsub_s_net;
  wire clk;
  wire [16:0]cmult_p_net;
  wire [9:0]llr;
  wire [27:0]mult_p_net;
  wire [36:0]mux1_y_net;
  wire [16:0]mux2_y_net;
  wire [13:0]mux_y_net;
  wire [0:0]noise_en;
  wire [11:0]reinterpret_output_port_net;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdsub addsub
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .a(addsub_s_net),
        .clk(clk),
        .y(y));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdsub__parameterized0 addsub1
       (.clk(clk),
        .p(cmult_p_net),
        .y(y));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlcmult cmult
       (.clk(clk),
        .q(cmult_p_net),
        .x(x));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__parameterized0 mult
       (.A(reinterpret_output_port_net),
        .B(mux_y_net),
        .P(mult_p_net),
        .clk(clk),
        .snr(snr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__parameterized1 mult1
       (.a(addsub_s_net),
        .b(mux2_y_net),
        .clk(clk),
        .llr(llr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d3281a34b0 mux
       (.B(mux_y_net),
        .snr(snr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_abc2c21306 mux1
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .P(mult_p_net),
        .noise_en(noise_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_58c779851f mux2
       (.b(mux2_y_net),
        .snr(snr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_white_gaussian_noise_generator white_gaussian_noise_generator
       (.A(reinterpret_output_port_net),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_white_gaussian_noise_generator
   (A,
    clk);
  output [11:0]A;
  input clk;

  wire [11:0]A;
  wire [10:0]a;
  wire addsub_n_0;
  wire [10:0]b;
  wire box_muller1_n_0;
  wire box_muller3_n_0;
  wire clk;
  wire [9:0]convert_dout_net;
  wire [9:0]convert_dout_net_x0;
  wire [9:0]convert_dout_net_x1;
  wire [9:0]convert_dout_net_x2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_f8a897f245 addsub
       (.S(addsub_n_0),
        .a(a),
        .b(b[10]),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (box_muller1_n_0),
        .\op_mem_91_20_reg[0][10]_1 (convert_dout_net_x1[8:0]),
        .q(convert_dout_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_f8a897f245_0 addsub1
       (.S(box_muller3_n_0),
        .b(b),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (convert_dout_net[8:0]),
        .q(convert_dout_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_292791509b addsub2
       (.A(A),
        .S(addsub_n_0),
        .a(a),
        .b(b[9:0]),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller1 box_muller1
       (.clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net_x1[9]),
        .q(convert_dout_net_x2),
        .\reg_array[9].has_latency.u2 (box_muller1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller2 box_muller2
       (.clk(clk),
        .q(convert_dout_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller3 box_muller3
       (.S(box_muller3_n_0),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net[9]),
        .q(convert_dout_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller4 box_muller4
       (.clk(clk),
        .q(convert_dout_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x1
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x0 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_869 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x10
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x7 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_824 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x100
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x97 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_83 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x101
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x98 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_80 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x102
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x99 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_77 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x103
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x100 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_68 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x104
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x101 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_59 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x105
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x102 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_56 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x106
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x103 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_53 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x107
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x104 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_39 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x108
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x105 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_36 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x109
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x106 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_33 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x11
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x8 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_808 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x110
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x107 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_29 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x111
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x108 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_26 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x112
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x109 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_23 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x113
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x110 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_20 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x114
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x25 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_7 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x12
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x9 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_804 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x13
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_801 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x14
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x10 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_797 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x15
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x14 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_773 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x16
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x26 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_692 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x17
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x11 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_782 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x18
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x12 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_779 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x19
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x13 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_776 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x2
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x4 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_841 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x20
   (x,
    z_9,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x15 asr
       (.D(register1_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_764 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x21
   (x,
    z_10,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x16 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_755 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x22
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x17 asr
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_752 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x23
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x18 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_749 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x24
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x19 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_716 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x25
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x20 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_712 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x26
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x21 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_708 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x27
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x22 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_704 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x28
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x23 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_700 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x29
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x24 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_696 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x30
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x27 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_674 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x31
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x28 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_636 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x32
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x29 asr
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_626 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x33
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x30 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_622 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x34
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x31 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_618 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x35
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x32 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_608 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x36
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x33 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_598 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x37
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x34 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_594 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x38
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x35 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_590 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x39
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x36 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_574 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x40
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x37 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_570 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x41
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x38 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_566 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x42
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x39 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_563 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x43
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x40 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_548 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x44
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x41 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_545 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x45
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x42 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_542 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x46
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x43 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_538 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x47
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x44 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_529 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x48
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x45 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_520 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x49
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x46 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_517 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x5
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x1 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_859 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x50
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x47 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_514 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x51
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x48 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_481 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x52
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x49 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_477 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x53
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x50 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_473 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x54
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x51 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_470 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x55
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x52 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_467 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x56
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x53 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_463 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x57
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x54 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_459 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x58
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x55 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_441 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x59
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x56 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_403 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x6
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x2 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_855 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x60
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x57 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_393 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x61
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x58 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_389 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x62
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x59 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_385 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x63
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x60 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_375 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x64
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x61 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_365 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x65
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x62 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_361 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x66
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x63 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_357 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x67
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x64 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_341 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x68
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x65 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_337 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x69
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x66 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_333 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x7
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x3 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_851 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x70
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x67 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_329 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x71
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x68 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_313 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x72
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x69 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_309 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x73
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x70 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_305 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x74
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x71 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_302 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x75
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x72 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_293 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x76
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x73 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_284 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x77
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x74 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_281 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x78
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x75 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_278 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x79
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x76 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_247 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x8
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x5 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_832 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x80
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x77 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_243 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x81
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x78 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_239 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x82
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x79 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_235 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x83
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x80 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_232 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x84
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x81 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_228 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x85
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x82 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_224 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x86
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x83 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_206 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x87
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x84 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_173 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x88
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x85 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_164 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x89
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x86 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_160 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x9
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x6 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_828 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x90
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x87 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_156 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x91
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x88 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_147 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x92
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x89 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_137 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x93
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x90 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_133 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x94
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x91 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_129 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x95
   (x,
    z_7,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x92 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_113 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x96
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x93 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_109 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x97
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x94 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_105 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x98
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x95 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_102 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x99
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x96 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_87 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__62 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized0
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i1 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__63 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i1__2 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__31 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized10
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i11 \comp11.core_instance11 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i12 \comp12.core_instance12 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized12
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i13 \comp13.core_instance13 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__1 
       (.I0(z_9),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized13
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i14 \comp14.core_instance14 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__0 
       (.I0(z_10),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized14
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i15 \comp15.core_instance15 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1 
       (.I0(z_9),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized15
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i16 \comp16.core_instance16 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__5 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__1 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__6 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__21 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__7 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__8 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__21 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18__3 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18__4 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__17 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized18
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i19 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i19__2 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__3 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized19
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i20 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__29 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i20__2 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__5 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__32 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__6 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__7 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__8 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__33 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i3 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized20
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i21 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i21__2 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22__3 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__0 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22__4 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__42 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized22
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i23 \comp23.core_instance23 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__8 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized23
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i24 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__51 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i24__2 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__2 
       (.I0(z_4),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__52 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25__3 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__3 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25__4 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__50 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized25
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i26 \comp26.core_instance26 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__20 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__5 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__6 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__7 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__8 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__26 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized27
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i28 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i28__2 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__23 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29__3 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__44 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29__4 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized29
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i30 \comp30.core_instance30 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i3__2 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__33 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized3
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i4 \comp4.core_instance4 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__34 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized30
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i31 \comp31.core_instance31 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized31
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i32 \comp32.core_instance32 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized32
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i33 \comp33.core_instance33 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized33
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i34 \comp34.core_instance34 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__27 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized34
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i35 \comp35.core_instance35 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__26 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized35
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i36 \comp36.core_instance36 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__48 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized36
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i37 \comp37.core_instance37 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized37
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i38 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__64 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i38__2 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized38
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i39 \comp39.core_instance39 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized39
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i40 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__19 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i40__2 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized40
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i41 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i41__2 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized41
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i42 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__27 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i42__2 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__12 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized42
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i43 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i43__2 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__15 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44__3 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__16 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44__4 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45__3 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__55 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45__4 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized45
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i46 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i46__2 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__53 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized46
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i47 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i47__2 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized47
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i48 \comp48.core_instance48 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized48
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i49 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i49__2 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized49
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i50 \comp50.core_instance50 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__61 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__6 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__7 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__8 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__13 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__9 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__10 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__20 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized5
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i6 \comp6.core_instance6 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized50
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i51 \comp51.core_instance51 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__60 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized51
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i52 \comp52.core_instance52 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__59 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized52
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i53 \comp53.core_instance53 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized53
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i54 \comp54.core_instance54 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__65 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized54
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i55 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i55__2 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__13 
       (.I0(z_7),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized55
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i56 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i56__2 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__22 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized56
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i57 \comp57.core_instance57 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__39 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized57
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i58 \comp58.core_instance58 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__69 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized58
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i59 \comp59.core_instance59 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__68 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized59
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i60 \comp60.core_instance60 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized6
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i7 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i61 \comp61.core_instance61 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__15 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i7__2 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__38 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized7
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i8 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i8__2 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__36 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized8
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i9 \comp9.core_instance9 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized9
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i10 \comp10.core_instance10 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0__3 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__30 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0__4 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdsub
   (a,
    A,
    y,
    clk);
  output [40:0]a;
  input [27:0]A;
  input [18:0]y;
  input clk;

  wire [27:0]A;
  wire [40:0]a;
  wire clk;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_addsub_v12_0_i0 \comp0.core_instance0 
       (.A({A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A}),
        .B({y[18],y,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .S(a));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdsub__parameterized0
   (y,
    p,
    clk);
  output [18:0]y;
  input [16:0]p;
  input clk;

  wire clk;
  wire [16:0]p;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_addsub_v12_0_i1 \comp1.core_instance1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,p}),
        .CE(1'b1),
        .CLK(clk),
        .S(y));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlcmult
   (q,
    x,
    clk);
  output [16:0]q;
  input [0:0]x;
  input clk;

  wire clk;
  wire [16:0]q;
  wire [16:0]tmp_p;
  wire [0:0]x;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(x),
        .P(tmp_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized3 \latency_gt_0.reg1 
       (.clk(clk),
        .d(tmp_p),
        .q(q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_189 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_191
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_423 \latency_test.reg1 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_425
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_656 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_658
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_889 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_187 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_253
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_421 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_254
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_419 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_255
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_417 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_256
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_415 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_257
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_413 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_45
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_185 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_46
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_183 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_47
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_181 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_48
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_489
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_654 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_490
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_652 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_491
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_650 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_492
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_648 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_493
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_646 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_724
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_887 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_725
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_885 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_726
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_883 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_727
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_881 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_728
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_879 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0_427
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_487 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0_660
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_722 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized2 \srl_delay.reg1 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__2_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__2 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__parameterized0
   (P,
    clk,
    A,
    B,
    snr);
  output [27:0]P;
  input clk;
  input [11:0]A;
  input [13:0]B;
  input [4:0]snr;

  wire [11:0]A;
  wire [13:0]B;
  wire [27:0]P;
  wire clk;
  wire \comp0.core_instance0_i_1_n_0 ;
  wire [4:0]snr;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i1 \comp0.core_instance0 
       (.A(A),
        .B({1'b0,\comp0.core_instance0_i_1_n_0 ,B}),
        .CE(1'b1),
        .CLK(clk),
        .P(P),
        .SCLR(1'b0));
  LUT5 #(
    .INIT(32'h00000155)) 
    \comp0.core_instance0_i_1 
       (.I0(snr[3]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[4]),
        .O(\comp0.core_instance0_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__parameterized1
   (llr,
    a,
    b,
    clk);
  output [9:0]llr;
  input [40:0]a;
  input [16:0]b;
  input clk;

  wire [40:0]a;
  wire [16:0]b;
  wire clk;
  wire [9:0]llr;
  wire [58:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i2 \comp1.core_instance1 
       (.A(a),
        .B({1'b0,b}),
        .P(tmp_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized4 \latency_gt_0.reg1 
       (.P(tmp_p[58:30]),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__1
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__4 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__2
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__0_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__0_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__5 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__0 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__3
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__1_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__1_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__6 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__1 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_43 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_1
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_18 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_100
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_119 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_105
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_106 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_113
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_114 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_125
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_150 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_126
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_145 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_128
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_141 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_137
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_138 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_147
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_148 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_154
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_169 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_164
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_165 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_173
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_174 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_199
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_222 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_20
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_21 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_200
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_220 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_203
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_214 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_205
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_210 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_228
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_229 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_23
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_24 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_232
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_233 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_235
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_236 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_243
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_244 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_247
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_248 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_275
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_291 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_276
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_289 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_278
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_279 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_281
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_282 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_284
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_285 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_29
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_30 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_305
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_306 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_309
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_310 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_313
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_314 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_327
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_347 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_329
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_330 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_333
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_334 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_341
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_342 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_353
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_379 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_355
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_371 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_356
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_369 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_357
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_358 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_36
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_37 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_365
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_366 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_375
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_376 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_385
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_386 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_39
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_40 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_393
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_394 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_403
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_404 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_434
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_457 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_436
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_453 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_463
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_464 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_473
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_474 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_477
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_478 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_481
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_482 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_49
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_71 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_5
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_10 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_50
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_66 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_51
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_64 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_512
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_525 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_513
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_523 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_52
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_62 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_520
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_521 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_529
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_530 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_534
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_557 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_536
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_553 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_537
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_551 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_538
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_539 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_542
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_543 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_559
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_584 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_56
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_57 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_560
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_582 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_561
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_580 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_570
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_571 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_574
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_575 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_586
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_612 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_587
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_606 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_59
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_60 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_594
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_595 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_598
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_599 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_6
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_8 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_614
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_640 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_617
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_630 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_622
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_623 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_626
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_627 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_666
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_720 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_669
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_686 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_671
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_682 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_674
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_675 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_692
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_693 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_696
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_697 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_7
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_700
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_701 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_704
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_705 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_716
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_717 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_73
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_96 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_74
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_94 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_747
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_760 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_748
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_758 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_749
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_750 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_75
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_92 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_752
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_753 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_755
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_756 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_772
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_785 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_776
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_777 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_779
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_780 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_782
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_783 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_794
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_816 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_796
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_812 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_797
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_798 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_80
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_81 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_801
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_802 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_808
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_809 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_823
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_835 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_824
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_825 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_832
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_833 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_841
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_842 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_851
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_852 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_859
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_860 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_869
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_870 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_87
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_88 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_98
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_123 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_16 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_101
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_117 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_102
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_103 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_109
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_110 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_127
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_143 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_129
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_130 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_133
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_134 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_152
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_176 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_153
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_171 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_155
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_167 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_156
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_157 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_160
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_161 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_198
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_251 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_2
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_14 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_201
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_218 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_202
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_216 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_204
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_212 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_206
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_207 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_224
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_225 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_239
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_240 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_26
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_27 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_274
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_296 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_277
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_287 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_293
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_294 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_298
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_323 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_299
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_321 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_3
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_12 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_300
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_319 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_301
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_317 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_302
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_303 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_325
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_351 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_326
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_349 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_328
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_345 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_33
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_34 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_337
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_338 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_354
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_373 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_361
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_362 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_381
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_407 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_382
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_401 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_383
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_399 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_384
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_397 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_389
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_390 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_4
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_433
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_485 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_435
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_455 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_437
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_451 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_438
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_449 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_439
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_447 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_440
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_445 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_441
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_442 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_459
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_460 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_467
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_468 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_470
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_471 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_510
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_532 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_511
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_527 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_514
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_515 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_517
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_518 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_53
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_54 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_535
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_555 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_545
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_546 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_548
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_549 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_562
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_578 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_563
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_564 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_566
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_567 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_588
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_604 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_589
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_602 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_590
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_591 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_608
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_609 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_615
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_634 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_616
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_632 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_618
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_619 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_636
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_637 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_667
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_690 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_668
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_688 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_670
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_684 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_672
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_680 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_673
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_678 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_68
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_69 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_708
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_709 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_712
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_713 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_745
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_767 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_746
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_762 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_76
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_90 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_764
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_765 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_769
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_791 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_77
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_78 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_770
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_789 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_771
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_787 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_773
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_774 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_793
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_818 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_795
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_814 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_804
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_805 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_820
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_845 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_821
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_839 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_822
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_837 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_828
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_829 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_83
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_84 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_847
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_873 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_848
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_867 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_849
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_865 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_850
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_863 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_855
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_856 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_99
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_121 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0
   (douta,
    clk,
    q);
  output [9:0]douta;
  input clk;
  input [7:0]q;

  wire clk;
  wire [9:0]douta;
  wire [7:0]q;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1 \comp1.core_instance1 
       (.addra(q),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__4 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__5 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__6 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__1
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__4 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__2
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__5 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__3
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__6 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__4 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__5 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__6 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__4 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__5 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__6 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__4 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__5 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__6 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__5 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__6 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__4 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__5 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__6 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_107
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_11
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__24 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_115
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_120
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__12 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_124
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_139
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_142
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__34 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_146
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_149
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_151
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_166
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_170
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_175
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_19
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_211
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__18 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_215
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_22
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_221
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_223
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_230
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_234
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_237
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_245
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_249
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_25
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_280
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_283
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_286
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_290
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_292
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_307
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_31
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_311
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_315
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_331
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_335
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_343
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_348
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__29 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_359
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_367
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_370
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__8 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_372
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_377
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_38
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_380
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_387
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_395
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_405
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_41
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_44
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_454
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_458
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_465
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_475
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_479
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_483
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_522
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_524
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__49 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_526
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_531
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_540
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_544
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_552
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__46 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__47 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_554
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__25 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_558
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_572
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_576
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_58
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_581
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__45 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_583
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_585
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_596
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_600
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_607
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_61
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_613
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_624
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_628
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_63
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__38 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_631
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_641
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_65
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_67
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_676
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_683
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_687
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_694
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_698
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_702
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_706
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_718
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_72
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_721
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_751
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_754
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_757
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_759
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_761
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_778
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_781
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_784
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_786
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__41 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__19 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_799
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_803
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_810
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_813
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_817
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_82
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_826
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_834
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_836
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__17 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_843
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_853
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_861
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_871
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_89
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_9
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__25 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_93
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__36 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_95
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__66 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_97
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__28 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_104
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_111
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_118
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__23 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_122
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_13
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_131
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_135
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_144
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_15
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_158
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_162
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_168
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__32 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_17
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_172
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_177
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_208
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_213
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_217
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_219
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_226
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_241
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_252
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_28
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_288
   (a,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__31 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_295
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_297
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_304
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_318
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__58 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__30 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_320
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__57 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_322
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__56 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_324
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_339
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_346
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__54 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_35
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_350
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_352
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_363
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_374
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_391
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_398
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__28 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_400
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_402
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_408
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_443
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_446
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_448
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_450
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_452
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_456
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_461
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_469
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_472
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_486
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_516
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_519
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_528
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_533
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_547
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_55
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_550
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_556
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__24 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_565
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_568
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_579
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__22 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_592
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_603
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__43 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_605
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_610
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_620
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_633
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_635
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_638
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_679
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_681
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__2 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_685
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_689
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_691
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_70
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_710
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_714
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_763
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_766
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_768
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_775
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_788
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__40 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_79
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_790
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__39 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_792
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_806
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_815
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__18 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_819
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_830
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_838
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_840
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_846
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_85
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_857
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_864
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__16 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_866
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_868
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_874
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_91
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__67 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_182
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_184
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_186
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_188
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_414
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_416
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_418
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_420
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_422
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_647
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_649
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_651
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_653
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_655
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_880
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_882
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_884
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_886
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_888
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_488
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_723
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_190
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_424
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(S));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_657
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_890
   (\reg_array[9].has_latency.u2_0 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2_0 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2_0 ;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3__0 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(\reg_array[9].has_latency.u2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[7]),
        .Q(q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]conv_p;
  wire [9:0]llr;
  wire \reg_array[9].has_latency.u2_i_2_n_0 ;
  wire \reg_array[9].has_latency.u2_i_3_n_0 ;
  wire \reg_array[9].has_latency.u2_i_4_n_0 ;
  wire \reg_array[9].has_latency.u2_i_5_n_0 ;
  wire \reg_array[9].has_latency.u2_i_6_n_0 ;
  wire \reg_array[9].has_latency.u2_i_7_n_0 ;
  wire \reg_array[9].has_latency.u2_i_8_n_0 ;
  wire \reg_array[9].has_latency.u2_i_9_n_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[0]),
        .Q(llr[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[0].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[0]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[1]),
        .Q(llr[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[1].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[1]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[2]),
        .Q(llr[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[2].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[2]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[3]),
        .Q(llr[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[3].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[3]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[4]),
        .Q(llr[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[4].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[4]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[5]),
        .Q(llr[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[5].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[5]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[6]),
        .Q(llr[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[6].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[6]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[7]),
        .Q(llr[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[7].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[7]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[8]),
        .Q(llr[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[8].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[8]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[9]),
        .Q(llr[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAACAAACAAACCCCC)) 
    \reg_array[9].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[9]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_2 
       (.I0(\reg_array[9].has_latency.u2_i_6_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_7_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_3 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_4 
       (.I0(\reg_array[9].has_latency.u2_i_8_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_9_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_5 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_array[9].has_latency.u2_i_6 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_7 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \reg_array[9].has_latency.u2_i_8 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_9 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_9_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_181
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_182 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_183
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_184 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_185
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_186 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_187
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_188 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_413
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_414 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_415
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_416 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_417
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_418 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_419
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_420 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_421
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_422 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_646
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_647 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_648
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_649 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_650
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_651 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_652
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_653 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_654
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_655 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_879
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_880 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_881
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_882 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_883
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_884 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_885
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_886 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_887
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_888 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_487
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_488 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_722
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_723 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_189
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_190 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_423
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_424 \has_only_1.srlc33e_array0 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_656
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_657 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_889
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_890 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2_0 (\reg_array[9].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized2 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized3 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]llr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized4 \has_only_1.srlc33e_array0 
       (.P(P),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_10
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_11 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_106
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_107 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_114
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_115 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_119
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_120 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_123
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_124 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_138
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_139 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_141
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_142 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_145
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_146 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_148
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_149 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_150
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_151 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_165
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_166 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_169
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_170 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_174
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_175 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_18
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_19 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_21
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_22 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_210
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_211 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_214
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_215 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_220
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_221 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_222
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_223 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_229
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_230 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_233
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_234 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_236
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_237 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_24
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_25 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_244
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_245 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_248
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_249 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_279
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_280 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_282
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_283 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_285
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_286 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_289
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_290 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_291
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_292 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_30
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_31 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_306
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_307 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_310
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_311 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_314
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_315 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_330
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_331 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_334
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_335 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_342
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_343 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_347
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_348 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_358
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_359 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_366
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_367 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_369
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_370 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_37
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_38 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_371
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_372 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_376
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_377 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_379
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_380 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_386
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_387 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_394
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_395 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_40
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_41 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_404
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_405 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_43
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_44 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_453
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_454 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_457
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_458 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_464
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_465 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_474
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_475 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_478
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_479 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_482
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_483 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_521
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_522 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_523
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_524 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_525
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_526 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_530
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_531 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_539
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_540 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_543
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_544 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_551
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_552 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_553
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_554 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_557
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_558 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_57
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_58 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_571
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_572 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_575
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_576 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_580
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_581 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_582
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_583 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_584
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_585 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_595
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_596 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_599
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_600 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_60
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_61 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_606
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_607 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_612
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_613 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_62
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_63 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_623
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_624 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_627
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_628 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_630
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_631 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_64
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_65 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_640
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_641 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_66
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_67 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_675
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_676 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_682
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_683 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_686
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_687 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_693
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_694 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_697
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_698 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_701
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_702 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_705
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_706 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_71
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_72 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_717
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_718 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_720
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_721 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_750
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_751 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_753
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_754 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_756
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_757 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_758
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_759 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_760
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_761 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_777
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_778 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_780
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_781 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_783
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_784 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_785
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_786 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_798
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_799 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_8
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_9 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_802
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_803 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_809
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_810 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_81
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_82 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_812
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_813 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_816
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_817 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_825
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_826 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_833
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_834 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_835
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_836 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_842
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_843 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_852
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_853 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_860
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_861 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_870
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_871 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_88
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_89 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_92
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_93 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_94
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_95 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_96
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_97 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_103
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_104 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_110
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_111 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_117
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_118 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_12
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_13 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_121
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_122 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_130
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_131 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_134
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_135 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_14
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_15 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_143
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_144 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_157
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_158 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_16
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_17 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_161
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_162 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_167
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_168 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_171
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_172 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_176
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_177 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_207
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_208 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_212
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_213 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_216
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_217 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_218
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_219 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_225
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_226 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_240
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_241 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_251
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_252 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_27
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_28 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_287
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_288 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_294
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_295 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_296
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_297 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_303
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_304 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_317
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_318 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_319
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_320 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_321
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_322 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_323
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_324 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_338
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_339 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_34
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_35 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_345
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_346 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_349
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_350 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_351
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_352 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_362
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_363 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_373
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_374 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_390
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_391 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_397
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_398 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_399
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_400 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_401
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_402 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_407
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_408 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_442
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_443 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_445
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_446 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_447
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_448 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_449
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_450 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_451
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_452 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_455
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_456 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_460
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_461 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_468
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_469 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_471
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_472 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_485
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_486 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_515
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_516 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_518
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_519 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_527
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_528 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_532
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_533 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_54
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_55 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_546
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_547 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_549
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_550 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_555
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_556 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_564
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_565 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_567
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_568 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_578
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_579 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_591
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_592 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_602
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_603 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_604
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_605 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_609
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_610 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_619
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_620 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_632
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_633 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_634
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_635 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_637
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_638 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_678
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_679 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_680
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_681 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_684
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_685 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_688
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_689 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_69
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_70 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_690
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_691 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_709
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_710 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_713
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_714 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_762
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_763 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_765
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_766 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_767
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_768 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_774
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_775 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_78
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_79 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_787
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_788 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_789
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_790 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_791
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_792 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_805
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_806 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_814
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_815 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_818
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_819 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_829
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_830 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_837
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_838 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_839
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_840 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_84
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_85 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_845
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_846 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_856
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_857 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_863
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_864 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_865
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_866 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_867
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_868 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_873
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_874 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_90
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_91 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_292791509b
   (A,
    a,
    S,
    b,
    clk);
  output [11:0]A;
  input [10:0]a;
  input [0:0]S;
  input [9:0]b;
  input clk;

  wire [11:0]A;
  wire [0:0]S;
  wire [10:0]a;
  wire [9:0]b;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2_n_0 ;
  wire \op_mem_91_20[0][11]_i_4_n_0 ;
  wire \op_mem_91_20[0][11]_i_5_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(a[10]),
        .O(\op_mem_91_20[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(a[9]),
        .I1(b[9]),
        .O(\op_mem_91_20[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(a[8]),
        .I1(b[8]),
        .O(\op_mem_91_20[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(a[3]),
        .I1(b[3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(a[2]),
        .I1(b[2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(a[1]),
        .I1(b[1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(a[0]),
        .I1(b[0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(a[7]),
        .I1(b[7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(a[6]),
        .I1(b[6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(a[5]),
        .I1(b[5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(a[4]),
        .I1(b[4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_5 ),
        .Q(A[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_4 ),
        .Q(A[11]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][11]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED [3],\op_mem_91_20_reg[0][11]_i_1_n_1 ,\op_mem_91_20_reg[0][11]_i_1_n_2 ,\op_mem_91_20_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20[0][11]_i_2_n_0 ,a[9:8]}),
        .O({\op_mem_91_20_reg[0][11]_i_1_n_4 ,\op_mem_91_20_reg[0][11]_i_1_n_5 ,\op_mem_91_20_reg[0][11]_i_1_n_6 ,\op_mem_91_20_reg[0][11]_i_1_n_7 }),
        .S({1'b1,S,\op_mem_91_20[0][11]_i_4_n_0 ,\op_mem_91_20[0][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(A[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(A[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_7 ),
        .Q(A[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_6 ),
        .Q(A[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_f8a897f245
   (S,
    a,
    b,
    q,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][10]_1 ,
    clk);
  output [0:0]S;
  output [10:0]a;
  input [0:0]b;
  input [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10]_0 ;
  input [8:0]\op_mem_91_20_reg[0][10]_1 ;
  input clk;

  wire [0:0]S;
  wire [10:0]a;
  wire [0:0]b;
  wire clk;
  wire [10:0]internal_s_69_5_addsub;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [0:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_1 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_1 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(a[10]),
        .I1(b),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_1 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_1 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_1 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_1 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_1 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_1 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_1 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_1 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(a[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],internal_s_69_5_addsub[10:8]}),
        .S({1'b0,1'b1,\op_mem_91_20_reg[0][10]_0 ,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(a[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(a[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(a[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_f8a897f245" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_f8a897f245_0
   (b,
    q,
    S,
    \op_mem_91_20_reg[0][10]_0 ,
    clk);
  output [10:0]b;
  input [9:0]q;
  input [0:0]S;
  input [8:0]\op_mem_91_20_reg[0][10]_0 ;
  input clk;

  wire [0:0]S;
  wire [10:0]b;
  wire clk;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_0 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_0 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_0 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_0 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_0 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_0 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_0 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_0 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_0 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_0 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_5 ),
        .Q(b[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],\op_mem_91_20_reg[0][10]_i_1_n_5 ,\op_mem_91_20_reg[0][10]_i_1_n_6 ,\op_mem_91_20_reg[0][10]_i_1_n_7 }),
        .S({1'b0,1'b1,S,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(b[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(b[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_7 ),
        .Q(b[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_6 ),
        .Q(b[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_58c779851f
   (b,
    snr);
  output [16:0]b;
  input [4:0]snr;

  wire [16:0]b;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'h88800000)) 
    \comp1.core_instance1_i_1 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[3]),
        .O(b[16]));
  LUT5 #(
    .INIT(32'hCDE09A17)) 
    \comp1.core_instance1_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[7]));
  LUT5 #(
    .INIT(32'h87F6FFE9)) 
    \comp1.core_instance1_i_11 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[6]));
  LUT5 #(
    .INIT(32'h0AC4148A)) 
    \comp1.core_instance1_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(b[5]));
  LUT5 #(
    .INIT(32'hB0084057)) 
    \comp1.core_instance1_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[4]));
  LUT5 #(
    .INIT(32'h493551C0)) 
    \comp1.core_instance1_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[3]));
  LUT5 #(
    .INIT(32'h425E0041)) 
    \comp1.core_instance1_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[2]));
  LUT5 #(
    .INIT(32'hC5D257EF)) 
    \comp1.core_instance1_i_16 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[1]));
  LUT5 #(
    .INIT(32'h23BB56E8)) 
    \comp1.core_instance1_i_17 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[0]));
  LUT5 #(
    .INIT(32'h02AAAAA8)) 
    \comp1.core_instance1_i_2 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[3]),
        .O(b[15]));
  LUT5 #(
    .INIT(32'h1F0FFF10)) 
    \comp1.core_instance1_i_3 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[14]));
  LUT5 #(
    .INIT(32'h9FF0A01F)) 
    \comp1.core_instance1_i_4 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[13]));
  LUT5 #(
    .INIT(32'h74C0BBB7)) 
    \comp1.core_instance1_i_5 
       (.I0(snr[0]),
        .I1(snr[4]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[12]));
  LUT5 #(
    .INIT(32'hF857E80A)) 
    \comp1.core_instance1_i_6 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[11]));
  LUT5 #(
    .INIT(32'hB87FBC22)) 
    \comp1.core_instance1_i_7 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[10]));
  LUT5 #(
    .INIT(32'hA61E7A8B)) 
    \comp1.core_instance1_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[9]));
  LUT5 #(
    .INIT(32'h1AE7D742)) 
    \comp1.core_instance1_i_9 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__2;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__2[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_258
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_494
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_729
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_abc2c21306
   (A,
    noise_en,
    P);
  output [27:0]A;
  input [0:0]noise_en;
  input [27:0]P;

  wire [27:0]A;
  wire [27:0]P;
  wire [0:0]noise_en;

  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_1 
       (.I0(noise_en),
        .I1(P[27]),
        .O(A[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_10 
       (.I0(noise_en),
        .I1(P[18]),
        .O(A[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_11 
       (.I0(noise_en),
        .I1(P[17]),
        .O(A[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_12 
       (.I0(noise_en),
        .I1(P[16]),
        .O(A[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_13 
       (.I0(noise_en),
        .I1(P[15]),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_14 
       (.I0(noise_en),
        .I1(P[14]),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_15 
       (.I0(noise_en),
        .I1(P[13]),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_16 
       (.I0(noise_en),
        .I1(P[12]),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_17 
       (.I0(noise_en),
        .I1(P[11]),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_18 
       (.I0(noise_en),
        .I1(P[10]),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_19 
       (.I0(noise_en),
        .I1(P[9]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_2 
       (.I0(noise_en),
        .I1(P[26]),
        .O(A[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_20 
       (.I0(noise_en),
        .I1(P[8]),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_21 
       (.I0(noise_en),
        .I1(P[7]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_22 
       (.I0(noise_en),
        .I1(P[6]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_23 
       (.I0(noise_en),
        .I1(P[5]),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_24 
       (.I0(noise_en),
        .I1(P[4]),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_25 
       (.I0(noise_en),
        .I1(P[3]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_26 
       (.I0(noise_en),
        .I1(P[2]),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_27 
       (.I0(noise_en),
        .I1(P[1]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_28 
       (.I0(noise_en),
        .I1(P[0]),
        .O(A[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_3 
       (.I0(noise_en),
        .I1(P[25]),
        .O(A[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_4 
       (.I0(noise_en),
        .I1(P[24]),
        .O(A[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_5 
       (.I0(noise_en),
        .I1(P[23]),
        .O(A[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_6 
       (.I0(noise_en),
        .I1(P[22]),
        .O(A[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_7 
       (.I0(noise_en),
        .I1(P[21]),
        .O(A[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_8 
       (.I0(noise_en),
        .I1(P[20]),
        .O(A[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_9 
       (.I0(noise_en),
        .I1(P[19]),
        .O(A[19]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d3281a34b0
   (B,
    snr);
  output [13:0]B;
  input [4:0]snr;

  wire [13:0]B;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'hD058FC28)) 
    \comp0.core_instance0_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[5]));
  LUT5 #(
    .INIT(32'h152878E0)) 
    \comp0.core_instance0_i_11 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hA3BCFD0F)) 
    \comp0.core_instance0_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'h9362774B)) 
    \comp0.core_instance0_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'h697EF3B7)) 
    \comp0.core_instance0_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[1]));
  LUT5 #(
    .INIT(32'h1A50348B)) 
    \comp0.core_instance0_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h777EEEEE)) 
    \comp0.core_instance0_i_2 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[13]));
  LUT5 #(
    .INIT(32'h9494D444)) 
    \comp0.core_instance0_i_3 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hD2D29226)) 
    \comp0.core_instance0_i_4 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hEF44B073)) 
    \comp0.core_instance0_i_5 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'h67D8302D)) 
    \comp0.core_instance0_i_6 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'h9C88B7D7)) 
    \comp0.core_instance0_i_7 
       (.I0(snr[4]),
        .I1(snr[0]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(B[8]));
  LUT5 #(
    .INIT(32'h54043F99)) 
    \comp0.core_instance0_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'h8D465FDB)) 
    \comp0.core_instance0_i_9 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_178
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_179
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_180
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_409
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_410
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_411
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_412
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_642
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_643
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_644
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_645
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_875
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_876
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_877
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_878
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel__0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel__0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_261
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_262 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_497
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_498 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_732
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_733 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_195
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_196 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_430
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_431 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_663
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_664 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_262
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_263 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_498
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_499 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_733
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_734 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_196
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_197 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_431
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_432 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_664
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_665 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_263
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_499
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_734
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_197
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_432
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_665
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_260
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_261 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_496
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_497 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_731
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_732 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_194
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_195 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_429
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_430 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_662
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_663 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_730 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_495 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_259 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_661 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_428 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_193 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_259
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_260 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_495
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_496 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_730
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_731 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_193
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_194 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_428
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_429 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_661
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_662 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* c_a_type = "0" *) 
(* c_a_width = "41" *) (* c_b_type = "0" *) (* c_b_width = "41" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "41" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [40:0]A;
  input [40:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [40:0]S;

  wire \<const0> ;
  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "1" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) 
(* c_a_type = "0" *) (* c_a_width = "19" *) (* c_b_type = "0" *) 
(* c_b_width = "19" *) (* c_has_c_in = "0" *) (* c_has_c_out = "0" *) 
(* c_out_width = "19" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized1 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized1
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized1 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized101
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized101 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized103
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized103 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized105
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized105 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized107
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized107 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized109
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized109 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized109__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized109__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized11
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized11 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized111
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized111 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized111__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized111__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized113
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized113 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized115
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized115 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized117
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized117 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized119
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized119 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized121
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized121 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized13
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized13 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized13__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized13__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized15
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized15 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized15__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized15__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized17
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized17 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized19
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized19 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized1__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized1__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized21
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized21 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized23
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized23 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized25
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized25 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized27
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized27 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized29
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized29 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized31
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized31 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized35 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized35__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized35__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized37
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized37 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized37__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized37__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized39
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized39 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized39__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized39__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized41
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized41 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized41__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized41__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized43 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized43__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized43__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized45
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized45 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized47
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized47 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized47__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized47__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized49 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized49__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized49__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized51
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized51 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized55
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized55 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized55__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized55__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized57 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized57__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized57__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized59
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized59 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized5__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized5__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized61
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized61 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized63
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized63 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized65
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized65 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized67
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized67 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized69
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized69 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized71
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized71 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized73
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized73 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized75
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized75 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized75__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized75__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized77
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized77 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized79
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized79 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized79__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized79__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized81
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized81 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized81__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized81__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized83
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized83 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized83__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized83__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized85
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized85 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized85__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized85__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized87 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized87__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized87__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized89 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized89__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized89__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized91
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized91 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized91__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized91__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized93
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized93 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized93__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized93__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized95
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized95 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized97
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized97 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized97__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized97__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized99
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized99 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__10
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__10 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_743 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_508 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_272 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_741 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_506 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_270 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_739 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_504 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_268 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_737 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_502 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_266 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_735 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_500 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_264 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_272
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_273 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_508
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_509 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_743
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_744 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_270
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_271 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_506
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_507 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_741
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_742 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_268
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_269 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_504
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_505 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_739
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_740 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_266
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_267 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_502
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_503 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_737
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_738 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_264
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_265 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_500
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_501 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_735
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_736 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* c_a_type = "1" *) 
(* c_a_width = "9" *) (* c_b_type = "0" *) (* c_b_width = "10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__4 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__6 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "1" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "27" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "12" *) (* c_b_type = "0" *) 
(* c_b_width = "16" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [11:0]A;
  input [15:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [27:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__parameterized3 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "58" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "41" *) (* c_b_type = "0" *) 
(* c_b_width = "18" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [40:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [58:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__parameterized5 i_mult
       (.A(A),
        .B(B),
        .CE(1'b0),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_273
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_509
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_744
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_271
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_507
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_742
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_269
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_505
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_740
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_267
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_503
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_738
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_265
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_501
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_736
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
INaBf8vh5mCmDzf2yp77pxZAxQdyEQiT/vG2dEgvrFjseUnGc6ldwH4JvdnpZSpdf/ihioPyMNjl
u6ooyzv5TA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
S5XIZZtuFR/MZffuhwdnvE3H9oRWM4uXoaGZTa/Dyk62O+Wa0v41pjmZELCiR7uodZPFQfykZ6K9
2ZDMu8dB3afQRMs5lnd/53M1b9ke+MNEeZ/wzjUcsJghubnEAwzdWeW/0tlqST1WD9B/KCxYqwH5
Gj6IZTTFHAXcaVhnCT8=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CM6IcdzP0PbD6yMSqylmi4JE2qpmxiNeI+prjGwJiD8e3Xsynu3PbGKJAOpOxtR1hT/3mpBcx1Rz
Fkz0QBh4wtE8fiziv1i+xi8T6cqC8ClamjrpZ//sn6dh7NvwSYik14MlwVuei4DZoZJZF63aoPUn
RXkQ13wtK+MkYKBcPVSZMFZmaCU6jMMBYclXzvRG1JqqZoa7mWFTeFZePUTXG7Wo12QaZ8GUi0AV
UIshoN25yn5e2Xr3FyuEtm5AvsZb+iLsgLeHBtKBnsVaHQphicgqwgwv6MQQF6ZNBgU/aACfibDS
3+n/mMMm8k1cj2bW6VCi7a+c8LmCf81NlJuLww==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ehl0CusS7+JNGq6HfhyaBMy68nccIdIGqixoEztEZfkCpXuUYsdqw6G9MIJdWdu0Ck2acV7K6IVg
rzb8/bNaDDVWp48kupToegTkOdwDkCejEqppido4BkJ+iEkjPniz+aJHlOlOwmauETy2hCMuuC57
oWDprzGWlsqbCjqzKrXmPYm6fNdcOa2DiOYstQaMFNbPU2ccrbLJAiYMHNDqtPNqWxKBsD67kiGf
2eOneDOmdmy7YkNsL+cx8MJc3BVUsYBrpAEsGyFMkmX8a8nYz8R/wlFQFGQAd/t5XrfxFNI58mj1
AHXbcAMhGKVq9YdKeU/vSXY/NwMqp12xJ1nUaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
h/qRAwiPuqY/Zg/QWqbaYm8xWTi9SshYuPzyL0UME9ZDDF+C2CyGAugh9HzMdD0kZmT94TKmBgLR
dKP28nlE8VCCU5rvbjKxfn/wNtNKHCvZ1hns8CF7+pGuelhxGvXNmYKFw5co8+4grYFaDXeoZZR6
S5sjvhqtSVD3+qq4vYWRjT2Y/yes7L9dRsLq2D3iZ4xjgVHuIbOQLT/EUKW+9iYudT9Uy6YTwB+5
mSb0QK3YfZdGwZyXB4S3mdF9vNQHdW/rnACq3yngF+lprNkh3ooQKdGqtxtz8KSQxNZOAFE+koOw
h00o7AKpvDAp3uNguLvnNJH3rugOhh95b8Jatw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
TsA04vIYHDZne2CBj5bWCBFH4MtNoFDCn/3DNEi0BwutuUf+X+lD9kAO3kl352WHjQbF79Ssm+PT
fCYpODgWdxSVbzaHFpITxCQ4HcIJhUeW5PC5tw09Tand68D6eg84qRguH+llbb5jdGJkJeTCf+Mx
pupkkLiDvNyTYWe+nqw=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
rx9hgQkvaJJTJJcTjGFW1DrrWiT+xanrcMvFn0Z3KRXlZvf+SE7IQgGCiP7ZDA6T5z1Zv5nzS4h5
cVi+CvwC9UMZRWmLDAjzASJ2nx1g9BjbYe2vHAUmyurIiR6LSigTeM/9TlMv+fFwJbqwuH6FJ3/z
Vl4tIMk4NrqkMn/riOG87SjhesepM6kcQOBgDGzLTG14z3qeZG8OPzxgApfyubmX4qdD1oTgGm2u
Q4mQfFxEye6Jqkn4Rzjhifs/ieNYomHlK7R2/72QJj5j0WyYBIhvO+09izz299Z54ZP2ZXaRMfDT
lU4lQNqQU14PX9Yk9p7sy2PnK4vTwwF0CFIgSQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
J/Rkn7lOgjMuXSeQEfs+/ORmHnKojvbJ3DJimBZ83pVyKdyAGLOIV/kutCSjECBlbhogS8BWnZpC
8TO9EpGdCNcQPcJb4Qa6T5791zF/Ca3mp7RBiP2Ks6HjOhK0HiJi9IoauRd8kQFM3JC1amyevKVJ
POdjOOAnT2mPlo6R15vudL2KEl3Xg2B6PytUDDNgflRcWwIEJuytk8uPKTvF/KfhRUSI48p4ccjb
hX3FezZYDRTS8A5ESoIcYOhbKsa1TPDlqi9LqO7jE90Po8Fw+/RPTLWOosmzX20FRHRdggvK4Tjz
l+kwBtFRfgNe/UP9iwUrIzx/42ZvMf4hSqWRww==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
RdiZIhHfOHp9Ph+mNFMRJm1Yt4U+PeShxCy82QRLIGIqJLNkyxgtQVHt/uugSi5gIriae+DdEkb3
hRiP8n8XymvexAPucQkGFxtPSdKudjXecyBUpYJMdz5SjAERjpa1rzyXsnt8omcEcnJ96Q6o7eP1
OMMBejr3QnUa12HYvrAQP877OEEo3KJkdhU5k+TL/Ami1mUEsYOumC6T+4owOiO6v/ZKufGdRYxC
pwCwWIA3RKdl1onz01du/66B2SByNoRfiKDf4kr0RymD9aMHTOnvjkCrFxIapxmrev+SP9pH+kV5
a4Rve9G52wI6FAZ3M0So+YP9xiYuVCDJOdqC/Q==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 674480)
`pragma protect data_block
30LDJUCsCpEAJIEtXmxwTeocbg3AX/xPywhjMdnxrdaH7z3njx2WX4Ac1VGqyHqkZC/FEdVylu6u
NjrsNbq8WmDDqFMj2l49JQvx0iYgF20clWwZeoL7dMjklOwMR7VZsoLbtEGq+ImrWDjDeu+qtpT3
IhJizPoB8vp9IF6ULwUalxhmMkYUH/FHAtLAsGCEEeBJ5h6/lM6LorLlv4FkJuvdqThQ+d1XR0Q2
QKgDVTHE6gv90T0iWVF9DpXrRS73mDd/i6Ng2iH4GtQ3ipomom5cGZ4qeYbHYtV90mJGUwg9EcGr
HIxsHcQNyeaVgdeJa/6hwSUhKlZBCzePNrEu+ovXP+W+9OkWylJxw5YE4tezjcCPDAcbR/yeusHl
k34y5xMxvNyikvG50ysVd23nHFlsKusXQCicqcnvV4EuWZ/w9pbuhjvbZMCUJs4gprTqx8YCkuaN
JiVcXWkA745k2YSqfFsQ/W55IbT9fZ4SxwNQAvzTM1W/rcVkliIoul4TWCTCJDuO2nnMEX6cgz90
7w8wO2TaJp8WvoNCWpHnEvt9AdXhyw+c7mgVoxcj8EP9TiutfOXIyGWZ07HSN4NXBudClDwiIzWw
6FdKMe47THjwHqtefG+7olaO1VExH3lqynQ07QQeGiWgXeez+pxu80/e6yuRDQRPDyKFqd2Podrm
5pm+0oQUG7/FJfWV/GQPApUccfQGRuH0/ndoJIzwlylFYpIZJkrHLofAqUWdZdNdLglmYcErdwrb
PBe3puHuKRDPAY57k4vafBhjr+iedDe6o2lKh/lUEWbiyxvD5zftzHuR5lx3mLZej+j6H3QbwHd2
vmBDSv1D23TG4DSraKB3vGljvhLWHu08CKk9R3Com6ANcozp+yr9iqRNBA6P80DH4HC9/mLUzmpp
DtHYllIf6Fd8Hdbxs8781Zxg41FD5cpRIGkKUvwJ5klJcU8Rpkgse2uaozA3/c5n1nWVuUZN+VZB
D94DRhgyh24ZNjL7JPOxRBFCjfMtKtXoABe7MuMgXyXUzamlIOwhMCtioLiZPyf+UOy3uhnNk7SX
XHNLtCwxUe+GL1U52QafaUXvT732M+CIYbD9++AiVHJ6ZE1L+qAu6bYtBZrxwI6khUJ1zxuck/Hf
fUM4NAEVLP+TXU8yXWDXpxT4iCN8N3y7k8JS0nFFFr7nlO1RRYwJtbxE5BS1u3Eo/C7AcATimUnk
tfk3lQaOzmnD1IXE+BbSFRlHwT/zx+S8q51OxJQlTvHwAE0ilgPOKbYGoTxVwjwK2fQlvO7usMnI
Cr+fa/GWw9idi5z0iIq50QYFS5Luf3zO8eihjWn7wLq0LK/UkTKPIFT/GNHXlUoBOUAJWDusXcXm
hUxU1it4/8yTt34tx/P6JLxsc5Yqd3eQvbgmsQZ4sPIvAvbOOuX4h6SxyS/36EwHEf0bhC6TK3gj
ws3dNlFQAoZG67bWElLU/ewgsD4+TqXbEr4Nmu/gaDFduY6kAIZ1NiGQK6SNFl6kps/ZuHdj4sgz
w+aniIxVB+vYN6oYcJoe0LLAuFVcsaLej09KRd+z5TsCqlGUR2Wlt3OBfbAzLjs9JIqdbxSMlLQX
RcruivAtV0MsS4bx7sGbiRQWuZfOFU3NzkKnWzRDlx5vMnOpdyMxhwyz9V1tSbnkGDuxSj0BF5Fu
SpaISrKiBFzDPiMpENj3P4exuFvNrGOMvWk6E/1fi54BfBXaqZIjJOm83Hoq3Xt8eMyo1prysoeu
8cWtj+E00RYXbonGAu7znIUqgjs9RnNbBXn17oBhXAISZwOizEU9zOyvSRPwiZr65j2umKdH8HKI
P4+RFofEJHYw+hNM9tSQcWYTA6XFGcZ9URpy+LNbPw4hPBWwTCjVheibYSoN1agGMptY/U5KVBrS
5b7naTQLbyEMajwGOKDaeGuUdMwBfIga3NNscWFb5TeiY8BBHyic6d07A8meTB60xC7JvUJmnol6
sms+nfKgmC5CPKff/FPfF7GVpFivEH0yeGK5JRwMubczvi/+6RDjyb0ml7EGnYe6/Uduc1nyZ0Wc
qnueANGI+pzcEbk7GnIwW4BGY7BvIU03kB5+et9fsOM6nOmVf+DAz/d1SVeSziS7QyI8ONCL1XV6
4VKawQvJl5XTeT6uunjVaUGfZEtX+5DvpHYmU67ias7LU9oh3O82PRCTkAmsLWM2C24xj3ezYdLa
z5hwZQHqHvVgHLcz+1P0KXrKkjndOoVl6BhD0sAEcz9gNUxnwXEU2fU7Pnllx0aWfIj0SafwN9Nu
/io86nJfkLLw5iBeh802l4Z3WaSrWsh/eqGdN0040ZOXgEO2JIbdZe7/HGYCviuYZ/AQ90wQbUkV
33JqPDniCaBEI8PbCB5cXPgKQuawcEKZVOc79UF9DiiSkZwxa+p/xItuVTZEH/LtSbGVzAsD9ckm
XqayIWYtCVMU9tziyxERnWHHQW3BkvLyC2TKvW/NeBLKPkXxOvxs61/P98Wmu4qtTWqo8xRiazbi
URUnqJzPhUdpg6274AoQrFpaAazr53BvaNQhuefq+4Ft6nWgcriDOGNCtgzoxaJ3Go6KKloMO0jn
VCNtMyah6DxS4T/l66FWg1eT0O3oIRS5iAy7PN8dYWI6L8WRCAjrhlgooQcn5QLWTJueMKOyb94U
QYSoMxVZ4Bg2fhgOnlV12TcrfXWLumzATZuuxI9WeiYNWyURKcjMfD1pR867w4tpXXizrWRo98x3
ci9SMMbYbgCDGyy7PTf9j6+Z7hi5HMw+hYQxdolTQEcYO8sIRZ5P54Y4CuZ06GDaTSibxh66A9mh
Q+iZYFPqQuugmgFHmhv6bKUm+Hy2h1Zs0vksYCb6C9XjEWPD4vVK8Oc7FzcZYucGP/O2AWjMWjFv
6c09u0sRCTAerhhdJqho5AtSf8q+ei3x1Rl2qORR0nB6GKVOQIku0CieEm4gUGwTv6ziaeuQNhsN
FPQlWOyiY8vTK/vDVTpsoDJNcgiDpiMYnVJj66mPOGM9ruFwW+iHiJGrs1Qxo7UM7O04NtoyMP9Y
hagS0ITYtykWi7e3rEqaWBJFcZdcNDHVxnlQKHlUtdt9Z4KpHVE/bai11RE8A7uY2jNSiQeQJEMW
TGMO7oJJTJKrARCBggzRDTnrgxQ+ijB004M+35taOUF1pvSWLT0lu9rjDMQnZyjefDYX87QGXXzg
bRSxHwSlhS3Xvzchnf2Hb+F8CuGKq6OAHcCI2pkOx6dVOHf4hLLjfSzKNlCYhJBnHYkMQwcVdFAz
3gK+DjkHJwjD6RUUuI4d9gD6o7V03snh5KcExl7hOyTRl28LaIVw06Q6cKnwLOtGXwQuu1w5O9Nu
l90+pNB6Ws4Y0pJvIliDIpqRGbSLitVkFDX8+Rh4gp4BLPyPKIGDVq6NcqoEgXbidMSHje0M6N4U
lAey5ZCw2U6MOukYFWWt5dNYjbKdFSQO08WQFHEvQ1wFuPw0nR83i5FsbDI+uwZNAEgrMH8f+txE
uCYx30aiZ1NWEDeIxbhSbm5WKPhDDVrIPU1+x/7dgIK63tXmmyrXj0keDRHEhRv01gRjMMaKKeBc
YT073v2axamiGEOVKm4cVh51DkCixL+ZafmQVoiS6qQ42w08va3/MCo/qFz8adkYPrwwSa4YaisO
PgGF2a3eQjMNBsRDlLL9WsJUwpVHT/yLbVMFajeZxOX2vfWEPliSOzuwu6hndvH7pDD5BSXlXMA/
b1yDMWFsu1E8a1pC/LWGFH/00s14SBKtDJOimNrHSbh6lQI7Bvp1uDtXZbX/D23WA3y45ptD8tNU
Quw5W2m6dPwX6BTmCGauBT7hi740g3TZlGtTh8bcvWgwnPvOjZn1LqFpXBS071LvHMye8SKlrcWS
QJLlk7pZArvgWfzj/m1Hwqg6bhxUAoK7uyatmYad+lesDuKHeSTTfiGUNz22yYoZHA1FJQlotBQ9
BFTiwwtHCYjSjmqxtu+LN92AdKZ5Ob2Sj42iSGRZRFigtTXn1+x2pXZOlczKEYf8JvOFk8ehfsF/
IJvSwY22+HLcTqVZh8CjyjeZnf8r/yaYRE7vZsvzR1R+Z2mGsa3T7r3edHZCkE9ObtKz8nCG+L6Q
jWuiBvrlzFUuzbHu7VmEHrWPlYQp/uLIMoQFgiSEg607gx5QL++aZ2smDbRZFYB9G5dDZniM8A2R
1H5Y+oVpy/YLmRO8g9DlESsomDRvsKscZ/+2SzMUPu3BdzDZaQrQ2Rx/BtJMDvWa78CHdwjOpjBi
Kf8wPHkGzPhTmNdkF16SWczfVSu2sV0SJCM79IdGn2MstWw+f28184dS9DkYUw3Mf/5ZQs03P5/G
CTHSefBq9bIB5YtJumJFPhfIzME6mBt2RZYUJXQyjRvdJJdn2lVZWO05UKn6/8gGNTOKl55AJBgI
9V6KrHbKXYXdZOzO3nPPQxt5H7ylHNymqiP6Fq10fzY6eGKmTFJfEvLnFWxTo7z4/C/X/1wvt60W
Mgj9dinTf+Ovk1QJ/O9Ekul/MZQP5/r/sr8ibA3Irs0Xoct+KgTgA0fuV1ntiMBz6CDf/SPVfFjm
s1jYREInbn3dTJ3dZ8y809VBl5dKtN6BifJEfyduNf1hZYr/1YrckvL/JQ+GMYUkCpK20GPARRUa
/eDxL4rFZAasxwf1dqvemeMlIt8IVJxBxQNbMzSOh3Yqx46MGvt5rkSes+BmLUNY6q57rbkj8J1Q
GCafDFDRYIVqqr8xg6AjNKb0KYQz1mPjE4M8ud6W3dvSTTILuApuWzmNkP8kDY5URGUoN9hNf0eO
P/ahJnOxngNNK73KSDn7pHqHjgS8R0zpLen8h9h2rGHyR0g2DtH3KJEYMewgeU+GCjhW/24h5ZOj
mG1oj4ZU9xRz43iSP2a3M3B3ExxtleMPxFv8V2muQzpKI4jriWnSbDWyAhanXbrDvb4q0DYnSigM
dThQPkg54n8omqsX57Oe9npFShNfO2NKkQTrdQD1id8Kv/vJA0MieIYJgptOzzOEXnOcsPHi4+7S
gL2kdxVJejucSz+ycQoNC47BzeZcYVzLuXPIVzP4zOO7r0ZN+bYp0CTy8fiGesjLBdKgv1sFYZCh
UBKiUIARheCESn4a0CIPcmz8X7SWx5ojfrH2IhHgfJdZDj7d22xPYgwKgeXjQ0rrAQjIJzKbuiN1
mXH4boYknnqhB0EB3RTa0q4A9hC8SvUqX4FkJhtaECwrUB+QCUQ4DQf8VZkOY2e4kmY4jX8hFVnu
PS96tAkdtl52ZNTJd6ScNNtmyJSliNblx/ul26PD6qV9wmLVqSpna8/KOLIRzxU+xocYORJlSp3u
sNh0hE8OJW1Wwg/SxR6ZdeguMwWxcTEyoS6h9pbpG3qXNW6wbs9u4PF63T8A+3eoNVTNJjiNJ31L
GCIfEdHtJPqpXc6exte1VVS4yGYoc57Bzea9hUjBt4Q2Y9DnRMicqzEOUHAJlOL7YBkz89+OegQ5
KzJhgcVxPtV4EmoQgk306a93RdVq32Mtrnc+yZZ/sr1kQnBX4G2yVdlgYvMXmLpEX4qprA0+wnmv
uvzBEKtPIuxXR0gqn7U1pENtGPmxwnStBQs3vJ+y/bcisgvPu+qcN3lsh3d/WegKCus38JxD7a8E
cImadYLX8Z1wt42zbNOkCecrlXGxZdCna09bfLVp1w1f3tVrLiVX3kiJ8CtuNGzr6FY+1sjwuyWD
zVrQa9tt6LrgiVAboR+FzxusyeJMiKa1guFWrn+MG2aW1uKQxyPpF3wAbxUzHtU+MXKKX/bCF/Ha
cvzhNnqGl8dWPZar/Cw3fkFdQPpNDhO8F3DxZxu8h5ueIL1Km1/9Neza9MsrNNMxdCrN7EBNWM61
XYT9A8svAd0FZE1dZtk2tODEzAPeB7x7hTRAtHcQEHRIHJyAAssdRJcLwgFl5eJPR1RIsYQTGjKU
jdNGwVS1YXfxrM9nlllRUWc6MrcNYfLGUZYpPStfed7PmaGPM+Ki0ZnD78b8oE5iCb9bVe9hCOUu
qTzz0lAmWd/Tml4+UOIekS2KlP/J53d1X93pO459C+e5/TkUCIYhbmpPa2bd6X399d+SuLZ7OnsK
Yj/W+M7n918wy6Hq6ofK8IeeVUbWzisK1An210xFdNyx87pMmvbOTVK0zmjB5IzUKBJlKXbqbV42
NG13GHhbyx3p7GqFtCh6HuRjooOKWFoaV9xon9bQeeJp1J+hp0bNQX0DThS1/k8P70Ql2Oiousgj
3K3FxmqzAoFX+JiPYAd+4QPdKH8cn3GcAZPmOjyaV7v0wCYDxlUU++bB/0A//jdxWDRTPbvEZ2Ea
8Jb0EOpIBvDlgledzgZGhdY3i8wGTprKgfKeAeSUFjQvOx1M4Zx7S2KUr2qaGKTPDabhCTOwC+97
EbQeEdl7gkM8fXTAHMPy+n1QaMHpH1/WNDZoMKG1YkcMyGt8gItPzbnlLBQs1dvRkbL9/xs0KsSB
HUcrRsmo2p3hGnbQIvoDgVSaCZe7QA/ii6FfMUJUCpy8zJt3/P2ueDI/SxYO+8seLu6zphHdJZsS
NfeV83zg+mJjXcVr8BJugRxazEqRIX3knsh7atBI7EvPmvXnRSppGgTWvIRbxKD6VR2gwvb3D8AS
thThB7U5KaS/w/JbCINXNi0mQlp836bHNsrbu4TLv529VzXbAZPBzKOHyQ8rl82whS3mWaUfE9vd
0YWhGJ3sO1UBY+GQ1dNukj2wWfQv+zgzqLLNYlXtni75Si32iZZC3wmA9jt5A8pj1rL3kyv1pUz/
/lCuBDRV291Xau6q7zIaz3OdGi2xfobprffM2+gLraq5GNnuKAixy4GUa9TclUtcidF/JKeyTZqM
qQ4um8mMXesrhZ//+kLGRMXaOl6stgkwikvgOc/2UA9gDggBTQMc0zx0g0zqRI64J7p3YNkkTux9
I5LX0uKzf5a/2BBCydu7VHQoBT1lO9eb0wu/qoPsBOTQn/Vf70U0dxp6h9hWbO4h9YJB6By+sBug
e5bgakKZqOAWbKM+Zf24BEwk0ufXjvUqhJm2k2VwZxgkULR0p2v2GYMA3UvMAsIs5cQUcKA8r9op
vWmNaUbbsDUWAPq4E8pWMkT31+nnRLwesyoANO6j6WXdI7o+DIvgv6RtOUc44jvTF0UJ/Ra2hbcE
zC8HlZOtTDSUikAV9pqt4lEdLuZ9B2awalwQh/dghlqef6ummoI7I7oW/cIEllawM7egHjEpTd86
4f0G2X7rCMb9DrN49ksgi31u1x6SJZnZdO8hR+f4Hu2g1bjKJDnQ6j6A0/Fds3EUr9D78b1/vw7k
CP1WDDfLAlVqHLo7ipaFr7k58tRgoYcEl9JQ0SS5Qk25WSz1u/Sj4AhXLb8AXdoZnWCKPqYWz9G8
6BydxTrJHq6g7yhWsmxSzj6RxK1bzYap4CtQpL1lBaSUVji+U55TfJf2G4gxHuaH75qnbNHc+PT0
bTjMPeVroEg/paxld5tLePeN/xe15upElJTEXDNycTEojDKZaSfPtMCUeEfri6JcHjZMe1rdb68O
lkTEyb+mPWx/EKkuZdUTx6zPXnkddUrHy8ndyc3B284O8a8R3r4pyjOzL1J425ozD7tQsk1RlVOq
rHYfJrfX+OujmSrwvMhJZHTORnC3QR9U727hE6qTcYOK1C2jN9PA2kxDXipJHASdAhRTQr2/Eh5j
rC91dN3Y9oJYqv4nCQh0Y84JGN0jKP0+UPf8O0tuah9E3wnbveF/7UqI7qJ2uIjWxTX5EeRPgpbd
103Tbpy21LFPdsGnav8mPNfjoZZ3mroiEaaMdug4FFlqY3EvzNklsvP6cbPdHUqEFpFcG2bAjUqF
2AzZ5WZZPSt/wRPT5QOP6wyqEXFvtNkWr6WoaI9EQLKn2ZHrN8TlW90S1DFwryoGbHandnMDLU/G
4X+eDl7joBfc8GBMKz2XO0RkplyWLxCj17bHyD93DceQf/apsVHXfxwtonlRNqXr3++RyI6Nr0pc
zcAR74E4nfnSpN7cZlKlXlCPdG/lqAZyNQDxieWMRiw2mscWNhcGrLvKQhjBBP/fn5aY42ZfUKdO
h/rC5rERYk92FFWoEf+mxOkWVDQFql+S8s57dszmX66+EeZP3sln1fsw79BMsphf3Jh2a53+41WR
QndjHBnCODa5TOBSok+DSjmAHlI94VlfU8leKJ0uqpRubVGWWnpGbyrkt/qsrJXuA0lJ+zFAFG29
dFVatUh3PbodP3Hq69XmcqTNxoTY3ZM6t+2gBcP8++KzOtEjT/kx9B20nZCxfqC1HzfmIpYYnVMR
GCb2DiWB7lvEQvlk8fojVWfRuY2/HIeOOVwokj62GOqDhLX9lEPqfmpVLMq/bxsu9oOp+khg6e9j
djMt8UWrJrvhv1/KT9B+KnXMG63yNexku9GJilKw1b/mMFJ7RlAof9SLENvWrPSqQpoN3lvlvqV+
M17pLAIdplh/zVG9p9cGZAtnDa0DJbdniUGC9fRcqUECYzFOI4r45Ev2VX2G+M2NkTd+B1aChBkk
2ySu71ewoR9osN8RYmMqwSwp0eAarskE3Z6Jk9RDsRoQh/7E8iutXTn0IMP/+4NTGr1Qmt/V44UK
cyM9jSsCDefGY5cOZdxT0P5ug+wLUj2d8P0Le1oxc3621GlLe0ko6MoWem4/dh/a6VgsonmZ8t8+
sNpfT1PW3UKO8w6Qegx0Awl8R8YtA1du6Kla1+eAwLerF0TnE3YjMzqmNiFLOMfZ4LQ94cJ4Tbgp
44N2vdYaWEhLl3zCfic2uSsEO5RrT1AvZQ5ylMy+BS/Qbxy0JzDcEnT0uNp61RD4VUguTNCloXfz
68NcLye8DVsPO7cA47SKa5ZdMcrIxVwKjHF8F/Uyvmf7tK858Ry8D3KFoj0w0BGsv59bwsXhKbX/
ptF1s828h61La89Y44iVHTP0fFJbsoTIFyPjxl5Eh2IKHKhRvepoVh1eA3BtZ+TQA8TENp2No/AA
HudxV+KdolFSAw5+jDBUN9x6w8oZiGqTd13RlhPLPMc2hdJGlhdGaEBcIGZFJXdcZ5ZA2FumfJoU
ECmFmJf+hmWhTeJtIWNsU9c5ccY5+iyKlphAyvNslYpprGQzBoL6L7se4HVABb1oeWj/YG5F8GcH
ycJWPb+IkX3U1VCI8JN90P1MXCKl89dgnBXlTUpD+yM7kiYxayyqtfrmKu8vV/llIN8RcNuZ2a43
ZKbI7Evf6IXp1CmMTpDAMPrypJ8UDQ5jq/OoACUYRDYqocLAD5R4RLJRHeWQ+U/+1PbYOxJU2JIv
77hIUoCPpjSYCs2moqAUdLhmSrboi1bIPye67HacaOzMkc75GzbIvLdK4vcsFs30jBVRj9WM4YB1
7TNxPLNKR2sJCSAG/VWu/9nXuRACAANthWwxdB+MSc/mD2UkibBa86co4eJ3OZ3pWGal9yviL6Q+
ikwMidSCymZfiUoRNn+GXf4MuSglopGOJboQ9Sz3EBtTewxxZ0zj8AAYnvLsVjKgMn4lmrYXfXPd
ZGNDTLgTtW4fSrpMZY+XJo2+nMMa4RfHdUAQYXQ8wIYiusrDr/LhrBs+X4z6XgIXrgUXlK1ah+Bs
QEIX1ga2ueveA8Ch8W4NZb+wa4CWb+JNEu1UFKskXshNIQXAa5NzIQGfiEGSiXn1ig8KEZ0bbUbG
Kjn1SGUYkLS9DG7UWwoy2ctV2qC0RxstKBpjgFeW1tP0qFsqFazOUGp3JSBs6Z1e+OHsSdwxnQsA
sDRHCSbTAqBrVMEHFP0dcWKjlHas7Au9nB+ja6/mZreJDjL5scHwwlEbhSmmrbIJCSDNgF4TkfFz
YUIDhKP/1rX1GnEGXTgRSGdLORI9koDZ3SfaWbyMfH0MBSAROH0SJkKkgu0tDC4SCjYASVhIiRk7
uDz5UxhiQs4sh04MF6BL9SMVwSeo4LOJKqMLFeJztNOcyOrJhUmZNIkeWzxLsvEOocKFw/OFxPv5
NGmkPeVsG0fLsvhSSRtoL7uCUBsyU/oSnH3dVBVNFg7SjOFouDQ522D8CWWWxdeoWup54JwwyE2z
jeuLhGWFFCVo77bcQmLQvIt0hI/RXNlnauUWiprtFnSNHMfQUdJVrnlPB7KaPpnUDq3TaMOkI/R+
LXO9bnOsVbLXGGTFmzFWejklB4h1rPlaWkMwkPeP8f8jbgser+d5CUvloX9BRTbF1h0jSQ/vJHxm
jK3bip4BeKdnSOEE/hgCzAXFQ5iHbwflafwNyEa2Ji/aCUc+BIyw0UwSDgGJDI7rWCGneMVtq4ei
2P29miBy9j8ztajVhieTszWBKU9eaPOflvx2M/N9jO6DWlem1/Hon4LZeqdOmtTWHTXlJh2GJpPF
1490v8jnRKgrqYDZChxPnR9Ai4RE7KX6Ia/O9szoh2Jdm3D0SjL4INWn2XVkPvkzu1UkimKEtKYb
uqt49TJ+yzxES232srO73v4GmaP9yeHXXH13pwLw6dQSqDX7zaiRdSM01t9nneXwnAiLoSWyLzqm
dK4f3GKPv7ov111OVZa90MzT85R1lukf+LU3JUTvCPkxiK0kzF5qOi8SSnsbAG07AXqUE77MyvKk
fv9ZDFGpGGr1Nmg24WR+pZQkalRVQasWuqPnjkGBeu0QeZtHT3dQRBT5LuSzV62oz/Klsjoc+B9R
+USxGK3Y2aRq7fYa0bdQTKpsANOFxEs51wN/SSutoi3PmPnMjWPcK2CWqwhS1cJ+47mLs8Ria/1I
Atnk5d2v8BM2t0JLSrkRRDkZVRRwlN2OeapyF9SiPWoqf0aqDGWyqkx2eL7CEMfM2DqqYxuTYtX1
eR7SksbssAjqycBKpWFRa/VxgJGjt2Il19NaxP7L69j9nOZK0fUhFl9gb1J6VnArjL+jwxs7B/HE
xWQOw764ZpLy3m+akzytYGuVnB+R/5yCCQaxCDuHB8XwwRBmlo4ZNPus1T9I5pQ4BtrtvD3L058W
/04mvEePWGUkUdkAjG6V6j27RaLKIlOx3qImJtIVIU2g7msBKt8aGbjCl6NBjfXvzXr8miDAf6cG
92SJu7y64QBNmmIbpGy2HDDNj3azQav2BqVgMiJIP6HMDSwIdnpc0l8H0cCEri7x8AH1ofZqM6PB
fdUEylDGYZ2Zczdhg6azMWcCH+OPlw806APMfNO7M5YrpXBcmeDieBhNPI/DJMb4bPz9MvSlNyvA
azFf2Gm3K51eAwamyG9m/fKwA2huVMRgAacpy1C1hOI/UxRE7fuDwBk01aCKIUEUtV+aqR1F/DMw
yKFEfSk1KFE+BaDb1xjdUL+MQnf0vrxu7RMpk/Hza7a7WIccHDdzEb0pRZnKjCnjfZ9HvLwPQKq8
XGIv5pO4nXlaodLVQkAoT/IpGxzlMqunpZ3FVoNV16OmoY22J5lZ3rtxilDrF4gE8ix/HaOgdfVg
O85ZDK85AZ+2AvYHsN9g/Ud+8zZrAebc4GfKoMB8oHexHbdC6HlSF55jSyKc9O85ouIvpJRIzhs3
swT73D6y4isAPy/00bkf7EE29Rz6WPv8T6ypa16uFmQrgoy6XD48S62EXshf4K57rKdkT7WdG0Da
KTED0BromjjuG4TVMrY06YCTHdUl4s2KJUY05GZaTYWq+3NFahIVmpc+SzF/EHcWTt6c4aNB3bQc
jnJWbr65nIp7BJUiOilzk3Hao7kQZ+cHXNaW7RN15zSv9mdPTNGTsdAAjxCOvyKIAwakDSwRlEO5
Jn+Bw0bvTggpA9R0ZvmgF/LyXGIF49PJuGvklNcxDoYBTDakAYJB5ZCaDqQsWb9ZiiBwRGekqKGx
eL4Ok+t2XVY76bSn2AmFto6uyECK1M5mZZBlbYAiTwGaCbq7ErxF2Y+IbWPxuPF5XVZ4L1ge1p1+
tztx7Lshl7BfvtjIqkGEa7hP+R2FgkgixOpi+TCxNdCPzJmb51Or0SnJBZtpdCRnGbKVrtV+mms0
IGVUYceS01yzs65nmrnPEf7aGr4nU3tQhMk/8Hy+3y8yjsrqTZ+85oYSmupSfvUYM91jcO6SBOkz
aCLzXugPPYmcYspJ6UJGTjIEWenzElQ8kRue+nqgPXpuhnAL19dX77Q75LJETNkiwuhxBi1zOg9k
ROY0R6bxlZJ5t18UdmOpVfgeyNKQ13w+JKmJnqPc6duU4s6PwkVe0zHRfI20xH/AC7/hSUlZO+YY
NSzAVn0KPCCfY2x25SmJEwqfD15l0dzLDag2t54xDYKRCsGZ4wDTFjDsIusEL+JZaF5cqiOSAec2
LmkTaXZ5SCsRViuajeODwvw3FLqgJdGJGBYKmrelt8vynYHS7sF80zrQUlZsQm6HFpxRJG8ZI6yL
I3kV9obv4Yy8fKVnCG7aUXGBABgwf4k2n16X/DPaKU4rKaglShmK6OJu1tDfqp+pD/PswzNVOVeg
KmHKHmNMhX8csM2aNluCOes8gl2iUXwtlliKrGJcSWBDllkDvjvIvmOPv9LaQy7PecVKt2kZVdLE
tsp2Z7LVytEXfCTS7m1JzwlarhbkVcJ1WCQnhIY8Xy2z9bBzMpTsohCi5erhZ/hCdfUx8kn6e8dn
11Bkugb1etsaAHsIaxVG/yQpvTPguDPDuW9jPTTBj2+J6YUvn9zHIU27zbHMdaVu7DRXfkoWrteJ
kZik68y4179eoullUYVfQhAPokDIbsmyg6ZKZVtzb269s68aKWAOED+6ANUk8xU91giAfkal4cCR
5NKfKoayqnkg1VK01PW3oNTYplQ4c7LMdFrUjZtiCBxY3LapY2+bQgN32dEMh9+O1cpMoMxSpbKH
LEGj1gAkElzQo6DJPagBMcuT5Y/kEvNDJZlZCLglgUOloc0y64ObklgElbTObtWFDLqlXJZczsQX
TFIhxdCuO0TWNyygi0+cq8zSIUlCJYKI/fo3lk1aaquFQiy/EgcAdO11K6J70HOOZXPmbCZ30vg3
tYu5YO/LxtF78kCK+wIWi42xm/KojegCstZNu0R2senyFi6yuQn/JhuftqTD8Bbp4PymuUDXqy0d
CjnXsb9+2liIV/hrqW9HpvVsPg799JuTmjf1EGLv1dXTQUrg/dmSIeKXoWKVyo8EwOKC6SO0/QJc
I3HJ6sHr0N/nfiXm65KhtuAKCrmGsG7HWCMKA+j/oBRt+jaZYxS/kbeDptxZsEhTlSugZqjPwcv2
aRovmorYFjLwTZQ1Lzph71Xzt3HFIOulEL0QA+cbyKYq5MPY/ZRsH+U2EYAhtybQit4scSzxetWP
dBxZDOZ2IUayE7o+ajzn82V2q7VRrf+OuPfMoHRk0UnRbDbwdMtQJ8uHVqD1E0aGEPICqc10Jk10
Xk27PjUHFaB4bXQCS34bcLJXZEINtrTxvWP6TLOcCquPyt4G+uGyiayBPSnBz9iF1XC1GMVW5rus
F4u97ktbW0xlXh99+SPTo44x8Xb309JnDT6PvoJnhQd23MMinUnhIj/qod7xSXP7vrnWeeLKpddJ
fXxNotvkybC1ybLgBA9Fa7zp+3xp8fwT6XBZvWggBEGlnai87x0itRRR6fWZfFCuyOc9quNHwhqx
58hEG1bkQefLXX26t8ldBHFvXi9dxGkBv0D1E2D2xjZYOnhsCNzG0poXodonMJ5U0Iqc0qzBT1nC
BMRlqEbcV4qElEnV4bCHqLDMRBxjCYQiSwxTiiU5XjoRQnDwH6/0E9zccf/g2UTXDYSElLJKqzLL
OLTYYvgoqb11iqasRhoSOzW6AuBdlACgoZ4AaNVOtq2H9ZBt7vCvU9bxILieMjLcw0dFaCe4ln2P
TGX3vfgXX3T3vQaGnP/CWhar49VUfuW3evIWPn6b0o6MPlqf+qDeeEd2cVbJy63QgyZvObv+cF4y
o/quGWsS3gOT7vluM/VCZensjpATZeCMG7tKOoemMGUVYzCdNU7kD+XIb9gv7QGpxTd4Agngiqtm
m/cUAuU61tpmSaUX36l11770dtJVZbox3UWI0m5LOrdlsgKZyjkSkRZKOWkUf6XuhhAusbxr2Mok
0bRRRKZlFizrdhPiI6IOC3zDt/dS63Mgh61vh7D3/vxcd0gdUHgWfuX8K6PtC8/Pav4WdcSrlY/Q
22wJRmc+zTIapcdkqfkOntChO0K/w9/ErqdYEw2KKl8+Ku9K66AYdIbFrbwX1ecWQRbxohjrSGNf
AhpbGqMg2uEhzn38I4mmR0XMXjdPg+Sj+xQDWYFhvukE2OebNS3kaXkWnSQEoyxtTbwTOzcZ6Gb1
CCCr14I5PZlbZbEr62iiPgURyLx+DMwUnkRJvIMXkwegnHnkxUz1Lie1MTEzkdLJHTsdn58gNr1A
BhUIcvqRUpmn46fRl1WPojrhudgja8UCQX3qg2AV2nzixFcbGk4idTOZsIzQiVs1v9zwwc0Aay6+
Rb+nirZytbK2KE80t+Nh6f60ONC4o1wvJ/TwoA65xFCklIacMYqynzUacDsXXGs1NYiNArhIAaK/
p4LoJFv01JykRQy033ThBzUUjUSqIq/NZKbiMBRcdxQcm1cjnb4teAZBEadkpDbSi+iTFQ/qGZFT
P9hcZNj5UpI1xOZR3F0jTSChLJ8Oz30lrlei1BctpaaEbHARQA5pRMikGcW0AQ+Ce/GQbAOl9CRu
aMBmUVOk7XHjVc4qZF9Ky7w6EXxbnDXnOuXmTNPBytPYoUZHtf3pkPu6k7yDd0X+gILtplW2SPqj
6bsJEwWR+M90BrBB1y11/kyBCQt6pWcNkYRijIOUA+Ub3u9gZ25gsByl1FGQ0xNLDHn37YL9y/Bb
TXCA+jLSlFH2ZkBQdGTnybw1JiuTBR7LTE8ZqnuPrcMCTpOWaYLMEE+fwXw5pO4RX9GhKMdynBfI
Ec1NSqekkfN5/jY5DU0FU4GdVNK3IKgZpKo3YXDZ5YpOE27NOSzTuntWdORX7sUfL/GBcO7YRuac
ZEFcotF4eS0wCmiN2CUGPOX3tCwgrkjM+6bqlJOUATRrCauFbcmu6AQXhA/qTimw/F1jWR6hcNg2
yw1brYB4OBvg+/agTc+/CdTwRlPrgia001Rst9TAKo8d0qHzvoLnAJUDaL1dAO5qLXzmFk7z0Zej
Z3qv5ou3QJjhgjUi8kDQB8OD0WgQROD+l/HXomCL1lSpiyfFEaexsz9DPN1AhZtJCXF2dMHc17cF
ttWpS8zWJzXZh7kxnU6+xupR4jfgPUddNemsnsogy+k+8qYcntBkdXmuXgFhh3KTF6SJmg4sbmoe
b0/8pDQe7sPtWVlj/15W3KcT69ZqLH6Jy1oVLhkK3D6261GZv5uNUecDMHSa0cleyu3Px81w6AoR
QvSRAXdB0cd6OaAn+i3zXsG1szfG9zz2m4JTLM15050yszTLos2DPMRfCGQhN8JjyhgB3R9zVdUi
ba8SOhtfA4N5jtfK1SiQR0MxyIOvRFV0YzfLLvZFK18wVxsbLTm9PZQE9iyes4l+4pbVst6h0jUJ
4bPuYBLln4Z9cfMtcz26PNph+RDLNE8oAsnAf7c7Ebq3BNgPLFjhiwYyLHehYmm68w09Guyx00im
5c4gtj2ISYmuN9n5cx9CMLXekHNqIQvwvi+WASUVqi1q7QKxT1ZX7N3h5vasx8FpKCUyElydA58T
ygNrW29eXLnUOfye3agbVwyTgMnkU2RyGIPcQVJKofB7bJJGVDs9fbQozP9Jl66sTyU77CTtgqBL
mpW6u4uZS29l/ZtEyuG0v9xSYRMlZTeGnZQ50FEqyPtbA80sJsNmPdBt8J6lftxgboCGGMPoUoqT
BknkYz6rvc7zDZ5PHXLlrGSyUvndG2rrgDgAKe2AeAFszop49VnmXUKaz4N1O1UggPQOBS9Oickk
RfSk5RGmaEeIcG7evEX1+Sm2EtUwnlz0CBOr1izgEK9Olx/Q3JQuAUwNgWVuyJQyRMj9J2eolwol
rvICW/r6YOGnKOHk/blp/kYLUz+V6yilmy1ONUYTZcMHdXCJcJVQujmWt4Zc3DpM3LBcGqxTQ8/y
FJkgq/M1X8lAv9UYpzOGTfbBAFcOK6k5Nq9NrbaPcFFB7eg+MBiE+O5JUn1AY9z8My5rd8OSoEol
JabwpnLUrcvaZMTQz/l4XJsYuyPTcDGJaX38HjSDbaJYBxCgIrDX1byHi301X+FpcjwwcoFkvGgL
M93lIifoK3fuSORM0HkWrUN16H6HxG8WKL+ysF63XVjP65wX+F3f1/P2bGHSuuObN5emA9lbJzgT
2UciTpAuY/L0I2A2HYxOdgTUeXmtDcE23eweCS9+Vqi2DQAFfLmUaHNYo/Skz+Wq8/WSZDLsrdI7
jlMYaQH6NlvtpWUCvY32LtLUspLHNLkhYfsyFeSO3kxlzNl90mzCXKoQJwLo/KqKpwRuJS4Gt0PQ
dcyLDTzGTBIz36RxhvQyxQMfrZDr/I6+HcnALAbaU+TDV8uXzR0v/PwGhrvepnE9yBDGyDbEAnpk
UGeHMCVX31+nGuH4vamlKQUoFvLs42JUwG92g8XPjIpe98fHkk3YsrVzGpZs8rThXk6ZuPZzjLnH
KHXc9+GgCKY4IysBMj3Q7RXoLxdhwkBZZ3ZuphjCUXk01cfPwsON15Jl8H7NhraexWY0tBTEEyHy
GfV5QxSfXYFKfap9CQq6uMcFLUqCEsKMhcD5ts/jQM21EhxooDPE4b2/XguOmZ9DX+8OOJ5ZTZ9G
RQ1/XsmAVvKSAI1RuVrumr8iXCBt4sBdbT1wMaiiXFail3fwgNdXUkL4dIsmT6KhsGwFoQtdTvd9
69V1LUAAPDhcG24iWtJv2iG0LV2zTV29oifL4K1EbjyA5ydkvnZiWhvThGzhigGqdgYADl3plyIG
FoP46BB0fD1X/i3nxMljdoGbeCwwOwy9D+O3zuaH0cdYqfg36msbIpg1i2iDZvOj6cpMix5NPlIt
viunvRmCDCkc/9tY0tzeqFj1cs1f5MBf8+ApwxkXb38GCyn5t2xfujxC2Mn+UcQKzNN4QKLxEEyI
aUOw8tMeXh8NrRMQcJpO7GCb0/Dttl3B8BuTdnEGxZ5ctO9bJkU6soAdOy5B2GrowKHpXNBaJlAL
xJ2ZDl6bigdmUuEJ54AOzMO4p7okIjHtsMBfYuhfg/Vw1MVjmch75dA5VJBVpLF1iees5jFTPNup
SnK3+4u4mVspU9eWdxmS1pz+mgPs0Nn3rI8jUiVKMXgFS2aYsG1XWfu6WeWsr9VqwWio5J59Bbqp
6TCAjkm330sFiyFb6W063CGjPrf+hi6TVgOxThDRqdTQdSQBeZaaD6Quxd8jhSmFG8juctIefgVN
GU6eck9MZ0UYlZ0wqu4v8RRqOvCGvetSlqdgro52rdI+yhDv+NWnt91FgE6V3TQA01MpGKpoU245
WPZe+p6mz6aAeCd6GuFyK9XdLo0PAwPID/DDxabk2j1+pjn6GuSc4sOw6AcqIYSuVvAgRzeeBMvV
8taM9mX78/5Jwi8FWq1Symz5GAsQ4wsgYAzwYCwyYcC7bZFYCsme9+bKHDZIOEsYA/3ar4PlYbbZ
ec3+5j6MU2XeDxIz3IivS3qkMGqLDJkmhijUBmT9tv4R7kXb8HsnW6Um4fThjMhB6lOX0+5mHF+3
8UhNT0Nkh44DRpQdVEkO7KkMHGHl1tjtoo/dMI8eckiidY8BkJbmv9ir/7epOR0kdN4FFQujXpx1
vgUSnyeXPXidpSOpM3YsEdWwjiDOIGc+bVbwLeqz/HFJzq7qs33zFuBgWgr0Pz8En8oGI5YLcDyz
dAMoE0yaszm/XPUwZhPCaV6OH3kyQRh+YfX7WiV+RB7EJ2d4Q6M+8xB/VM/FmsV65Vz2PSkkQ88V
mKvsPz1boqmQCXr6UXbl5dZijvk975WgKIcxC3XG77bcg68QT+So0kOzvnIKUmhgFRrSaZ8hsamD
SkNLOAaL9fyNH80bg0wFqzzHmojIFhk6GRvtNgl9wAqynEF180Hj1tvoRNnu9FpOU1WSSxrmuAHz
TPwq6q9GYvvfZdDOxGRSkU4BHkuLECRpH+z7XkpM4Qywbie/fMqkhakhPmy3XCjDG4UCGTK67VOc
YoxO2OewsWNnDcPTBMJ9oJ8+ohxAbTs/nNSFmBqA7eucqvCW98KZ7xm7tlv6yFS9WBzNAhgqcMNr
BOPNeHhsW9660ZKzk8q57BBYRfgppOwCUS7u+rTxLmMH02jWW2oqqpnlw6v4MGIpcYABbl2qtyzJ
084tDPOv1CfrztrPhPh+8GYh8GOKnnU2qKExukiE1EHg0kNrsnwk8B1Wbr6/S1qtijOcpUqoGrHd
Hrhg0MpkvIpc2cqfrThQe3D6vkHoBM6M4WP4l4diMvuzt76QuyjQW89BkM+jmQ6KlGrvmxBnm0hD
G2PqJWU2wC6ipYQZaotbD1NeZURKU2Rblh+ff+AvfvQpOM5AWayI1s1UbvvHDIGf/70vJ5jKjKbm
qGbeWwfLEDH7CmZ9b+YKpO+Sz1MLRBNWJYJavuQBe8pdQ8NRGDLTj4JOescKhtg6iH66L0TceDsL
cEPhQx/o5rFJeJZIKsC2Rho3Ue/yvdVmwdHNKFFnc5AUbk9PwunlVBhbHDAocGEK/5HU3WMdzbHm
sSCJO29DtYmibeSCsqn5xTq1gi8jPB9/4bMLrBMHxo1Wl7IIb7YGYiAju34Tq7OnOLJ1OxMKgnwX
PMRGMpBVAhVXY6Ew5Rj4AJDHqLuvQLTjO72+ns5tLalwHIDg71cIw1Q2rSLOBXXFaQQdvigdOGa2
ptQykpZIzlzHWfy4hI8kt8e1kEIgvA1NwgDMayRIb92yV69b1PxhmXckAzH7izVs/00qUOPRkAPP
Vsknqr+4gO4IpZ6gsikpYg3PMOycNY2iX0uz6ETptZ7vE58CBqqO7lY2xHNK8dywG1QJkd4wW7hO
mPzczrxO+/shNbiQgZ9b0hNou/Q40hjJmbfwWPphdmBf6j5yFM4K00OK4uCW2ftbzlDpGLTjHMrQ
x5CsAmb6cRFd03zX1j2N+k2okRLDabWfAS5JI0r2Zmjc266bKDDpjq7XCXe0kTvykAe7ftaI6DzX
0oG04j+DI0eoLNrCkWf/z53G8d2QBOcFgfrXEB+VC0cNWS4qCNdw2rr49AEFMUmUbo8eZcAiavWc
PGmRdpDMzdkWSmBERIVYcH3fs3ilEdNVOwBnSzDrQQkVt/Gq7amq3YamkFnsW2lTL8QtTYeM5QsX
hY2QKdDcCUmE88n0NyjnosfjvAp4MwCgvPSEM9/btbf4ko+WNuoMOG5JngwiOb4rppvy3skx+vwK
JYvovuiMLKJxQ0DryOfTK7NpJAYuN4QGuYQe5Em9BhdQkIzTqyMWyyQvV6n+fvSsUIYrZNQH5rDi
6lP4uvC9gCstGIIxrS6KPFZqFZZ2bNni+vgR/dNgeffTJ4nqCQlrFA4WuDtkEyfM3T5sPZPCx5Pe
In145/nKI+T8pa7GeCU2Z775G+iA/JB/66okdyO/9J/XxGKet6B1OuSx/8KKQAptW5IgCNtP30EB
kY9nao7IiRngW058/x3o5W5ItdoIRNbqotOU3rf/EadpM7mwcpUPl6ZFijyG+NxWt2utVn1TuxBX
ina+qB3qZqNQc5toAEbcpqojBa+Cg8b+TxChWAmewfYHiN9c5y6Zx7A9qHbVO1yH7SUnzyzDa8Xh
THUHOciFt+aF99Z8oCXv/a60NgeW4hZXfoMkPPyt9GXyo+pUtJX2agrrNKcO0fX4ciYtFXT6iGk7
SjoL32OCFBgEMO1WF8znmnFMVVwLu7HHK7VCoZoFWc2cS36o2pKLEkgOeXAKCGIuk5M3Zo4gKoc6
ol6URxGEBFhAGLg0h3H4YzHLneizau6LdV/gIKR7suFwuHc30reNWYDF+ENzxyXYJqPk0V1zDiZV
VX2R1gqbX8/WPvfl3csR9jsxnvOrzs+wvsUoULh3m73JzSfalPriDho6zYFbUI+uF8uJNd6UYBeb
VBM+P9LJglruaUdR2qTXWKrA4hRXDYSB9AZCGLs3rfLprkIWCUCWi1Vx700DQygo3OGWEmX2IsOH
sTZueMHNgd05jAlwdNhsiiiCIRn1JmPJoxAi8A2EC5bWPMW5x1T2JcXLzxXzE8xtFK7AwtBVjLwV
JGBvz6xRBkZcjVZMkmRrabjrC4L3bNdcgIlYtwxKV0FL4/5Gs4DKgRUuKMs3g5dsEbIiQsOzFb9H
HFCmRlhDw4JebVH6Ntn9QAjqWqXGlmGtq8rtwV6BnGz3s5nxmX740YPNc9/kVb1+Qn/gYUw1CXSn
E5jnGLGkv2NBkbY5bGO0sz3lbkJwf6f5obFWmT04eaDfWF6BbCCpY2PuD3tUwcmvS8rMZsh6UxDi
Zl8gCmQ/IN75ipUrDJKelCg4oQSpRbtTa1K8XVukNNWD4HYdLtBt4oTvPmVE1+Nd3fd1Qp5FqXB9
6SU5qR6CDqK8CYdZXPDXSncGYz+P1NixdTFufInY5rRO0Hr1kOc9dLy1Q/Q9BAV1ENKd2x/S26n/
R+uuLel3hmGg0QxuFu+EMD/ycH9AFOTvV6l8ZW7xXJ/o8p/k6YqxHcOuFnP9CCm+fTlglrJgPEx2
BBljdEuOwrjxnAC8NtpzKMLzi13eR2W7D818gGReaUhVKZE1nNx/Rm6u/wsz9eKZS6viqGzj6sN3
lTrewRzmcJKvU8ND4J5BoF3FuIj12qoKTJiEkZlGXXwwxMii8tJTnfW0mDoR6uRQUssefkfNtnLa
vkhoiaXKtKW7wMkpHkJffLchMuO/Llds2guedUn9Eff/27VYJ5dL3O5sCNgCQ8clU5HvX+qwiR+6
pm6wge1vTdHK9IeR1bdUawb2IYvuwmbv/vkZllxsvkZs78rdK8Wlw9yvoaRHptoKhHjrg4cpRmMn
1bcNOB8KB6Nxlt/ED0807YuaxIslkkzxJiaYbamXXFMwla02iSiJsowZZABqkRvOfmvPU8K1lEGM
EAc+GaV92xsY63DW5uPvULTpI2UOadMoaEQCOeJiS6z/1R6wPsTYsaDsy9DcRzcYAn+/MtoxF2Ga
qKtaiMBnbD4wa43EQDvAfrZUg7taaZTAY8YCkCFRzeqD1i00cdYyNAeIXp+WLVKwj2HVrrr4d3ux
HGUm+s1Gau+6YtLpgKfWYDAcx4+fOdWNAE7EKtVYzCJObDQYfXWWKZJDptLz/TMj7mmdlitX+KgS
BGdkr75r5rQBS6EUAFDShnNEdRomq5wCiYlcP68xBTR1oiDZuHwEYxqWJFbJJmt429PgpMXozTOx
9LZ5rHUpT8vnJSS6Vt5mLX6WoXVFZa3CJroCsHw0J3GVnvxftfgt6rZM+OOh9KbUJjN2Vs0InTyQ
QKy64N2JDYqigZHYDK1Ee+pMH9yS/G5PPvgM4M+4M4zgr1rbiQ9F2TxS/9N/5aquz+2p0NcYNDqm
7ChvxTPLFj8CNH8+DMGsQ83Fy6PdDl82g1Atk8zbzRAi94TWteDE49tPsJFtgxB2I4QCiLbTKPR6
yz97+hd4QebiKpRTqnBKGWckuM8HDihWEeeeqMhg3ic1E7sOdCU0blVx34YmDpnZw564E30js4DO
V/SwEOIVpaTFBq0deiSmlogS5z5gVokPnLLSmNAfl/e0OhO3dMxgQCMzKWdB92FyAZT0gITeeB6Q
x9BU3hRFKLBgJIcu4wuL8xrczN2u3l7gboYfH3xGWFLYMd6XAI3FM/n7nU+3EQCk9bO0qfVYZNe7
xKdj+q4BPiJgVzLsDeOMBAt/j+GeYpq++XBVMTX0sA4fBK9vW2vc1vG5EBxqUxQ+ohrLeE6YnXOw
/wQY2l+I8K9DcBizvSboRY8ciXkbgKMLIKd0MIRhr/a/6xdDTmjirv+aQp9ZE+zmsKQU0H+jmG++
L20VAk2HbAskN5RuhF5Wg9pfesgUxNZvlvQuejbTHnlzdpRyRMspQsgF+nKmu4omHhBFIf8aLcPI
G8voRIzXhqvkxbs4zqSlxwVtFxmgxNfNP6Dxhjs43rNJBExMkq3tYkBQwC63NjTjdURvmc13XTxl
DdZWEB8UMXYTU12gtDNd6f362ja+YO/4LWEIgUDF5/LTb/OW4f+fT/bUZvkFXiWMdKC/Jyxsai4h
Zt3W+6w9BDUDlkKZGnTQeMBiZWTuP0fojHPFTg+UjgSC4HGXmVruwxpvUnI+jUxexsuqedSkOn0o
mTxQDPWxar7jtGoxSuKutIxLJoYvvmfQDcFxldQSoBXB/7Tma80ALLcd6zD/MLJ29OQjs7v9j2He
ZJhY51pom7HtAvH0hwfXstqr0SGF/Mre0OQB+ZJbu8eCzNbZHTo1W3M3byp3ajYitH7HC3W2/95o
+l2dB6CJrtOujT9VMRn/A3M3J1nWSHb1DvkHPept/7XfcbtPPnhiaD2l8XbKW5CpGvjw9VG6qayo
BFOE2a5cWJ6albZ3WP+924KmUKpVnjzvRbpnSEsF682prMZb3PRn2NWdmuOpSNf3ohw5jTNsVPCs
buUf002kBEi1QGrKe08Sp7AWWl86SBdNIwF9Rip/oAbdsMAmkFJnzOnaiP8Q1os2dT6UvkYeTu+f
bvm7t/HmlD/Gvh8+5Cs/7ySFCc6/rX3zNqtyPpY8FYSLzU9FiryEXsZvcWBkkGniAmfJ/ttbFU/U
0tdIWHnPB/03Bhu2q6UPRtmUHTbRyKDzWkJmHo31IhjQc1us3DH5UOvd0OZfgOS54OC5x3fXLEsk
Rhobwo6h88V7KMxA6MIZapnzTDCLVPFgQIO9YuxXTvijMfk4SWJlqvOb+/Z34ZDVm1YNNzK1w0lJ
NWRlUMqEvkzetABNyO3t365RBBsgo+wIMeeamA/pk14EoHr7GYpgCetpCshMBUb+mJPFFKnxKUi+
KVvNAWDbF/zURFi7eXU7G5lpwknE/Iir4PYO4opz6CoxWh3UH7RHyeEVCQ1gAS+6ZxuTK9Iexryg
TlEveepQmheqQgdfKewh2JVgLE5O9IwmpQm2i2+SWbap6WeJ0hYoy2ud8pkdFeto2FZXwOdnNpJM
Ro6b8OBfaciJD/fp7RA9quNzLWORrGMURC7WX4jxnnUnfHuh7JTptauYq8Md5LtY/LpdNXT/xWw0
StNBtULtqTHNYCnAW1XXOTOe7TPwDzy25v9GW8ZIQRcG0Lrj15PIlpwv8Ptfh4n6jqgu/kLtkt4L
J+Lda/Qyu52usJ21jsX/AfIgxQdI2hkN+X5OAYflLzn1HHgzhA+yPbwazrZQc93mHjU/cjwG9U6d
oH37QbBUY8ER75jLqIm/IzpYwKiHu2XIt+ceMzYbwMzvWVcBCE4EEI2bn2VgVsqfJo4ag9He/LMt
g3SxBdQB2eCSqb1u/pZsU369/yvUbLUK2d/bNiPXd9FpiUSoUWppFGtq7ClTES4IADE/RlXlhzDw
UvlYOXMPxMnJDsgSLcfKk7zX353R+9l8FURIYmbnxllYHAfSUlOjZQGdeio6sUtiEKD6u5+wPdhe
GIpwW9/qFNO/HLkcOSm+znt4uEnjyNsD5X7fuHPro1C7k8QT+nvVjJvazgqNN+Syb0mXzAF+JMt6
8hSo+ptlGfbkCsSfhw1uUmcTAnQrTN7N2w2QJgtZjO7P+YC8XY6c5o4r53xEhUGTXkHJKVD2pLr5
6mS+rxxnivWJxiN7qyl/vYAmBSq3cs+9ywynrchAq3UIzSU324YfL2yE+VFOEG38A1JO7yCGhuWI
dagqEEJ1PX6cgqUVbUBACnogIck2kHJxr6c0G99R6tthHVli53KfF1IRExTEEnn4LtXGrMJa/g6t
7l74CzLLmrfszxlyBKGkAi3KzBDnCHg5Ux+hYEOSdymUw5FAzpXD7ERoShDtW6N529/3WUU4JPM0
fXF4zlUaFgx3v3o+kT4u7r9H8Xehe6N9DxXFFOgJrSDfJJdNeMUl/YsoEWdERZEV8DQfuccArCqA
x7yTVU4LeBfkEQsY0W0JNPKr/bopNGd6IjeJqJonSfINgYF1edkhpdRiuuAw/ekyD+KJcHBGc8qH
4QI+LwMSHr/spkjNP0oTWPM7aWvHZyM6hAdhnmoOVHkaxO6J0Xqovk8ZkD/PTNVNtNQCPdnEf2r4
wDI0zYWKyvEOaBiFl52qMN0duQzDTJdjjbLlDqCvaZ7dsgjL/3O7ptrgYsDjt1J4IXCMXFYr85Z+
96NC691cHXeoyrPMsn16fSevpe2FpFem7jDHGyD1//He3G+3WEQiZxVfkRNdm+WHGYL+aUkUajnr
7y9VySMYv2JOMaH1FGbZt7BreUYDD0X8KcmGVLsPltavlMHDBzBZwzLhtlVDNySyhCzaf+x8FwgF
zijfmy8SsT0K6hua042obBE3ZXd9zlLkX3nAkW78nmVRCwOyK1bt5szTri/vIb9JhJWYeP/tiCqp
HMLPM+3eqEjU6OWPv4Qfij8ieMpDsLTAHCJ2hhxJWh3s188UB8nKgij19ZC+msMsmqjINitxEz6F
DOXec2KLYFgKqoiTHRCIkqtpIweP0wEEyk23nknluwUOb1cOnuhQDzldveZEAatc7PlZo6/ShwaO
zhsEscWswEd5WSu/Qjzv8AS7FhRdQRgp9RYqIY+e9ALfYlCPvJk/Fx588fUXscL7Kz174Ep4DaU9
r8FHKRNpyorPsHmCUZvhAwB+vNCt3o3vaeuINg8g/2jNaLE5HPJUsFW0Ey3ojxlWnDlwc/WtLuxt
b+GZgazqICVRafFgZVNnAdNayBs0QGeP33SgYLt/zPeCvBDY9sFyhx1RhWDryb+kk2nlhtXX4bOj
WgGP87OspAPv2cahZu8+6sz1ZiQ1N2pfu1kwLfKZo5wICOk+V3o2MG/TerIaDIRJNnHRZ4a/Bl/F
AcGVsHwVa80/RM4Ptmo6qJArwYekekonhKvWcT6XHGBfVTMizsqY3xcubS2firlshJO33XrowH0W
Pw6XKYwClzD7fv7z7/b09N3LqAFpcrAghaoSWDr7DsWMVr1EalzxEGiNVLb23Pnr+42pn/pcKXnw
s1wAgcdQNqs0jjvhOKSHKkeUplVH1b3N101n+rH7Tbm4P43gJLTdPAlx+bNcFrRVKkUkSfOVyM48
zymXdSuCA3d7hipHeYFEmCBsQNRBl5twmbCcWYc/Fp0jaXka/bwYrtLeQTL67obNPdC4L3LVeLMB
GpvMy3/42hE3QzMuUPAaS4lVPbRLOzyGwCZCwO5XB3MfALQssEZelid0WNktZD74B4WdR5WmR3T+
byyGrQS2ZcPVvXL+vtxe89aePzHlZT0EEZeYhtFmGO6yuUCwWRP+Zhzqo+h+3Lp4HqfZODIGoL+c
sWaOeenLWYMwI6mAfBTsoyvsO0zVOMz5n448+aA7My0Zmt4NM2+FUGmEz1r0ax5p73gxJpfioz8E
zLECj+JTGW3cz5J8iJKD+415XjGNZdOsyk/zxuKKXb4uhEeqhgSKFO6f7DXMrOXuxJD+HKtCP1zj
nlC74n77J29YtLS3GUweKGc+9xtfP0bIqhwsWqyrgtm9pBHbGZQ6iHqhD6YgG+ngUWqkCI1WC+lQ
yr2ftxYp5OZSUdN/B+ztSTPF4g+dVMq3twDxw6azBzin47rIfaUKTIV9JTCfnfTiEtyrt1X3xbj5
UBFkv6+qx452Xb8OZjynb4AT7lK0856Sif31b6rml8QR3jdzVBcYdJB64aub2cvN9tsfaoV1+6ni
mmEdJHERwDWtgO5AezeLKu3jrm7Rd9VJJl5RrjoB/2vRpSvmj9qx8RBWHTr0o1DYpjHUOS+nSNNq
fgZ4q3HKPxquDMyOjSZWATzv7/JBLrELsXzHYFW8asE0A1AXzn8ygbFsndi502V52x5RbAEZLBo2
b+UniIyX5xT5HJFTtwQXZzPcfvbKqZnSEPkTx4OW2b8Oy3al2NrMOpx/oSxr4DPsKEM1KQyj8cUL
ke4USB/ZW92lEFtJ2BHJg/AGHGlhMRZtHVJms867w4BjDvy5lCDCuSAtBz+vWpNx1qjCDldm4jTD
zbiAlQD4pcaoRj5R6lhLXa6ugHcyWygqZW4dXuNsZGjQTD6yB6+1V9tgvd/PZ4+et9XAnJRcbesB
L6GyT8w9Q2RX/q1IOVaJUVx//GYCzv4kIpV6Xb23Hs1Zy1UwHg5YaxHDhwWFiAfUR1eZ2CraqQHr
ygCFRj+KGYQvLC9gUTQeuNy7k6ZkhPwnhHCYpCe8r1kx9bpQaFTw249d3jNyT3dMuAJpvfyfHjH8
jUYKsb4syT5M7KUyKSU/nUw+nEbTG/mqKNCIk22soz2Agx82CAzj0gyYc6dkdRsBc/uTf8E76Nef
PuwzBzqzncRljUeqg+y1MeooVkF6DPHVzjO/jUXGv4qU/sCfOtimLi+a4gXKXwQwBpfLOWLVsNI5
AIbpKkAli5sNymWfA9jE1msesb+V/mJXRg41Uyt90PKCTVyxklCST6AJK9L3dMKpWONhcGTNsSAS
ECbUSA6su0XMC4zP1tEXtGbZH1cHtNVsxZdzdeiLipMngl32O4VCdNTKJtubr2OBf8IkZcV79DWJ
giJ9JluD2I8upKxzSjNwclXorxi9djmT1rVYu2Z5iE1yC9C1qq/jbMZIz/pU1nSMH0CE0UcmH/YP
kw8rhRbOt37ujugGdnvuR8fx86ZVaBTEC7aCjNwYqtvaoMwF6uaYgLSbndnddNemJC+AWmfaRGJj
rNj9xo2dhVfm4OKVQ/zBwZFwnh34cPYAkf9A54wBpwZ3Kk7fh5qZoqyA1L1CMKJs1NFDVMPc17dm
WLH3UevH4zSV2OxwSyH/kK+eAfAdmNg6oZpVz49WiQDwYQJ90bQX72F12x5yKIyW8aGO5e92vpFw
LQuf92MNJvHkq+LHP31JQySd9hjHmIK62hDvaPU177qp4opo92AMUfLZjU8aLPCWjilUnelBZ3ee
EhYxpBDrqk30uhZMkhO5tUp0sFO8W1JGHtWneNTNeka2RLd3z8EI7QxDSdzfB0uDfdnXrCxRgUfs
Y2Ixh6qMTFUR/WMzd4VkIAEbNs+lb+XCFwddp+D5vqOjVPW0FSMCqE/k123cNF9HEw+yniSBUfmO
uDARtsTQGKLUNmRY2VMSUb01ANFO9cJoFKdD4KPaP4NY89fBvmq8mpoMCea/VX3AKYmC3aQwPoKn
pBCp+rWQAFD4Gj8jAcu+2oeqaIZ8PFelKjZ4xSrZn7VeDfIyKrCpuYuqLGfyfmeDpQfH+7jyPdCR
ntHs+Hu1OqrfZc3nhFJeD7qHsu7rrNh+IcTIvPJPjB92nnC9Of8bxof4XtB64csuowktEEl0XcH0
PWaDdtloH/1ctIKRkSc1SNPPKKf+EK/OrcEYLzoTlezAEOT6J9jq4cyVL0OVqo2y2dmeWODw3c1S
g9gxFpZ2BDlsPIOOXK82Jdhiy5hf2VL/Mam/X4bhFpRiy09k7pq8RP4l7ruxEKDYrL1eQ4NYRKfG
/qVgHFsW7QTqD5yH0zNR9gkkD84ojl8HfGj4iLlx/GW1td94vGjwy6yW/St7QVG1SjtN7M32K3aH
S+vtqVclXo4X1MztNDN+JtdmeIrT06GHGJ8k9FfMukCOVzJRxraPNBHkEOUE7ZP0mTaaF0LdP82x
dTglEPg9KTcq73Agh7NrxBqKqxtHsntTuqbzT5pcyQRVlnutoE6q8p4pRKCIG6qg2g++w5tSDjGQ
UNyJkZgB16rKNq3pF/a2YP5fZC8ycS+HrdiDHNZhexfOeu3UbWVjahs9roTVK9YEuTC771S3bcLM
RV4VrKms7GcX90acQaL8tns1GcA8WK4DQUMdmMwdCrkQSirCzIY06epQ4ywc45hw2Kh1AcPE+UHo
j5ABUKJPDWj+9IDPdv5+q+toUhnOF3crNBmt42J8lTEF/yOJBNe1Bp5KTL1r5TdRwmfbwemJoyNO
981DMzagUp8G6SuXXUtKL615r/Uf2XBTbny5G23ajaqN+9xVdsZlzMhmlvkAytBAM+X75SfWKsE8
lQ8LTgZeQGOsntOfdnQDZDGg6TWEo5eLIgSTuurAaIjNbKpHjkc2VwYAzJ5HRk7FXM/ROPIcmx93
F6utcXX8JqfRpjXDB8NGSjwrVD17tIgxkoA7Z7B1mWAre7GXZusFWNSyRsCyf2mHnlq9BnoIo5vw
ZRG8a3r/5AQRX5hzRQbd2VfyO0WuhmxItNB4bbdbTbP3n50MbdvT+SibYQ/kDSzMzsVpJ8ty9VaZ
Taj0+ecoI839Ms22qRepHCmzDrtNgUw69ejTnf73WuulCs4m573bTUvNWfllZxyuQq3h2r2J3dua
s3MVadNksvti8vUA2sc2E6tov4j+9sDTYxlZ4cXuV3HKWWcHjlSjxTt0f8F80umM1sHObsW8yWop
5JXfLecNWj9FDe/kF9yler+5EJ3T8gIy+yHeceyuY0Z/Uel0vh8fEFC+WZ0Vyuo28pQIIy1lQp38
7VKR5sXkcg2VuPYQWEk39s53qVXffl1Vx/sRYH6IURNRo4us0IX5fphytRikkqWgG4oF/lzhJPDC
PtMAiCPjV9HpwvLbVKKykFslkt9+Y/aG6ozP3purnBZZEEwesDRjEVHBN5evuYzqCoXYrJzydcuN
185mfPsecN3sSKVr6iqm2KyfSjWzQGXa2zoKVBl7cdbFpnVlA52VTMPtJjgF1DDLOAiDH9mvDbBz
eQUi8AmUkSqsfRDlspGHo2x0N20EBqv1L2lYYaxTR9G4X8nrTaiVMNByNoHnohSeJHUDdZFHBN0M
BqPkvVlGWjW0+pY/3hHnJz4/AC4LhIj/0ZziqwT4aLOkH8U5sJ1iBBNje2FoQqZVEvPJIVfMsM+I
rKCwaM1t9kKUdvgOrr2XMbu/APVGYwzubNcQlxkfNTvgblq/Kn3px/x1e5HZn7pJA/EFIdILi1dO
ltwczKYYyjgALpWiQXKlF+BDubY1wyIINCaOTSPA0nWKRV6y8WosMG3aGGU6dI5YqrEWxVUo3RBu
lRvTtnWCtKJ9/QJDacJAHcArMpF+dcAbfP52E29NV1fW9JS7lQO9T1KQuGvdqH6Ea1KFDeMvMheo
VtTFYF/tTkI2JV2Wrac5gtFya9+6kSupcJF8KDbRT6vbk8eVgsJsq+hupaAtC1hK0yCcVIfcLh/5
VRphF8K4zVmzMNgL29Jtcp7s/HjsK+HBYXSZaWOWUFo/71uKuKH73GyDZIqhcbSSUbDgIKVaezX3
+fTeVqxUvZXsOgWa2nxAe79nX++ga0H98Wxw9MtfKLFcXHv6YYQPRI4Pw1OZhUM7A2PHkHr+Flcz
/wK0tYc+APFx2EufhG45/JFjtv5zmuBIssfu9Pwae65yPqtKet0yq7kI/e3VZvDkK1+ma16QcI+F
7eaMSJwQZJpw/0qaw+xK1a9YaOkUbG+rvk6gm4ZV2XGugC4zHLI6yh3foPB/XkPMmycvVduZUGHL
xcx9ekFKay+FCmxRjagEMoM4sUNHm6YHHgy3LerWQZ3uO4FtlynC5OkzYvV7GxNr1TDZjcaEmFfy
PI51dVp6YqwVgz3ZKP8nPCJvAnyD8SaWjou7ivxCDoBxqdsyOGld8vT1Q+0uBZW5H5GTkX8LlLth
QAVvugTPZKiiBmCZHQwwv4zbNQIE/5EOOBb7i6oWZgkeo2ReoOrqu+npvEtFD+WH+bvrFtpSYs7u
tENaG2C95lLV8jQPsA5AqvEfVOKKrKmK7E80Zmp2AfmqhPYR0cqDagCL5V4m/VrbVf0EuEoRxGkh
n9LqtuKucHMkJZ+mINW8MGDL9Nmz4wwdP8lbdr20lOActMULEI9Gu5vk9c5gn/ZoYxs4kVhIFdPC
00PESpAsea8bDVY2HibOrs79ufFwpJxuMWyRMS78FXZ+uoWULRSJlnXv3DhPpKB6FKzP8+m2clf3
ngEeioybiG2mWhQAXevMUqZvH6se5d2YbqQiFV7XzIybXlXSiUw0N1XvdrZ8K7uvGRaKDn1qWJwU
+wjXBbRTazbUCxsZ8uKn1w/SMkvUbQ18PKzCAj4+nSe2TJbiJuzG5dVjZCo0DaacU9JhZ/Okg+Kw
XNdVZDkOgSM/T2agifVwIAqARTavjTEqegznUdfCGfnLVZhLyflddjWiRSngqjVt2X9g3s09dQIq
wdNii8qMxiI/7we9GTxt2wdSoVjK4slioJPgNNDYXpn53QOOVq+eU2DncoQYnOIgaWleNE/ZWWN8
cyrJ/pI0L/J9B50kHbHN3VrSWEaEd0M6p9CwpOCuyQHq+VTbxH99R+TnZcZutur58UlqJUmds9vf
wX5owKBGvriiHabxmZ6STqYxPERIO42POY7/xloU1Xt0uPrinU7ALoNqybvUZFMkNDldvLYk+r9H
YrNss8AgNhkafovNSZUOk9A+zUW4CG31j9b22/i6tUhze1m7d16z643Bw5sOCFFIXjefdFiKq5g4
Z0ShiyKk61Gp8V+UQQzsFKGCd/gVHi/Qx7DCNwNu8QEhE+VkaklsRn17J0iDFRlu08tqrLye64pT
HS/WSpo4Jor2KiV8umVfVA7Uv3+2vboYJYMYWJuO2Dphzx6aKsDH22vpwY5i9FZvpvJU3ikL4rYr
1dX7BLyQ0lejeBTJIC6reUjd4bo6fIgLmeq9+EmBWXK6y1s4QIfdjORs4hdAU7AuiltA5QhOkBrM
Jt9y7vp0EpLj76pfpO0jpQE3PGf0yN/CYFBYOdl+ZzDGXEJloqeT+xFXxsW8X5ZS/EhqpVsp+iYX
esxrgH9bZGtgXitLhJG5HJp4LuojjEyUobvjnwBoeSC4vXJWxUiMb+k0bsyHJb6VNWHekdEqibmn
wiraGNNJHAt1dmCTbFb/x4jtUMdfiBRJLYGknbjTL0zMK8OzYP7GtXCvxGjoe8sfbHfY9rtJS2Pq
2pQT3XertOQ43ANIDADlzbvT/jwitPlTH1uK6m+xdtyb6ki8MtjPnfVQ9VVpTxJJVSb0TGe2MqqW
TxfyRIdwVvOYPn1AjIjG1IJghuhLh0FW7vt7K9XxcnNEuCA3LkSaxE6AkF3Q/dc+AX8go9uYTKFF
fnlOKsYOh5v3uLd5lOqWOBgIgFLI4eUGdrkUJiCMzfavh2t4ZsadqnhVYYaBR4jR5/leaM1jZ+6R
6ZNMf42+SbAckJhrjFymKAxtCK5tAuhKLp16/mkV8UM3T7PmPnfeH0sMTO/wcPWs8zR6AUZ3zL4D
OWNQxrMfLfNiRs7RNcQr0pQombfS2fXnyBQ0mlWSgutHoJerOHVMTq0Sk5xVSK/fMllQLHfEilFp
X/NJPnWLSNjm9t5CWSc4/0GF3oONaYEbVCvJj3VFdc1H9VX5Inyju9fvC/vboXjecxAAecFm4YX6
NYc0/U3IpE7+Q6+iD62jVaCjhLrcK1IH5TbrNOvzaSpYLVcSYvNh+dmOtez6DyXuybpv27Cc+FOn
siwEJdp5tE5wKiFakWBKRiHuMtR8sehX/uhK26frCLtMCc3aGuMMCfFW/rIF2N2ZBA08yfpW08Wu
wzzzOqL2AtHwEiVwJ1pNY2Q+b6gGH7cS2BtOz8QhWIJP7jyuuwyO/tP+6UoBVCuBpUZp9EykEkXi
IO8eCJy3bnv4sapZJfU+LqUwRt+/w1PM8ntzNAcE+LxLFA20CUqWOcX+7onKWG3Da+kZYRrXaVGJ
pzuLu2Q5uFG/xanxUg3US5CgitahyVIZGSM5T9OaueDiQo4OnS/nwkeNGmbWw5ODoO70nO4If8PE
rbDQeNxK9iWW49g8++ixkOYhrNMViKMpFzH5Qi87S20uQfI1O0jG65WXP1ZTAbSd5GQnb52yjNry
BW64Lu3ra0J6qqO2CFWn6fnpR8Gy0SxH/vYtX7/06YBgg40Vsba5SyXHcf+F/PeHHoH+/63xYAIB
k89jKTp9ftzzTY8qwMnVwA9DyQo6Dw7D49hIYj8il7yrCTxh7BezCnRBijn8JL5vJsQwdL+B7RTS
ikHWror7Gq54ywvNlru9ZsKfAFYwA7GnvSgVIOT/dMhVje6egaWKVJsFL3OjR8AA4JMCTEtsQj3x
Afx4ZYi68oZQTP/qPliqAmmoocTPK+sizzT9BfGzZxyC7+uujP3nFSZ/fV4qgtGkV479XLUZsSuE
vMzcpXfqgdl3pvc2rcNxGERK3u7hbON7mN92IpVCeD56/6MaTZkH6jICsqbHMYl6Rj5Zy37IIGGW
1AkmxP6ln1+D4yiTCAlf02ME889+r4jkJlw7XSfq4IBG1WVbXdxfYbHpOqVbi+XMDqqrAmWh/r9t
VCrxpym8dNikG3Pb3GTuKCdpbGP+MPAzYHcxiXRkIwe6kl0Wd+meYim9kW35lIp0eHqCGx51pmW4
hQSoM3+iJEjmMv0HKBM8oN8FDw1qPr6MR71TK6WolZcf3FacxH+AJmqycdaF7AKk0bBBCYhJVs8d
NkNpsj8pvud8g+wNy0hKSRQdARekGxrMHZfNl2PjQ/brzeUDIzrFdCo8P39XJ1QZRdMxEO/A/hd3
oiouI69jlZi2Gd3AJ71fdrltI9GBew5u3OsCn+BNjwBdTTIDsvv/qrXhqefmK2lbc4Esvk/yoqA6
YhlWEhC4xxI1oS2kIN3FZO1GKtGNwHzn9gZnEBihFwDxMN2dxJiVBAFq/AziD69RXEX7knCwULjJ
V+NTHtHzyihvjU6AywyFo8GR7WmcDKzp0k5zqPQj0fU74ozvWVp+zKP9uq8dRyA8ixF2vBmvqWo1
Mboa8n+AqG3qLzBVADkW5+xxxbpI5ts5TWXgAtkeysw9bPjG1Y0HRmwR6U/T2LAzOsQph1ceD5MI
rW0R/k0WThwp/cVA6qJJIaNWyl4GPOroUxNRSZKpBk3XJmZ1I3lRudP/x/2EbP6UZmobrFWtxDBe
eT9RkXdTElzT0+Q+D7n/FFuv/lPhKlPA0cZkkPVZ2F2RhZEBQm/3JIBFCZm5X5XEO/MeVzwqtUc4
LekxLp9flkajUZb2u9rjTkoIzQ9e8/iifuTDsfBydKVJmeO2tUxPtDGjA0iuDWXe1NwHuwQqwlWG
Jby1QAzZhk1jalvGLvcJaC5PSW8cMihZKVwCkCJ1KuzkVQr4oMWlMz5kYql5vW7hixnbfFLV1Ian
z7o5cvv02mDNMfek+NRK9mb1jA4LzPJEfSGvt7oOGJpBG0LSyZ/IM8tVLe7+DsRzURVzESGiGLp4
WChSNGBtnE3Y353eAFjWaIV6db7pf1l34DY45f1bskWNNtsPv5TmB/0FMjsHOtKueLVxZbzI8Een
eFl7IRfk6ZPQjKoSoZ98eP07E5RG9YKpjJ4NFuGK415rgHiUCSOrMVajfDs7DH1IZwpzLsXIvpZ4
xo0qyX4gfroNB+7SKkCqET5s9aS08HmvUczvvZlYOuGoLj/FBQMlwKRi0prVYtlMBGN8eSVSEaa9
w29ancsjzy5dQkQ4c1rcUU5naUCMKt+XTenwjLER+0Y6/KcmQIi4nZL2yfWTyh2w88tYy1OUI/3Q
F+k6S0plLWBmQE+hMOzd5/QXCYBbsFBZ5eF4i+fOUKRJme9nIOIqSkIfip9QHWjZnHqCQXWqIhvo
D80NGsfGiI0ahvhaBEngbAix+inKO1owFa0plXbVWE0QemPI4f4KPFq4AZG6Fe2zijTwS0OhVElS
ZBU2fIlSF7N1Jk+RCOMxBZR6l5RldumooaV3ym0jzVIDygQiofNC4y7PtIeJMNnpq5WE+Ik7yMku
V2c7A1Bc2oqurco0jKPDa5tJ2+5b0mSfN5k9rHn4E1P7RjiKdjOXQPaCzIM+WBXFTxBqpzSwdOp5
WSnUacGwZP9mE1SbIs/CxitT3uUOCT/Tfs7HSDHN3ujI/nMoS2BuoXAwB+Csl+ArnOTdOD8IDied
hrbRfmOFjl0IE2RESnjhWx6jZAleg/1I+TcO/GklrdIWJv9DwxU+xTu3av6GBnxrywdpVU0DRqEV
2wf9DFI5sjm5KK0IuRPXdXWcaVDOwIl2wz/HWgOnLlKfNgx9DYdZo0WtQdueyFHvuVwBl9aXIRMJ
aocvijH9fAi8BGLF68Hh05cpTsPpr63m/HW0cJIiu0Sh8jJpr4sYL5AnA61rjRMJfZ+DAGgbf9ci
zmcyamkUdFOUBditnrv2pA6vAR1e297hK5aYgoMIOZcY9hZ6uZKMrYZvotJRAxx8K8arGnYLFIIr
dCHDA4XSS6YWewX5eL8xSUeKDjdUIr5o62reX/aFJEaWyyMY0pUcYPeHaFGSfInjIr45vA4Ri7eT
DPmZ+42yjUSuqVFwJ/3vSR5p4SiFXJPuGjsVIFiGC+sVZI8I2O2R0SUI7/MoI8tmfCpHMxVleCc4
6hDTfyLqeipBr4OO+SBfbuIs+S27bKYFbb6S8DL2tKgLvtZ8xc+ahKudSloFsgEBXKKH7OcDjl5h
szlge3NuI5ei6EX62zqJhXTWMZuOU/yZA5/Vqy5j2cleHZ0lSzaNwTLUFJf/9W8PIQGhPojmcpxN
4ESFpiAJU/qssvWfh4EmMfOwPSIANXxUVe6Mh7BD8J6dXq8EE/Wu3qWFnGuUWAJ4jS+BFSbPms9L
C7YpZxlwjkBepQnqUDjpzrhbj7o555Hp37vvneSG6far6kjmPIbZMAclfrZ1JG42Ouq1I93Mvg2S
KMdfQp/Nhd/ybThMaiaiU2LBks8NOPu2IiZ+kn3hLCVLwGZKtV4ZaGxP7x7kjpMrnGNTouHSvkaI
eMm7gMGJKG+KqpQxdGOX9R2/u3VY0u+Mq9DIFSi+B2kWtFyQ6EPiO30LjGkyqtAGZt3r4ZF7uJ9S
gjNUfrXvZz48h2vHO6QrkJXA7G2QizL8hgUGkRbJuuSRUqhWq09hWCOo7+acf0Kn4sMwF1UkN7vj
6sYS3reOABct1BnizOxfec3kt08Wu0gTJb+Grx6BXQfTHwQgvg5d/LxX1COtCaKsaX6HQirUt7UR
/4CPKmkMgGXr8aCZvTS+5ZdrT3TV+BL+2xrhzX+kBUuPwHzqOJ5M3DrwqLwMDUaIFybMycX1kOOG
lLKtn2CoLu0MTIDyYlukZ+VVfDHifQuUKOXe9sUADTAWBWLkNc0vc+1MH2IyIBudiwcgI2R+gFlK
aseVt0kfdtr+gt+OW9ANeBLxSjNYbAznY1nmhliwN7QN5a6xuZd0UVpf6lJscWrWthlsMdSZ5VAR
qAP9Iw5TscI9FWNE9f4xvKFL9AUXchjGytePvB6LOcSiyoq+PeKda9yBJccFjEcvsQtgrvgU9l4d
HqO3pSOgBdkqw9BD75VVcDPKaExI0MFjxuqnxo1zzR4sE5RB6fR7AATWki/3m3ETaJiDHcxigRnH
W1EK1MwbAsA2zpu7dXFODclYgJOeH/0ilS+i/TQMGxa0QgMbJ4ZR6aWYrWTBQJ0W9FWAHIfxZXYP
yPqKUupaC+YEXGhEjzVBP/mdxa9mPocjj7iuwdPMXGH7K5VNCC5cky9bOMZurxzk5L9HHGqHSLtc
V/HGCer0z2W4FK5U9yHFSUNQlnf03o9OOYDx/HhuntrWkqw66htFj4IJG7bMw07L1rLpT7vijn6N
1a0RuDzsMqfOBMIRG1XJMApKDfVO9bzL4x5dxIMEjXHX9795WRNHKwQ1Z54sSp5HGpPllpzBMXgp
y/9xK40Sxd8hSVFvOZvWpTF50Q2rriMiakT5j0kzs8D6AJXYduSXG/41xD7sj1JtLXulnD2EeVhW
Xr7mMgz9+GqExpFFmUOwd3Sj65syShuG/eqzlryeILepiQczRK16kLAznxSrdVKbIoWPUeNIZ54R
AxxkJBe5HizQ74LbaYl3t/1Wb+L6i4TCDjxWsJPfZ0aIlj6JwBIUlTwzznN1pWIjDDRER7oY/p9a
9YfLvLiRKZvlNEYpgz/+Zc8X62mYYDI9Ao5Ne5U3JdXschlq3JB4anMUO6W5HPsyxoFD+sUfRqph
Y985w1P7Mvf34YHISW/4sq4KVhK0ekIhDNwqn+ZGb7l3wH9nwrCal7GS5UL4wQWq17w4tnUxpLaw
EzC6GL7f5y7eWQu8qsKeSRc5/o2iHoUwsuHCiZlK0eB/xQHofywbbfvFDbugKmniIlsGOmIM7AYU
eazeb6tmfdHJZfgjRUkMadru3lqvFozDh+j19590hhb3DFoN8mLnA+V/Vf8VReenub2SUBTgVr9x
ZFJCaUZ3Gm/PmeEGXk/XqM21P0Y8FLWWq3MSJtmI7edJ35Ld8tMXcmLWLtpQyYbIpv6Ejg+v8iOn
8iFi4LeMSmrglOyJa6ycsP9NAo++X9J6K79Sr/n/IhAbZxMWUqnENL/3RV1qv56x+lQcvfCX7cXg
PetclIftq9pXl55ca/ukY9t47l2RNQEVsbVeVkcbUo4R+TbfGWC8LT8NfHNW1+OX2AI0CvMezNED
RUpQTso74kg9/ZSzgIIhLWwmkDVnLnxr3s4NjLcrGb3EgdqzlRWUn1BFkkDFbtAxvMwK/mxtWtWv
GwBaI1JO/u+J3Fu+w9pRuE8+2XwFO/WW1Vit1Te+8s9FtdmZwud1D/7wZs5QmXgbxhlhJ630Iui/
q0iTvkFBhsKOaVsoGrZvj4OREfXFz2VzDdziZ/SLX04/HVNmtt+TPjITmECYCWkZvsLwUGl5Za9E
xxOURMPvsWEDOYUKshqc9CR8oytUcIz+y0xQBI5Rw6Bj49ytmbIKn0M5rZOvCJ+uY2T3Veh8ws48
0A/3E8lRSLNM9Dez0WjgIRX18YzgCQpST2KO+taUq7nUzkHPZlK7OBD7riYPdM88a7z8QyyYjjvq
PoVLvP4k+9OQDWCP993UQe6rbsKdijO5VXsHvZ8ByArm9ouHHnm32JQgCWdn9CLmHDFp6Q+8C+SP
f9DMF6fmcuDoMO013hd3lN0j/Qgd0RI7vozZP9Vgh5Fasbn+dQ9DNjyxxdE4c0CY/B/hPGLgq2eo
LceYUILAlTZmiSp5pWoHjIMU7q6lOgA+3sEugs/v3gJlSEp8xLvYhzUxWxfocDNZCReOBojugNzs
YUeoWChAfsD/ashy7Vsq5zzuLUxQ7X7qtRkko7WWprQLTqQZo032HmBWoMt0FIeoXXrZuatnS2aS
3ZbgTEpEthu5o1RxawdT9uQolCDmnKRqT7V1bQIgk29Qa2E5MG5Gk6wCwar3rBwBLWtIRojH0f6i
f0BXggOokcwMBOgu1kSgjK6qi5qW9fglJp4fkQnsBUkMyCWlCLcHm8JvDpat8OtQedkHECEjj97Q
AEjDWtQpjHF0UVtSdq57ftHNZdh/+dkMWcDpECqCULVhCKbUUYHpmvML/kK97mvEb9jsDD27cb+a
jFKg8FpQC8ruUUjRqZrBvlkdvgToPI/TjUtTYyOZteahTbl3aSKgy2GEYHbrVcYC/9OltR1u/uiR
OQ0LLjYa3N/ika/yduyidYa6Q2vgv0iZLSey3sm/fqkJsoA0xB0HD9w7kz4JtExquIJk/Mk4Y5Ax
XcKKDDss/qXMCSGj7bb0244EOJ4XcEMxJslHjPgLL7+IcIYLWTFT8W3UMmMl7owyyILJWRJFPavR
QHLXFc2jXDU448xCgnY0hXMXEKKZt4iMARO/H7GXfEjcsAPrLNCbr9PI2CQP60NxuwGsotHq2FIg
ovJ1rgYzVHnE179Lfo5A/0JpBcjr3nXw0JY5Pmg7DjGIWLDPpcVaKx7jMW2UKHpWg9Hb4pOGrryP
jJiC+bi00UohjOwTw8TIcmbzhghbS5/F5IA2X2VVb1cZJrq4Y5MrPLxk6udFLwg7sgvmUMRbbQMJ
oXglDMPrOFONyevygK1w9MIK6UG8Pu7X1MapVIi6mIOObdddG8WDy3AfB8WMn5hOGGQvAco1M2s8
rJqwkVk4745sycMJY2Ly5ZxxnpLLE+ab4smTnJ/GPuJ1aYYsz0TgsdNDKmAF0PSPnXVE0pE9oW98
wwjHC1Qa+YeRd0ddshaNZbZse2Ex+4ys/IH1uwyPPr2MlFniF/zj/8PibHOcfB6gVtUZXjZeLiM9
E0KGJRJq0o/0K434cLWCPqcFYaJjdkNTQwmiQbQdalgovWGMkq/voxHnn1AHVmsJTaSNZe7uJHC7
XgfrKGVoylBMNoQTJ1+en8p1IQsx22+ZEQzvG59c+SxIA/McNzH8FxB3a0D6mYiiHt7a9wm75Rm0
NBQ1uyHkFFExHI0cMMui4Dc4TIT/QCYdyExJ3j/F50VBnpasBOZGT1Nu4wsq8VmF/DqC3XzxPmGX
YUX/eRTq4TTjs8rsqNy7zOhgHSfmBPjZEymkW0tblPNsdbnFoyJrF1cDQumRhdORA/ytAO7rAXpx
6jgW2SUeOBunGd14yOTi6ZJ+lpk+eTqtmUEQO7Q49fFe0Dc933s6e5aAeBetR5e156fZ3po4IF3T
m8fO/fiUUsxZRQsbvts9oMGqgoh0xWPykBpeF4C0Z0HetLsN5PTo02L1suvZWaO+xov7aZmYziEE
YwLsJjLr5lmSGBGYtTBIL6ba8ODbduvwKhJ4GlyiZlmmEqrguvrKZMbWvGlkU1SrGQT+a3P92WHE
gGKjHoI6I9MlC2dHmgEhfsvyJ0iiM604w/iZ+pkSM22qBtZFrD1HfCJscL/yfMgGit71ExmsEaFn
3PTHloMtRkgCL6aQejEeaY8R/fkLt0CTsxlM7giWSuX+J7MAGyWaltl0c9u3pgqgY8OfpY+5n5DA
H2Vlg4FRdvDbaOg5wE8eCW9frIBea8/zrwVQnCRIHv6ZYESF4MVgVpkdqaWU+tHMm0w2IfyLIJar
iGoIxDn92QAlS+pfrxdE7XFnV728wO1BP20LHhKCz669t/9Iix/HELM/F5f4jj3OLtOBz5YNHkVe
omE27ai4zI2lTYcqsvGzd+JTB8GJGwbvTKBslOZcsbYvcwzzRYFeeKkSF50rRXA9VL2vvBmljFEh
F+OZo1Pimsqr4Tah6222zbNQPosFUrAMqZMVUDkg1gnWhHVHRs3l2u0Ry4ujucZ3W9LrRMxIs8oM
7almMUg6lYziSVwEPolatvci8k/Tn4W2aL+eaIZ7HwqiXmZJqw9LzZzahy2+kD9oUqPAUXjCdZZe
IV6MD1lAfAbcqrOhdNhcrykQrnj8a6Og+5I6cZuaOR8Mu5kftVyVgcS9QaA3EmjXzUxa/1YCnk2f
trefQwg0GdpswVeiaOuxuVTp2XAtUc+jQm0SrJptIw6XpN0ZvgAmo6sOCxDki/Xg4ZDK17RmvnDU
wKJH0MaGGuYtmQSP/zjpgUjh8uTeij5F/0iZltggi98y25bM2DOtVj9d1wF+ZEUwWxzveB1Ixyq5
inYKRh3O1xyNBUyjULwh9mOYvKkr7XqnvpIex+EDPGPuW1OPseBLUe+isLRYPecmPj2alqXCWq8b
E3ihMycl0t19IQr4PpAPd30wnaDFEgvYBIMNhipx8YMI9KtBs9snq2zGOlYMhRWfX9pKLJm54H1j
qgeJlMWgBFLHk3Nb8v2Vr30/ItqpcsFfS2nc1aZapEwcYFiVsjI/iSt54+W9hnBvP5iXJHfwR79R
EFeIzQhYoz3U+YVwfd+Rdxv/gi2iyDw28l+N4Jvny6fFNtnGKJXUgaDDC5+KvXKuo8g68jI2TiGk
NmfMfUG1E4SE+aZFz/wKWqH0ennH4s2pNjKlAx5GFrc+DPU/8up7VyvVY87Vl9FQdV6+qQwm0Vkx
rmbEGXyiD+meO3N0oEG5hKZ6ArM94LNGEvKuPxSnLA/niZEgDA727qgrMmCTTtmW7b+4EMT1DMZM
xipECmGD7bRFT5gxwi2OjS/+Wm+kUMA7jVkvzgJ3CFyL19pP6qUYsudIXPpKlyGlZle2tSapmMrV
7mkp2FBiIW561nW7Wbz0c16fSqFz4Q9cI49dCG6jr6/5o7vNrNLW0zzBfwQY3tH7tm6TI3TTu9Nl
9m9Prw5CGxvsHtgkebwmDiOuRO95fa3mBZc9TNz90rfQNZx2gqhUaw3rjrJ6zXNFiOqcIQzUfej1
P7sNvovhfWuop5gnX8gt7iX46eqkqvP0dtYpVXzhJq/FkJJylQScw627JXh/tJRlXh9/BqHXlBz3
U3ieKzuTEgL96jo52CxFoJxsFS4RdwPgYgyRmpQoqH5gFjXzSS3jM2usT9OhT2RNljkXciUOHHKw
3Aw2efO5i7IobKRQ+wXAS9GOch0KAElIUgNWK8kvuXZBTJaY2YXz79TjYN8N/gbfSw/rvn7Pq0rO
T8HWIeYAAvkuSUsRjwwTokD/TGcRoZ0vqKi5xZ85uatj+gFNZS3j8N3M7uJC/4rOPHAhr+3UlyRr
mg200ExltqxKSH8ia6i62QdvlcGvsBi8YkCq0S97X3WLGyWiANL9KpmAryejczgo4tOH8OIjwyZb
fHvixwkY5/dC5msMWqWSVtEBFPpRPgR3MIn7+h3LLk5jbukOlkh2d2dO2xir33UTxgd6N/3ShGbW
K9X1xpPhM2qBiKfu/pcfIvI8ChMluMpOeSF5kNWqYD2ijdM5H0r8Rw+3c9SZVOLXlNoezVxkJF1Z
89ifFDhTz6LvrDkkQc6H2o5XClskhcDTt0HyZYUG3yB8L9FM9Yefe2dd0MOnVOnSnq5hpS5F25VT
EuXwIM+K7I+ZiI5xwZq1V+NJGf/aXj2RcEQO84WY0WwsC4MOr2Qbbq1Fn0MCvp9tknrPlczVCL9G
4YENn5VqJbFguvE/X8cKMf+h8Ro8OYwydrFAi1sBt6UXRbK6F/cQR7CaSspJwi8pyBrrpoPU579e
smjrf/TS+PtrOdPzJ+UX8l1+KVkGyruqgS5rRNaDAlyqy0DNmyGp3GvyI1XIz6D3eICLA7EMgc6b
OyAKcaOPmfruS6mgOzxHPUH7AscdqbONpUIdnyQbl7MzsD3nsdxjDTWnzr4TZENTcsVHjC8EOl2E
nVUBegn+Qv1KPOlCQ8ApAhtSYBwGGqJ5fd6u0Xg2mqvx//jdU5p2Nu8/30stYYxMQLma/X3XC6wZ
1Pa+uJvVnQEddZmUJNBq7cCfTeO64/OFW1S9iD2nHquyokPuJ4pvLzEYPG+IluFLdRXyqnBI187x
prh05EujVPqQeugrwMxAPBoZtCkBeCopcPtHbNyQrzEAL+tgHiHgOOUT2kULm4VVXMMIeHKeLOOW
Pf2TOzss+UvYBs6LwjJx1f469UhzXgzR/UJnNS/rR7j6W6CwGDDaP8JSytjgmLmbtHSxqTomooQk
NltbfRtXgabziDXp/fCI5uDU3/rcDEXzz3T2ckj9gCfFHyX5MndpXAwIuRHv8jXtIUYJQ9VR6pCh
eq4zBY8kz28d+cTLGneUoxUxU+r6NtAY+4SqRhittCQ8SWHYYyzDgp6mirHMLCKnDMIeVF4c9GqE
OORX18UWK7j6+rAqHQ7c4l5bz4qgerNH0d9xTladDRUOSHZ8zuJgFMyGLhLOyVXoej/JNNATcQKX
GbtCDf1SyXZFlYcnqagZrJ8rVhkjz+6XLil/suwDAI6+qEfwixbvt5B6yDJ62aaYK7O3FUlZ9xqS
9sV+WtVzKir1NAIJZXvZEr1LnCKaENh3CE+FGgirb9YsPhC1/vkTaPvSaOeKDOc5Fb7ITrF30wWl
5IlmM5Fhizu8gLkBxkph53t0gaD8/GZfZeb46/0UExbnLbAVcUKlelK1XAADka3CDZBkDTvw8usf
oJWgE8HLEyQO6cfiloWYPgGuKe8DJMNO8zXl1qPtOjtLFzHdsiunsjuYkZ7GOuV7H1EOq9q8lqIj
dOt5+5A7/jEaAvTWpN5jIS4yvoVCNrPoaUgHSUu3CgtibTsRMKorgq0HOj8WD/4gEM6Zj/zhak+H
KK9HDyAzXex2zt+2gnTXLufROMAMyCjwIKzN0ev4a9d2bpjWC4uSpp/+4GWdtbFTE15iX1kd8N4c
2vxu49uP8jq0ZY1juH7SoAJ87GMIsBxGYLYXHRJDZu8YXg//pdSpSRioEFh1HVN7oMtkUjnPva02
e/H0H2s1Y91Pqq8MBUbyEk6EgTULScntGSVQF+fHWhdRBQtn5TlFyLP9yMYlVM0jUu6n7Ebedhxa
ohCSHNtqwb5NMQcigA67SCS31pkYnM3Y0DyR6OOOXdDlj9xEj7bI5fZquf3CqgeAuLcELkoVHnGK
Sq7IwF2qhmeO7rQ182cf2KZAUjPHRsxgHdm1VEsvuqjBJHa4sL68oYJNHwvdBllzkb220VoraB7d
F20ZDbOjmpU+GmhLXF8s/0JCYRhFCJbWUEimkDLt21ktX6Z80mruUCorj1Owoeiad3Us8e6GdR+a
swclSPAmYE6s32UaWmNO8WsBmpXSqFjHRKUCQZHSVWwT2eTnmsU6A/HnB6ujIZeMiS5vFlPV+O6Q
6nnnV41aQZS9O7LrXtR7y9KdczzQtUyTNGQwxRIiBjYQ2S/pPm3SMLZpn0OUslun//BLQlD5izAc
pz+N0upTGm9m12sARXMGLsHbF/woMhuqHO+JgTpX8eOIgP+po9kjLDM4qY5Llnm+ifnsv1yNrNPF
Z+ZElm/pKVJnGKH39JpuFRkStiNt4M6PRuLWFIDqzRHwrzz6Q8M0rG5qqiwcm4bWyTQGxgv/tSck
hu3zHL2slbrY9NMJSFPBiSfsjPkzofpXKTcih2miQoGX5EN9gEYP1kLtdk8kvmgqKon3gh400Gcq
CAgVCNCivn/6l+81ghF9st+xKfC+yn0KfDSInZtaBc7Xzu6Zj1ySVTFpj+8CaMpb5XimAk8IxdGO
x+kKmDttRao8R++ATpVX287aGb1LKgLzlWqi+fbi3OzUlOdkZIN636feiWo/FUK+cA52Dazp4RH1
tBvYTdBk3r3qEkQfiHly8wEcej717LWuqHltRwUbzj3DWHWbRZ+8TBudG2RofUrdErg+H5S24ZQX
hYY6Z21Jmti0knnNfYHYoFxm2j4ihaXs+GSWcFkwSfPEuoD1kIVU7e9T0hkRxIDct9plUSpLbcXh
bLeCMfMKx6G2H8z5oNTmKP8OzVpYacHelZWg3Orme87wy4TPG7yfiyPEKzMnlZcj/jSElENeWqJW
DUlzy6kvCm/4z2ENkpq3phHD9TuXssl9vhgp1H8YHJAQjYy9cES75/JgZFCm87VkpmMfl8B6DO2n
vo9YE7a6pk/Iy3gfvb5xpeKPbyxjxeLbK+p7GFzChN62mpEcWCC/PyTrLlmeCeHqZlhFFlHz38rp
3wfyNETs/Hg5JvcNr0Rj99h8szVDue+WZnMfr2mbcj2MD1ZnJxBi52DIifnQ0ENwkFBv0G9LSDmT
VOg9SNYZATwiL4YiEb6S/8aoU2afgsHWbpiKRMjAfXTtNPa0yygYazflXjBuVa+rYHKTWF6LD/11
JEkCAKdr7MQC4ch0iEqe4FiBPBKwywZJRCuQI5Hw5auJNwDdvka6oHEG87auKtTixZcMiZI2lf7B
pxRJ2Egl9RkYjy3vmLDzMETCLs1pwN2wMC6P2DXLsu0W7/I/MOPFo5vR7vAZBCq/YpPA3hDGYRJ9
MHc3q1VfuqVVZyzO8/y/I6knmjoXRkzqYLJY/IKkBYSnfS4lezPwXF1qznDvZOoC7NqcV5QX7Tsp
7TR8yJXcW9tM2y5dYDoImXcXNPZEgW/qZmC8MKL0EBRtD4857q494gXOju2Qoi92nfTkfhE+WO8E
hraJMTQvWTr6IbBQT8wJXDrD9kRyXMuiPlxoWV9W8lboXWHWUXHcBsGbBAS5A5gxJac2Q+fqmyGk
GY8Vevv+sQm5fFSaKfikqhANZsrzicD8DcfjKfAQ7tsFV41SAE8EMkkn4BzeQs5URo2RMzRm7prD
KykqNbyV0gfeF7Z3ER32WlJt5HCrsDNy1ckiaYf6ILBNEGzZoTNiajQDkjbXZiDmZjgavRrx7+x7
Y1gnmLIBRImPtmqoxnNoJY27uqtWMMRq4T1QPlunUP6TVEveyT6oa7ffHRAim39uPwm3IeFidKwI
aUBzQDFetN4DKO1+Q2E7H1iiIFaSmDFXLM84yKhyyk1+090Lp/bSmDbHAIBcX1Xj2tbOQsUFUCUF
wCOkuQ8nhEzhoUljQjS4tV5tcSkBEoL3uSX/4J6bqNXB5ZqhJoA3IU3KfxHYXeLse5QEaAEYCvIZ
B225Emk0RxCgvwdnB78wqoGz9mdA3HWLwce3QhT02dJumCL4UgHYpefeNnpX/HOgoIo+6JMT+Dqa
dnXLeLLh9TVnlOXNF8E/1vbRKdULNLl36kMn3BQX/xSReZb7+yvjjUmPZnvYUpQHDtdLzXvu/fxG
omjISE3XO7tS0M20F68v2+88aGWQNyksbNlubTe1Pnf5d41fhBm6Lra3mr2WjYTPDUz2sSNxjf/0
JHRXgAvx3Hkqr7jV1bFPVfvRGPT+LQXO3j5EAFiWQSkFm3BzZeCV8/3zWLSr4xFRzKiiJNWtnhcb
La1I5SvMW9ovxKmoujozqWJat/WIZmuBOoXZURQmS/Fv5DFicyxThTcMWqBekPzDwi8HO31OQ3IU
h56+KuVqKRtKRhVdQJWaHbuaBjlXgtoPu3t/F4j4ejPG6hD/CQnTOxhnWYaS6FwtuXkgi6seDVEu
0/ZrBE2gBiMqlroZvfCtijUQuuw16PvFlPIP8rH0e0LwT5B6b3wyXatHUJ+egIf9Ya7cAkTVgxHc
hMaPvuyHXpQJelu3GoY0iL20FHnrfh5Eu03p1Q+wFI3w2iDIy3HPlgUhajUrYr6HYMMYT5Eo6hP4
QEY5epojfq3yRZnvnNJGEmrdstw+J6ndb7g5EzZF8kBNEeA4g9pf5nxXcEg19ZvKk8DvtZjw+JgC
va3H1PLDL/eY4FcrOtx5o+g6jSIPr8WXhj4oKjE1KRns0dsLC4SY6ge/U8d8eBfVjWuAL5hDF4YR
Rq7TSce/Kl3xQUFGfYVvawy5H2OeErw1g4PVjQFsD2qKmOK5joxsjZ0McY/a8TXUgGz+lMMfWX4X
Xq0w53Ryw6aJumCazAdsJq/eJQL1lsghXo1QKojiVrBALU+C5SIKsrS6NDCdmNTTPnU7veOgyPZU
Zn6yZpPST6b5JJfQPKIPs6ZOgGOZ2e5Wj9gjRCKw9twtmcYqH3tF/L9tXQ3xxiErwJV9AII/zW4L
JC4sNsf8MYEJfLsfFKDBmStVmrKc0MtZc01WzAabmPpyjXLQhrAYSGXKXd2Q03ZPkfMETUf+GwgW
js8FKTCXU7Q7Gc2uHbsKdVneFbOfl7WISfM4Wa+mN/8bAIJLM/Op8Cz4oDuB2N0H2q6fZq5MqkPZ
jDFEaH9y2mz0H2AwhjDVZKan3rvt4sYdzMkce+PkkARUGKgiFJTpEcZBPAQgYJvP71i6X4nZzYUg
JXCy1oLxMpi6F+ukACgH0k1zyjQh5K9433qiRIPpVmn8UorsgIkCfMkZeSXVjagBSS25MNuGDoZu
BF1CbEgJ0IMzEsUrxK6zzyGk8BWqdjt2Sm+M+in/mCXt00Okqj/p7bzjiv0Qydm10jY9PIqGARg9
/WXXpMTXzKjJHbCQp/L5MWnzhRWjtD/oJZ8ZoJEjXwxhYPWE4xtXsJ7oQioPgdrCcaYin8A675lz
WUM49xAFLlH8Szlay3GXDzxV9/p2AAizeCcMbVn0M2Z0l28QUQGeAgURkMp2C1BO+MY4BTGfEtYQ
7mZX7TrXVQOykwi88d0pwnlfPlXxyf87QEmmBcT3YjWqDmIlUxFMpUF5wWhJ880ULx/MxAK1XvMI
Vg96N5tkrEuHupLMB2sVS30tzVUDPvDeLHV083s1vQnPoKK1E9WmI/6UkBJ29u3CPvSh3mLv+FlT
OzeYn942eeFJeUUIJs1hsYK20PN0fdvHaj2HOuqzoBNaTiLOPMLzstC0ttCsyCSK78QTB+oXxx/v
hWe80GX8yLCESyszKgyRiyBH1sULkA6LCTpZ6RezAxdeKsN7IzsRxtcIETvl560lsxgi+RclU/DK
hiBbHXFgdMJBrUCmQ2xBYvV19w3BFg/8fL41EFeuxyJHKvWmcNu5DFPKNQhsihsDHi5hOH1gsiVj
jcL1VCBuKP61XZM4IcJVOqes5yFiFa+PGjQdmJTCGyvXHEX0++3n80JWCqH2kG8Wp5mBccVMEx04
6YQpiOqyz2CJXheTNGOKvkIQ75+sVFXemrM/LhpbVQi/NBJEwNgWPfQXmKzsStGIRaqKH+x65tjs
U/Z4B3r6KU5qsnTdz37clxutwFzHVu0NmwZvao9qw1oqojyYlgzQ9IPXnnSunX4eqKLn8Wsxf1Yc
JY692woGj6gC5PRAM1xZWhEwxaWhyUP1tYJD3QYjs7pJLSOL+LXBiJX/41qdngyBClq1OD5Sem7h
pbnvTy9DDR4x9fp1dGmByaIWr363R95KuSXViWB/qmJwUmZC2xEJxjwEfXMAVzLqraOl55GBoezt
tSErFJbKFEAwi6GuDKmi3Idw7LB41xZi8CvqJjMjzEgiX+QyOupVsch0/3P375tuAt5r6IyCQG18
bOHGRZD+HzZHecFB+Z/8aLjcucSvMpvSZAKbz5yDYk1OT5WrV0CKiqAzq70ZjQI1nffNCHem9Rbq
lzKIJ34nBTgm6ODihFvesB77boHe/QKcM3IhyLWpjLnyHChmP6M1Dt2p6MWUJGA+7NZ73mPCZMU0
va9Q8tU7ztjtNkoR1by5XnbNo9vv6wu4F9iKq35PQax2wB8rzjVFe8XR9svcWzyGP6jA6Ir44cM0
NxQyvx7w5YxEyekO0Ju8jPX1+QMC+x3lC0auV4qsuK9WMhWB+399jR56xv9phXzFEbWEcxyph86a
OARtbqL39HoI9Nxe7CKM0lcHW9ntJWXT+FPzbSAMzVOGb8l/jaGeDxcc/jLDt1VXz3XFFBHbrf51
4XHmIZUzEELGuSBiM/q+F290+6je5rg+nGI1RjnosepL2BZ0WQHu3XEFvf+N6c6Y+WNB1QRMGFh4
tttlndHvMoceVXx1SDo7mOTEalMbsY5zuC/zRTerZ5dWvEoLJBCwm00yfYVHkNrNN8MoXI00s018
N9Sv0QgcE00XPGAskr2/sUDKVosVNz3iCnD6KOnqV1j/5uLxU/iAnnFntcx6ZJOB1CISGuiuX5AB
Kvo83l2HLUZhGalTL5JrmMpP/P5YRUzQG/UbWnx3BZD99vhpxW8GRFmFb7q5S5iqZOZkctaB0iB7
VPueSyBJ6ESlrePqrgqMMjBJTuQxXcQK1C8od2DGl3Y3t62i3cZm0TeSys4Fn3/448Ar5ec5yQgW
pSB6j3KB8jRhLI/ymeI8YYfOqlgfHVju8k8YF4zwNWrGxiYa7jmy0oCw9h5M9e+31gtXL+uCztR3
ZYPBWqBrS7NKjMduiD0HcgdN+RzruLB7NJDWwd4FlaoxzWKE/AUNBhcQqTs8D+Kk8zXMcSkTHcS1
XjaDjEhJ3TpJV42jKONzlJRL24jpOGhvcEof0Ve7MV+yNfe6vs4v4gaXvAr+Zx+Ts4F5bWLjStoB
+DbjMAD6DPGmwOWP7gmAjlNz6R/D3Pc8HeDQfj/PbUNxtlS68g1I/YiYO+6byW9FgZcGUBunBvV0
vHM76Qf/HjfUYpmXPeda3ktDxDxg6t2B9psjHWxLpgtphT4SiISBAn1hPj8Pv32I1KbYBtYdpWFY
IxkNiCHMkOycPqKO4Tqsf1TSGO/9uvrqijlGct8tIguJJQWlQ5VKu5NXsaqBvwvVBnjDJ20SUyuK
ryfSDfLiLy3R7Gpoaq3TziF5ACh+S3vsO3BPkJ96KR78URMX/HnAQD2PxLwen3DvRHQHHf/bD2Hw
UIii/vhUnHj3bm/P8EIyviFnhTdvWMGAWDwHiBiVKfT/p5DOXKCjnU0mo0nFg8PLHJnlrjam22Ty
hRqsp2rLCrmwRy1npfwTwpdjCpDzV5CZkfcYE1u/TM+GWtw2okYQBztQ3Hwc87/En1JB11fo3zve
l+JwsfmzG4c5zMX2FrQuG4kV9VgYHi+/g/Upqd7oaGhmVXOuDREIYFfdk4t8eFDfeGFCI8HCdbDL
3q4uTv7wYK1LFZ/424YZmxe9E9GZbDUMm9DXWBtqm6/1Ns/xkOr+PToeR2wO9lUzqdSw2irdHwhX
oAuyvxM0y7gr0hWBOhIguRtpRa4IqX7uLelVwhfBBX7O/KmJUnNoyIBk0KXQ7BfQATQVGk63DqA0
mzwfObUdlc2lM3ucOfL7YJbGGaS3quOdneWPQ4nBWVTJO5/otB+Us/SRVQTzrN5alxVM2KZMMvgg
214CjWPr/UzWX1Suil1SBIk5SzpX/Oq6Dd+YgomFQ/yoPZL6V9gbJs1+TUlksafid2hSrO3OMExm
R5qTj4L7wtigKKb/o7xrw8FXgzB6j+3a+5I42YY50s6FPVQfHx0J9I0YNNKQHCFZmKBXmNSuI7EP
zRxyoSeaDOkbV7ljud5aA3alJHlTQu+cuY+8nGOi0a5aNWZJSR8ZOK5Hypd6jT+R0ZmZIA0ROeQA
Lul4w7KIOSUXpYPqZARBMdZZMHv9Bb1/DQquPiHp/jel/XT8WOOmRRB4y/DSGsccHuiiPB4pTleu
hxy9BMLH7nnGjhQ/Dnb51b5FM1IfbqXL1qxrX2pnR5CLvM+DyJZXni6w+kb6nDtyMGPCGvIiIbPx
jfEmD+vJ0Es66on/Ca2wuAYjuwfovhs85VbRM2ztnKgzsYH8uT38nmAmUX0qLxTmqzUYM7VLW1uk
tbAGFtcppJZVHv8Cr0CXHnSyLxHTdn/OE1O/uaZ10kkzm8eDKf6egwKWJD/4rb6Ig9oyqVDW1e+T
/zKqH0OPCEzSHWzyGAuoFUxGN/9IU8OiTn7xw4B/1dyCXOH1OrvGTIKCxlcootPlgkpxsR+o6lyV
v3DvWN2sDdjHojksg+asXtesmdewBmD3LbDmaPmx5K7NmIdLT4JXj2oDaeWIcHiJHowpTDtZ3r4n
UpTmtDrOZWqpWWIvB5Cqaa59mg1k3Q9Md0W2199DRtT5NrxV/sLL4J1T+KqG60zACrapskeSJJ4e
WcZdAOvtgpfngnJ2wSqmfNM9X5Y75QeWLHUE+Cmvcwig8j7RnQTWt7QCKyTlydHjJPgCQf98J+Wa
uGeam2uSxh3bN9WZ7wme3Y7z+r2al6/SRIAXdDDvuZLznbzOEjTLe+iDO55pZQj9jsfhF2Jz0c1y
YnWJ00rlg+sCAHhKgkdG/psox6QNU1W5BJuVMyivc30lStIwyXqUvRgUzMHKHGOKN+rd1vOZBA3b
1q1Vp5kayQ0+9CeBpuLSJ8ZMM5YiYO07KVXnB8eWzMdpy3CJrYeQVQQORWKjTJyEQrEcCl/yNDff
JfeBYOV4Ok65AeFlFHMbCEv7w0VTbMGS4ifxZ3oBtKIoCBoG9/j0+PlXrDD2nAfivAq3CGSV1Zly
ZNbSO+cTJ3bh+Ny8NkkQO+19bl/YEX3LKdGGv7XyZr2+rfemaJETgZ7AO5XwKkr8Kuru4UBadylZ
Y09YxyxvBxC6UCy0nAJjKxBr1bA/z32F7eTtooGBZOwA8ZNNg3rgnerP1HBSk/qvDOFpODewa6iN
nZZXE7cRnlBINA8PAhhOZ5aU6v6gjV8QOiuSNfWn3BvEgrvSvHWqu70J4xatW7TDZqspkBowCcG9
Ek15UKoqZtPGO6DgtxCh383uARfpOpgGe1dlVyrIWKC5NFfP3SC5tcgboCZV/HCX9WBXFzG94mEZ
7+QCbmTihwFMG2/xsYOCv6JVlwCmBscz2rQHWS8VqKVM0KjnIIM0yoCIdsseBwIM0Ij5jnO15tqk
5b0S6OT4BDNWdnTQnq5JgFasXq9jiszB6vMe9XANBqpuxb47Lo5ViQIPsdazaopXdC0JHeimy8V5
TKWDo0+WNFRci3JugsJxb2jqrsKubAbX8couHyG8ur29UJo5fy1r0kLdQxoieLmJJXAi6lKxBCuK
YeC6tYO+scBbgWbBbJEjtN8bHcgyl+zAD6CTM8AhYJWL1Z/0Ouuyq8kF8a3WicYWKVfr3OWbKuFT
SwG+f4E/fO1tGmEuWoimFpOvv+t/3zWZOA1RhwZLE6DwCOTJjAkMszAcpHx1rAZGg9p8w+Ha6vtI
iZDAaLwhuNt5dmT1Xei5MQrKyTOwJYClhoTQgxMzAM/QT0xpNHNSQwjFXictdlO6qcl3rn71ucy2
c7DAyu/3v3BliPBTB7cC0BbLOZN5AOQFs7gNpRsVbIaoNtnL1vOTEhB42QoQIY3HE8O2huNREYW0
aSJke5hJJxM+G98nm/ak+/c6Ec/cvKjZwq7bKv9l1K4W5XbyPmCf4GqR61+8MBP0mdg1U7uOgll3
K/Rm+/Uflvqlz+kinZx/0TLvnzBkiajKD2T0z68NY5IIvFqgvjwxyCwImY7hOtH1V+C0JS1E9ZUK
GQMryNqsnFeCy1ciNOSg6vlCKpARLUDfL4iUwUqg/FY3jkW/HHcsMRwRaBvEorI6DXZHDc4/jRTz
1bTjVdTPzCRisa2qSl+TP6nq3vYKUYJPoSEh721zWhhGEk3qCJg2GY+aMr/ZkF/JNMtazMx7kW6f
PPoa5AFSXB9POQ4vBnaQFbXzdyyRQX1S04oasLzt/4PS9lp9exKn78jEYvqiiTiSnSDAQ1BirRjN
7dpD/EdYcWq6HJWPH905yLs7dv2/4BwuUl91b1IyVjxQyBR6yaTMQwOr6NeXI4UB8TJFOQ301J9i
Zb4aZS1FfU4K1CSO/cohEt55i6FQEAEvqBAYdX/eWhDNcd3xP8U33MiYpHo1x3VUnydB7P4pVm2s
3JQ+DtefeaA27yd4LFXapWSChfPG2AlBpKr9hSVmt7WtPa2StJxXQ7b3Zm6jiPdGnbZmASytN75a
0c3lq8ZvDcx1fDQgPrWBdw2JkUFw43aQPRHCI+aGigg1OiGZHkg2zjXpUrom+KI3+SSzYPSnaOnM
WpsVbbun3Y2/x+QSTUgC7/YtkeRb5w+J+bPJcyh0bMqhNFAHMwXIavIZHjlHr0XkFvns2d4y0zb8
1vp28mIC6VSivdl6+mlgnnjHQuwS3gE/RbbhyIoiLuFSxOWuqKZC21+kwQT5jUMCCLHFcs9ZLwJM
DElCreNp2TpuQszmobGiwJnN4yo4MfKsF6zpzlJjm1H28J6Ad7j5dyBLZoGaxUMq7e+Xv4DBNgo/
dcwVVNeKZx4ZaEG2whKbbsgzf/KaE/LzW6iLrIRYhLXgrgTCF4ilm3g4XX9YEr6Fad46Tm3O3E02
ZJI/Wc7Q3PlHWttVt4sjYiH13i3ditGMsioPPIp4Kck875P+jbB0QArUk3HgX5DTlplKsD01SGRB
8rHZaVzuSWlksH9W7pgT0PqTEi+hI2/sSO0uTlgDVYqP5xMLxujaIr0vil+OWSUs5q6Qtptkn4FJ
SgtmENy6sLrob4O7a1Tk49EEMAvpaI6LMwefhU6/ZHtHnDRP4ocRLi2wg/A7VP+e2nwMjJzQKC5s
L3Fds80XF+tiaxc8LPC390mW/FD/aAtgRek11RfSYwdWZ6i+Rxc4Dbphc5d0daQg1fpjks/jeat1
JECMZfR8ujD0+kWyAyoQrS86KZsq48LcRsP6WVvOFOx69FsKtKliMHQIVfjgR25SYG6bYP2KLY+5
8QKCf6ggZA4ZFrwh6IjaaSEgpQPvCsuRtRO7ZmtfehFrZ4nF5889RLM76NlGwQuhbGgKghs20eIs
XraoTuCAesWQQqEiCWbgYD2ZjMtbmfAZSLFQVTCAP0SIDMDUEf3BvmLGxMgVS5SnC8TeXe/Xx5Uv
0RsiJxqQN/1jk5K6Soq6v82MH6I+6SeqRnmTIu4jCpXUnYKC1JO9NP/TI16AIjph+/5dZFOeV101
Xu3KkgHW5BYge857PMPFxL2Wt6Lv2GVm/I+oP9JpgRN8taQIa8jcaNvNxWEs1eIknFkt+WmO9M2s
jdvqFO6EpmFOC3fa3eHuNgm1zPGmJA9v658tTtyaoEWskVQXdphgYEIldgkqM0JpZjFBINnyGdAw
nL/Ppw07wtoXoUZj+VkFu/qaN9wxJnA+6W9Zw6w2mIg0m2AgCW4BDe1949r9VYbTenhOQNNmZMQp
xX2yatoKwaUhQ9IMGU1tqq3agAdmOpLgsBV6SemcMj++rYIU7QqxSeih18lyS9fY4JrTHRa4Mh3A
ESkiriJAOBSjzyzeKwry7jjC+JOkKZy5NGpD95XRAa/y3+TbVtEyIk4YMgjViSRpqiCzzn7VJ+Lf
ihzaDzueDJ8KVMVR8UbFQu9nSr1OzSTMoiSwl3KWKH0Xki2ATIaNW7F7+BnESwcm8HUNVBFRQapk
tOjhd2NPmka7xzb6WKheidQIp9vkp7Memraug19+ja4no9Y/73XqJG9gNOjUTr2lLR3ZC3SWPZD8
A1JxnLOz014IeMstpTLf9nXFUmHG/bZ6GQvBVFnitLkqwDwFNZkywRco11H9aPycPvie0bSdAKTO
d/gdi0K6nBAWs8ss1CvtBy69hDNt2s30PCPdCPtqcuttqGrFU99oszsuDpjHbVAOLOxf0UMY+OXe
vcPncdlg6o50iEsUO9cLqCqdUtgK7y2ivaxmyufgZnyXI1w2iHa8zQJFCI2XTEYT36CFYmGA0YV2
w6rO5rU7VEczDBa6PmPLPbiaHHT74/rCmNRjrtQAlEBjSp506MAls30JtmFptrI/+FKHUJM/vc9M
tExGzOOYdBYhQj+rXmFkOavm9BmGRfMiuuTNQkoUtQK3cxIu02JvQiIY/5pZhra8AwfrmwgoaI+Q
EW3ZWu7aczzRcv1eXII682qlxPVmYIxZ1Mx4XcwvxWdgFEbFw/bnHwDsvEgVUk6NOtgOAOMus656
5I+a0PC+QqacQivCtTDb/B9vQOZUH9YOL4h1LnkC9TBm8235Xv3nQEtVqU4UmOmOHPvmWgzAt48k
aZsBWqURYhHFfvkzqI3p/v91kICX6pOmez1lrXclkGzMf2UF6Eo5PSzU81xWEdSw7pk+bcUOzNK1
ppgIl29akbe/lhiO3giJ2NcGUcohk7MeBHycCWuTPiPvA2t6AJHYJzGeJINP6nTqxLzM2EZq22VC
BR0qjlTx8kVqM+iqt6aeXCVRhm1t4TCAdS8ZtLH0fSyKyWwr/5qmXVzE9V/upxOegnsh6S1QZAfb
lmGtKOftbvAOGlcb0esrCVxATiUWUR6mwfyMkvgmz/KcbXKFmT4mhY/Tp02xQTWMoT0vxZa3OpN2
+PA3EGq76qd6zspjNVrFJLhgAV1peF7Oc/fRx4YfWfLrKtXjQRJT9rgimN/sEB0aIr834Zn2sAtj
9Dpz0SU6tbjKI61yhYpnt3Qv5XU5HBVt0GNSHh9ukqLLFzUHA7YYzREsx1k//IASMjFN0MhZvEtl
hmDa4Khcb2VQClFkTEnUweTkPW9b94Zz5/SWst7uKjCiva1FbpqG6V54RYM0+4C+nHfHwUQUGDLK
1yPgW0AZIPmU7r4VrIjRdms9IeaCrUL1cdoNujF8llWNuX3FynOLq34pUxGGT+pueg3cFImqu82a
IYjiUqaMfewtQpfx+DO1fO3RhaoKL1lh1E935E0xiNgNsVp0rEzpnkalm4xGDIc+Es1eMCSIYgzo
1Tu61xEkHT6YBudBs96lFEBbsQj5FZXxL5HnwW18b0JCyxoNQGmFPAqsXx9+74p/b932S90lH0se
C+3ZPzNwK0zWSqNzUG6zXj9tnOvca6jpEGqa7PTmBo0s5J+EdRHL1guQ+QzQbp5NCc1fdcg4Hu+p
LMqRV3GTdCU8yGnKKbXfesL+V9jlaVI6EbvadNEEU9IUP1OiH1XD/ffTVfo/Nie5uUufIKfFQxz7
4FSwVk794x/KloUNDbKvdI/CBlzjTYNj3jvNq4i1JLBb6SrNec+x29p7Jbsg8TXCsQ+ClitUa1C1
TnZLIRT3roCfVs9RVr75je7orTajrmdaEYwIlkfJs/lcuIaIYQJMKEGUkp0USqPKphkcAPitycSj
yDCYN1gCvWZQHD0GB5lJcvQbP+9k+47PA0jtzHfIvNX+h9Zr0mgB9tqoywXSNO4GIwaqKe7qw5An
5+1Tpb5ftee+Vl30taEzMiPvN2tO4tib6HikmOiqggZKLCEE3GAtBbIC+yrLb1mkoa/fwcEC1s2c
/fSXQ73dc+Vrbbd1aYb68INbBq51h1yiAiDUGvElcor1Hf934CkS5KvtPcnxZ9TpEYGTMApB90E4
NWOLJ32MYbmpU1an1AiWaMV47XHKt0HC5qQvkOOQdIKUbzwY/3/mai+cTVP6I0DwjT8M5W613DWe
LUIN/B1Pnpn2akvUaLRizMWygVXUgBhzg/ssOs0E+taBzxrDMlDEGGypkK9bXeFbypYmYutwT0hJ
CI5R5k0wid5lF2R/BL/BKj5Ae7lAMVPzku1AACBtyHDCzm2GI4OUPbNzF6QzMp4WwKHcFP3IbsMv
jEcKrZlkOzgyTy9JCXbX2sH6xVi465cf0D4Zvmi+Z22PkWnxU4etXTK2Cc4xhHPwy1sJDLKHiAkH
RhJKQjsOLDdp6/DZbTrieiCN95o16s5YmwBUaYpEBGEKJ5FbZXxKtoC0yV451U7bxqUy9Afa0t9m
OZyrurRWzib0Z9wH/faqNk4sAZtz7XkY2fWMsOFZIiJ6K84GPiBy20v5ShFY6HY78WJGD1BJDmRm
mEPDwna7KolbXF/XVzZlRP32mY0yqRdgRppsCC4P79oe8TrPdxGgoQzSsFz+9+O0rm/X6Al6sOgU
wD5wXd0C9VI4kzlDsmgCWwOBtWd275XajSA3kmsY4EVjuB4A+cx+FSxNE8L2KUcTypSqpO+joIIr
I5YJBzKyyLhCRZa0RvLm9NmzMvo2JD8EVlCl9SkdS34mHBjmana1oZvT3dmQSrzhWOifzsby6wL/
y91UVzl0mPUIYhzDHC+AjyOrT+J6un8MCuA8yFMlcY69DcgeB80qdvqjfMoERkgJhzygkqMBzE2M
q+L74RqxZKbSdEvDpPIi20TeloGRH8Zt36uDMAY9Fxi7lumhYtXiv+yMh+lHzYOgniarS7hbb8WW
akpGSYGxzmXV9XOyHPglDW9TVZqYqSubH3JPadAcqBvWeWXQjatgCj26/rEyBChh514Isnjo6cdL
P47zRfQXJ9A2OTUy0Fkfy3uDGAmj04/BE6ez05WBPgoPg4vCBaAUr+/jEv0+zZ4JKfbBvXbwSm6+
2tkNEbOnGIUx0n51lIH9sBa7Y1xaiCJ7wc6Lijij4dOpU82a8QjdHHBgwEyWFmJCxJ0/8iI4gBrI
sqlF50krW8cFT8U6g5wtqSTUm6IpztImcgefalkYgVsZxPWpAIWmKgbnOpPTGq58J3JDV6TYMSfq
eJaiTWaxN2bnAUB1EaK6j+eksZ2unbhNUxsf/K0fwzxHxweyprEsRcxoQ7Raxc2nweoi/74ZsIud
Pnfyetl8qONTNH9C4cC3vpvxaiOn3tN+EGkDoREBxxu7uEA1yysyV0KdeyfMLoAqTNNPsPvVG5jO
e/rA+O/cu4Dsdf7j/C63e6MAxOBOM7WEjGUHHHceqiaJRQ6GCbpZtxImqhOKiEVMS4yPeBGHoSuC
rxsiPdiHbR6WJFMU+4upah32D3IaC5FH3oLHrCGRQPC4beDCrdMXsdp6i13+Ak83/q0fD/O0wabY
fBFSSt1ioLFpe0C6NK7E6V5gs1LzKPZ/zA+gidPy4xZO93oafHiUQwOssn1svnp+ZqOna7waf3hU
wsCGrC8GmQw5eVA6NcZCKMC4hr2+oMYed5pXr2LsvTkluX40eThZQVw+pgAZ60JlN56nFiKwMaGd
/Lm2Br0zn9hSvyITMIxuO25dFGUQiIvmzGqRxEw3o5AEIaU6p65Fk1SRG37cadfUma4gydJp4l4+
klIf2vCR+3XTcclYY34jw7pS3hHTO/Bz53oBkrNb4XsQ2fLIORE9IqdWodp9peqEMGztpnUI1MEX
qrFLBivjg22RCQs/UJoOyq0ZvaWhzN7W5aLF4nFbcNP1VPmxFtmxV6+KATTjjorNlsj9/SNpvfEz
8uE6LMHNORuEWuPepAnlslO4VrSDvfp5fQVOfXYZbpJenAfNPtYZWAJ5fRoIrOZ4SARP7291sJFH
1JP5n7eVaEVt3oBPmyLh+NYts88bzT19tic3AXjCIOEJ0xwWUI+7z6o9Bvxjjs1yjzCZpGFCP4Iz
XxCuTCqV1JbmtLLy1pGu60KSGsL4vMS/Tfa2M1Qxouti5Wtyh7e6ptAFHYi100TzJxsFJvX+Jmls
igD/Gj2S0nWhN8t1UDUDFkaguE/aOaduphR/WbxVN/xhfshkLoC2CT6VJkOSJGyZUHX35LnhbbpG
LropTe/oD4JiP8pMxH6/NNiaSoJln8I/n4AWcDFHwOPVd3v85oZQ8XTM1ohawqoWzamx1dcaJESm
bq2qGe63iI4b1xWLjrE37+imE11/JJy4Xu6nh+F2WsjGJ6GcqNdXDyYN8IWoLlD9EYOjc4xwkFX1
5Q+KO1mGcfk8Pe/+n49bnCZXmbZqz5ZD0l7qrIGPjGlCVvyKJF7qzYolAY8hBjPgcb4Hp7VPnJn6
JEJ9EYRmkeoW3jAX5wHZmdD61Gjfd4Rdt+9kSEWN7PcY9TDBtPzyEjI4ZIpWhJOQLPD06FDMdVXy
JU8gtV9nIq1oCg9Qyd0gnGDyq3cOJLB3rfKRwdyyLRWGTDgjKgz4TrKZbuqH74cWZZ3sj/yKEIXJ
RKSq90tpS6YK5oCPsoucFIUsC1STDtiz29YUGGhtp+Z7cSEZ2uSPa5TNXNYWgwwuAZa8roZGufYb
3udTSgEOyyuVyrcQ2V5J4KXcJoC5qSyEdt95VtT/fg4+yxbnFaLBppImUJW5C3CDnJ5EczAD7dA0
00jMqSjNj2REs0vIQORqdESLugqscuu5asGVmgBRnTytTxYoK8t9asoxs06WnFmwLhRg4ppaBr/H
6RttM/OoKHSPEp61GxCbwEtI9505Eq/O/e01Nx6Oq/fTnMRdVasL60Rwf0E6ThKe9qdAcndU8pG4
7XEQvCdVEZwNCByuOknhGStVjoOi25BGut8NgqMSYrasQmOHDsFu9ohc4cl7hRU0skTttM8TVC+A
C+dOsKw+S5xQadAkH+r0JmwGyu2WMSlc9ko70+g0mVdBSsuMrs7kmPjM2vl5B0m34Pfm3xS6ufMY
GESBaSmJ/w+30Hj7JACu3KxcsrCKSER2q49OProS6x8BH4xJ6B45yeV60yv9d6cVJnedLLrpCEVW
1wU+reSVKm+vNW4j/2PeFRMGgRVPnlnUk2FYJghdG60xZhpeyKW4glz9hbmLaaJekk+L0BKS2WHA
X8JVrBfPnbOf1H6Exdz3LymmBQ4ZLiYaoMhgR/uCJgx16XvYujeVGUMqgqERyQdkA8enMdbgkWvl
Sul0qT6MOicZ31zW8xz5ypC/Hipcv2DoF9RO/zjNq1wetuI0Ho4ovpSszqvTAH88rPOhumO12m3T
NXS20kteBhK8CB8tgkhv+Ihe/dlKh+KQp3n5wPRH7gCIYoMsCmS7/dH11PY3CLABLW5VAy09Jrj3
B46e2qLbGnrlPCNTC635b70XNuXiIzJPikf991sm8Oy5fGAsA7dP9fVJPUrdraApvlgUWs3QHdwm
BcGkXzBhKLEnKqXnDFp55XAW3xo8J83xpzv9kdla08Cp/EGUMyPHemI0q0EuuQVXprRZKvc/OIpP
yQqTqPoCtvL3BsdlBLfJpXP+xmEaiydxgpp4mX9anFmbZvoRhAOOzecqVv91OhDhAsdpqQcmMjBp
vTn1H/L/kUODTQqRRDiZeWVAPB/XGG/GrsJK4FYOId2q4eqhQwYGz6hZHTWoL7zohPQmWNEWDqKC
fGbAXf4b+qXtW7SiSsxca/4KJalorEQAaUVnUc7O1YqBlr0Hs8I1/gF5aKLpfEBFecOzTMeKzwB/
RBIUL1Mm5RNOmFj3Ejl5kXGCUFZJ3yKi3k3Le03fJpzNbBmYGn4pJrkcH1vN1tk0cgHZWnzIHZkL
cEQ3Fm+HSGwgHkylGyfLQwXRg6C1xxYtTnEIGWHU5HTvoPAgTaq8FnPZGalOBddKZNsUv2LNb/g+
g33uceJ4/qKSStXKPZnj5sRzdJxDbeKFBlQPtyEnnMR3XaDKSsLdUY17rNbssOR4ZFx/ik+idVuG
z1OrF33DN5ugrhZswUuGPftS11e2WaKMexBkMQCpRG9h0SI04JuI5QyZD4q5TdMFulr96qRlQjkH
cGzUYnmOvdQZf1yPNatrC6Ng3YOIdcGtgnk6W/XM3NFTFvMmCq109QQ6E35eNdgqPbj6KLkrjfz9
PFBk2LcYCXy3oggqsFDQVWC4wWSmfV8MVLhuZEvtErziQUS9w4xmA2Lgz+KmGv9HqHOBUyoNRwha
RgLJTG/xa8W6BXR/9mXm+H7F5dmdnJ1WoFGd+glT9sTrJwU3AHK6unRgGfsYFg2pMPhgv2afYMqm
0hF4bh/bJgTY7DUwMAKZvtgvRSKmFc6NiN6GVgU4xucPCXAKGYiCpJZbH1MFuAaqW+hmnk6OEdN/
1M0oXi31oghqZlHYUEJUoW8Q+pPZ01QMqWMTR46s5cmW/9f/x8RBfaB49ZCL3KWjR614xrmQeVtz
4NkIEPQa791/O8yO/ZMZPMpYd3y1Yy0s2/mS5AMU4YLQw2mzk9wDiPQkzdvsbOTFJ2rx8bpOMLTk
vPr3I0MaHG0H18GM2rhdI10BR/zoWMIQ2AaIdQVfa4oSwlIU3jGgDp9Td/5J7VipSVgKAIBjE2Mt
EmFCP9cMEuxpuYksjUgcRwQ+4/0AHHEcNLQ8pLjhQ7sTHdb29+WRGWWrgJpayy707eRS0AG1hHER
Bh7MBa5aF5iHb7CVo4EEdbitFTGCi5+a7VGT98J795ct95bqqqdctY7X7f3G4g9tzsa2L9ygBAQc
ao3LuRNvLgJLj37rEzF43b3lPH0vLIbP2ehZ2l/bZK4rvo5ZrWmVVSuAzZ/LO40GHb08fH9XR4Nb
iGvhrZlHI+M41GQqG1J6E6LYQ9RooDu7qRZtZM/b+54oJozGTdw/59810TSoOw6LvxrvQRx0frd+
frOeitW3wHoTHQysAr0obBebbV6YQWzcy8Ol9d+cuWvtdBaiKp8CKsunKh1AOx2NDF44GHhrLyzB
gni8duh0yWqhJrzHnxP8K/4T5sAiq5Yw2wVfSB4yqTUjnFLpO8N6E5xvIRyOdccrenyi+qXxwceU
BFNtt1dcRWzrFrpv4LA/N2aP5QxxR2F18x9GItc4af0DQ0EjIi4xTKSDgxhTXBvnks4i9ptUQS4j
6+DTf64+vf+VN7igf9rtFNkzYhr6AYjRbM9ke7OF8rENv5YrIC6zrIM3zazKKWjvcBCh9TT7XK1j
IoBrCOImK5OJMD263AgYT4kk5HB15pZUX/DmXLHAf3ew63bTmqX8i9Gv0qDkAWCblSxCXmhLlwDW
itpfZHuETfmjVyXxU9/BGaQ67z2J+kdWtUGFgkYiBNNkUL1jfTXcCVcl907Imj6P5nsDaacjkX6g
QNX7+OccP7xc8jwyrHxoOusGx/VZUzIU4cWUhORxKHzi/Eqlf0IKHVJvB/gnLwx5UyplIfLaphhn
iBDpJx+ADe07FFsQfKd6cOaoQ2aGngfNX0h+qeKo7X8T5zm0TAxrn/eavoVAr6iiC3g4atTXsgz0
JRtYtZ6b7xO37VwqqTzeg63hPOQFZkYrnwtN++kIYFrFj1sRjLcC/mJsOMENLtXdVR1koivPmkuI
nEW183n6QSiHt2KXFjYwnDA4HB/1YDFBp3GBLd5dn3uMNGxiV3cGcAoRBpfcCFvqmtMMXiYyoezu
qcRS6DyWlWvKSnhMwJPZHa2Hcy23rCW5y3alKsPlNNeCFH+h6tXhgsy0Gs+zyJ8JQDt+IHegoREd
LnIDD/VmpxcPN5IiX+oDLV6faFryMP8cHDJLrq6HE++aCKUJtQuCmiUd4Ix9F4qB+tPzARdT8thb
7GwsHGL5J9ThzBvS5zQaLzXsTv7q/U+nAhJCeVNcdfbEIsZ1wZBxOhytCbdsqgoOY/P/li7Dfxyg
xX+PXgSS3fAmD7BxZpZU+4Bg3I4PlViQfj0WTl4zg/FiKyWn0Zn0U/4UvXyml+qXFgZ8meUcYmML
oFwE7GIGZWUeVgUYIO2+98ucgjpUMCY74+0fuZXtL5RrRkRoADt5AAEXnxLmfCLQaFUqLZ9icH/g
dfhfPrwiQRlcxFnkLGvHuUfRs+JKIjqmKpr0jq2F1efOlMfU0JIUrwuyQAW/+U+kECmR5y+oYsej
DEUzvpX9klOr6S6BhRtCKO+EKFttTv97mvzssjyjjih7ECFeB6v4I9fVSZxRbcTymRO/8M8qTa4k
J5p8c4O9u70bhaQdubaOYiX/BNBeGAtUABn89YhpiIyciQsssc8v+5Z6Nzu5rMEbcYX8+vfW1Wy+
t6OuQAhwoOFZ7haTCgdfV/Lzv6cQr5mRVm/9KRM8c6tnCpISR5EQAHoYlzmiGLM1ZI+PuZy7zYpv
c3h5aujMtqnerthPRGkBoA5kwvbbL2EXdpCHnjtjqYy0w4a/+07cG3wuLmaGRzDLOxs9EI7aBwwP
370hIx+TnLOrliLtZYpvhduBhl7k5qViDX0eRanM87Rwy5YdbVBGFyyvnlv7zu3KO5ciDpBZ7rr1
NKhvWtgDQDM202h8Fkf28oYxxISUBO3ayjF08MHKL7KcWyTF4+TD3hi6fLQ3/YGJmqNKsQiYyhFd
3+TNyBivbTcSiZliDgSAtrwzvcA2kmh/docY+1vsBG2gi1jVDHt/Fw6pu2/Z1JkdEBXyNwYejlOA
kVD+4uMKm8leErnV1B2Q26urPjFlZxa6sH6BTfz6AFAyPcFLswMoxNrLEMFgd2JDBS5PwE5hsWB+
ppZwZ6LOqcuhI9Aq1YMvwQV/dONMfgehLKTKMQOLqaoQKZh2x1z65yDX6wfkaAQSE5R9ljtGu/tP
Kjz8QrRGBT+IbmUNCS7lk7mDrKfTUMdNEFJu37/O4s5K1z7yI1LjlFMD4PK8ubF0LsP0khYRwfft
cTpVsDNQJL+P29xshHFtidsDG2EtjJmtaysJutIf7pzw4zMZchNnQQ4OvKuJc55He3Oa7mtAAnZJ
ZBZiIggga14lD2bC0gaSwS4zSJNuk8ZdABaPJM/GsGE3rY2qwcOukkBp5Umu6lDQfjpEoGuV5gYM
XelbTKINUBNR/GAb0P0uG370j5CREk7+UjKy8oI6M1Hb6VeGae16JzGQpZ38sEeWRmb8zoKrM7xQ
tFH3ogBexONCjxzAzZoeWLZcYrTjKiA8jUls/r4zzTas8OSX9yUkn165vHn/Jb44XCyQfRg/ANQE
6ADBTZtNruTI2g5Bvgn43UyALhFFN153sP+GyvuNsZHy7BQkrWUerJ1/c/j0lpbCj7mHZhY3m3TH
2yaR4gfc1BuxL+zjJbIVO+I+LgE4B9+iSNif2SOlCK/d2EvozodUt9KZ6yP5lrbSMUln0TeMZ6x5
b3kxBOPjW6JxCOJ0aarLj8e7a5jXkcSE2Ib/wB3Lv5RFqIvo8SfxCgoPWZPguS9z99x2mzSeXUY3
IHltUYEjRqL94CSL8z0NjSN4V9dBtTjDaUFSCvC9A4M7cCyF8XLCFTaazs5tji4JPWIUDdgslQxV
w2OHwSuTF5ZXpN5OzGSmx9a1xz0KHgjeF/J4zyIeHSJ9W4VOcNLMtHII4JBAEOaXgba/68tHcdK9
p13+bYkP0Q9/KlMGCnff8M4WYGUDPmQH/2xFjSwRYSBT8PlEFrgK44Zo1f4noZC/Wxvn64z2mJIF
bjJ/OfVnEcMS8EDryi4gau/Y859yuAMsM7C5GDmgWrBosvUSlRvPSAjobZindajlueiVAsaBFDK8
iMJTXlp1Jh3ml20/8OSoMCUIHxgfgTUoM4JI3S3zZDcycQHz+QyJqnpfdJ/5xI7zGETr9Is8KNJ7
52n5pf3BMLJ1cq8cNEYqIBkXbfm3pJqybB6glHSB2uA5P748tjN6BUFgzM9nKmTLU3E470JQMP8c
WJS21LDx3yOtoFTDeT4hX6n2qRn9yPeLZms82KHzTCYcyiRY4HtkMiOCQ+54PTSBHa+erKBdoVJM
0GNb6Q6/3DvVTgGMyGdxCCVrGabVm9Cy63e97TgBaOpFBmEQ57qTY+5es3yompv4yfRLpmUw8XAy
GbaJvYjeTIksbpHrDztc5UwkuL+fYc7bhNrYBxC3pOdRhG/zy8qL70UyfU/p8t5Vk3Qm+uK3xZRg
gNHpN2ayL5WIQZQeTGUcoiM4Ofw5BcJcAtZ6I6BW/8qboBp2eLHMyus2rHB3Nx0/HoUuyBf9MEyM
mStiZ2h2iT17YtWRvJif98oJJjkgKZH4xih3giLQDgCEKQyYiPy1erJnQqgafqabZPGkl61FfBxJ
kvwxXk/IfQgrB6xF7Z0aTu3dHYWz9j/xxovdXr71xT8zQ19m8UvFAaME1z0rz1zKE2pJxdPx8o96
CcuZpzIrejIGu6DcO9xyyOI5TWTwpqzHgWGOrtUpEZ0s2qDsiMLCALbPDnpak9+Nv6Af7e+3lizj
gQDo9DcUM40BjfZedJm8PBBeAvqTf38bk78ze6Qa2/23III1VcBTBtLbOYrxso06jWU+5pLNS437
Ehhh2zKLlAnJ/5WONEFHioZ8sFusMpf0KuNJUaaJrP26L+69sAqqm9Ms4ReGm6Ty+qQ/YDpYreh3
uzTk1ptnJ07DyQVi7xYkEjxU0hSQz7EmMoKYN/YqwRGTVhhxavIXqirXhVYeVJXVUJjCy62SNmIx
koX0SZsspyMjB8dkz/NkdHpxDksZ34YCCQR8BOhpm4jLypz0Z5GqeycsmSdY2gNVWpZUw7yFCV1+
XpHQpdgLjrdbNhRs/8xaVbNFPtM1jU+LnFE8KTtK0SvKSZ+tcI8Avyxrm5UMdpTrLRgEovLb65iw
C6AfcTjkLPw9823WGh9BpT5Zx4xRH3E2OoSXkbDNz0RRmfV2N/+OS2cOFtXqTrkvT3Bb5iW7mQLi
VFTrDZnTOvFCyyGwGXJFY9+KzbYDywk5YJIpr932OPOL/UhzDLx0/sf4uGjKn/d/+0iCduqIqCTG
+3B6Ul4S6g0c0zB9caFGxORBBSULfi2pKNTiOSBJ8CbCrVjufniRKw6RaSQVhmc5xK5oVuzSYTpg
4y5xahXjwHHPDxX52mpVpSuyIi3pQ4nf3UZVP8aHE2QRuX2CcPvYwu5H2CyeCozdZ6FJh8IzfXgq
4sNbTwEiECqv1ngsFK+TQj9s5WAhIZGyit45g/Eca36xyRqKnOp5yzrjUO36XzpmAxjMbJTHsKhC
HPgxxpJAZzqVkp1ogt2Pac5bFEx6G3fMz591jXw5CLyyR92lIsSDsbYop/jFujCDtMV7unfE4fH0
yrdxSB9OtZHjJkPiE0Qa6j1mccq6AFD2gKswZFZYGDGq/IeJJhUn0584BAp87UTb8xqhKVkIUa83
c0Q+G6T+BFZeVtVFvRRDLQilfZLQPcefnoadXe+Gl2oxzCTJh7x7tWk3SQGQD/3y+GSwad/mNEGf
T83qy+nsD4tSmXFBx2FzRcGFJ1u26PMJcF6CzNdWdIZPaUs0GVlt0QnqjiXdYl14mmSeMp7V1g4b
vfDJorK3kvdcCN7a2uoXp63z+pV77X1G79El3+QZqcd6XHiFVK1hV9zuARRVv5zOrcZEaSvhy5de
o8gV7lobTjd23Sc1CITpjTVqaxvXhEqdbvPdLZTyedKyeXRuxuIr0kPuoCWLobrRV9GXaAr5D37A
6SbWitesQIlbyZQXTBa/LxOOIaSqkVyzDq9n5N2AVEeJXKdlPqLiMu04iccyC4rlAjMdaN6a0HCe
7bwepeXfL9AlY2jOG03rS6ox9ePtnCtEQBhz+gCxhPjbw6A5+vj6KnzZyCNm/0ufSjGJXGeEoLTK
rWK+gutBhenogCSPVQXW9ZpIN49KFIqEUBuU2tAxQ3MJfOKuTbGtA0No7LQ/vB7k198SWWfw52Xr
MmkBU5RBddex1BnmKEERNoNqS6aBcXmMFwK4ZE+Qlw0yCQFn9Ss4mOOtf3HNhd0mKcjB4fnNvy6+
+OQSd5N+EFUvxgFqxwwtIbW8y5NqKTTx0s+wPnb7GSz700sSXT+IUbztLgJd0uNblJvO5nS86V36
VGU3ODs3IT7ySOMi0wQhriM1GVX//6gO/2uJd7BMPijSFOlYvq204N8QWEVoXjLdjNi25CkIQ+Jj
g09HTstUZtTnUaSYPwRp+Ao744v1pN1bT1v4JeJDyrbSVLFvSDRVhN3Jte5Um6MEyQPwEx6aVmOr
TChBOhUp2rCIvsje42Ib0ZFtBRU90TQAgqNpM/aaEcgmwAE2f4LCW33XNmHscGrHfSUCjrd6HsBs
I1L4Vdeafu3tY+NWyvOHuoJxN9f6OCER8D1QZj8HLQbRs2kkR0TYDs+swROPHBAgEv2buaquOxIX
4w0REsTL/QRvBfKbVbQfTHRBR8aXwdxKBd55JSi317Exv0YVEzWZwHoDPkdEbsMVF/lYgL0Yn7XA
BQAhlqsZZW2vqgsCwnQd9SqSVmGn2t+erUphGW7VtwiYXU/pG1t9xcMA8napzXXxuGGm8qBl/OIL
36BtSBIDzKFh5D+DOpE8uzpd7EBEhJqI3vc2k40ywV2b+FvkfTFl8rvESyV4m7OCB750mZxlXsB1
/P75a+dsWxBXWCPy7OJ9FoHsDIADULPyBmtCX0r7FS4X70COvXOw932aEFFQbBGZpBuDilZD9GkU
Y0G+RR5wZYKP9V7fP/koVw0tSRH6MHw5SNgf7qNzka8Oh7j8D8nF7A44qcBU6RRf2eQC08ldqE4t
DXVTFurquTyarE8NzeOcTCD8T6FbCMHayyQJVLv+Tj8ORXGMEvnjI9FjgLiVMU/4VAfuNbvi+mPt
+uPGmQebGNuxQP3K4tG8HpsL1kbolcc/XPTchn9wboJEIF3uh8cKWr0jepxsGGakNfgV7hqt/PwM
12uTkvpYZeevmRT4/ALXBbqx2KEi3UQWS0vkuwTqjG1N0lvu/l2ONvVIiZN5eoaOi9LIbrDZ392O
70DtK/4qlMN+heG3M5c5jVP6Ro97KrTxim6FxKM1fO42tvewxr7KtTKjeiVC9qQUefIWjZBgEaLD
uoSxcyYMCZQIRclEgqjqOgUQwUg192kvCHFCo0tLx5bDL04UbPDswA1t2jARRVBio5IKsM54hTua
Md9TwXaD8hJCTmgC5fnuEtjw1SdB+r85tBSDaAaO8/EXl5brPnFr4pbaH8Y2lAZcA9lDID/N/sNz
z1Pf6WYLHK4ycTh4CJ41Youf6xLExaBeMNoTR27MrpzPDVkb0xiOpfsxVVtPAHFOMYiz4CFtJ36F
BOeXlbGyCh/5bUySU+qvdrh1Q38rdEMqBuk2l9GvDeokwUjBFhjdhVj6a3KUEFW095T08AXoTeVT
DYte0pTn/c3T2P5mhtptC5v1J/r271FdqvHEuvFqDsE6yhy33eFvNeHG8sxP4eJKrBDbLTl7r/C5
QrpxLARIfM/uSh3ulg9TqTZSDFXNgVQZOElt7Pyw0LB4tuC2EvPGLnVJTRTucSgzWVQS5ILrJoub
ltR1xMrrHCQfNmbBvdPBw+Z9Ucww0JjKZfVFbKEPTpv7+HDR4QnHiGtNr9iNyK6bhUf17fp6xTMx
8+ULEs6a7OE6QmWZ2BOipa3/uLj8xdoD/QZ4eXtp2yPCNBeo7gFAjhbPtvgV4UblFF+lrknxlb3S
yLgv7dwEDavdhn/NkkjLsZFjZHcfeeo7JneBJ+ZF5hrPWyr5Ico3VqbFZhhUPxokiRXdsVd3Y4nh
zPYjrZdaIXun05ZJAf0m7QuXuSaLSc6r5pbdRdZTYsToJS4vRLabdgQWjahNonXFJOONoBj7SNDj
YRyekcBTMh1eB/EajqqcSG7mDyzEitqrDR9uSDoLTioFUpLmJaiUtoAV8rWJYZPgswydtHg0HEM0
33GUttdP58SIx+NJAShcjPzJ8w7BCZpnvEguDcQA8qaBj57BP/cp6qqI+Cu4I8nypyY2GxQqaeOJ
vn7QEtdQakkWuPXKQ2Cj0k3btA/kIuVeLCv1j/6TTpMgNFQNl20HJVrpsCooeKe+Qg2uyCDYertO
xRHAwGQSzg0fLyh8CMvtRzrfn5V9h3vT0DRvPLpURLTOOeCobRGE4k4i63TsPaUSfDknRFhlVQWq
Dwo8z30kQ7uCisSAJdv2I3xM7W4sUMOr0B2ja1LMpxm2tbvrCj9RY1ZF7CgHazXHFBubJ/uW44R7
FJUso32V6HglmFVMMrkr1q8pT1IYOukipwDBlumeT/KNZnl2CDwAr1K1loWGk38vek5feNt/UJiu
q00Jm94iGDgFEMJfVycuHRCGwjq9xUu0cMPJw6gtl6l9FRuii1Dd5aItHueI0EKdBx4ZhYJsiHrG
q9IM8r8zIoV824iY0sVGUhGyUtkbqJr/HMqxcP9EkP6V8gfAThFt/76GyIbVdUgTKZ00jRWbhfKp
/GssM2Wc1cJP0IqDJJDl8wTkw3l6GnsZhcGnEfCSUDZCz9TtPgcbBqdJY/ezbWX8k6VWQvLabqo0
MVtjwVv9I6Et5JA808ciKYL3eZAlDDIBqEDgeTyyNXbnRBNCuT8QYNeTfP6+clbPKRg0cCw4oy/M
Pvc8HYI/pxePPcqYYZtn1bo39uEYMs16UCxP/76o4bCaKejm0vV7nrM+6c8dP8H6m9XQRHmYbIIo
v8VnJ254+SrrdYsaQy90CU8ZcdPORtLBYR0gljW5oaez1pRE2wKtbg4YOf9nz5k6KGUI24LJc5+R
quzhrKUSDy6j79cCyFeZtkVFrgqBF5JAmJwdRAUcmG7cxbJVrQvBRWazoMzTvvPTpos89d236Zrk
FMT+IhQEmWOJyExXOrWj5KYQ9CBgljoYfyshRdO3PRwJGdTucGk8zq+/MxqpP5Ry8s1/kmXue+JB
bMPlIhI6+VlDgb/5xTqPZOY37yYi7195pQyXk5dtmoGUyTXA9xNhnLSCbCPRNAEj2XrNFSKIyCSa
jb/YAvhc6QuUG5G+J3gKoAnTxfD3Btg4UPajWgA2MgR0rnkGnzf9Ukz0kHYHQO8XQccIdLuUz95C
9Bu2mgIbG+hNNlpOnYbtMCx+HySMu40OOG8DfEN6Uvh2cQGl5LeeTNTyMYKdAsw8mGB/5DUpDPHf
lo+xRCFKfFScAlAvOAmci3dCvAVBgHGVtykzaiIkAgXqGNptARUJpMT1xGtxqsT6TLApKQMZFNaL
C0RG6AR6lS6RMxQ2WtVq1ZwB9V4lW0qFs4d3IMiEyuIHEbfwtgSIkJFpiMHFMce9MYZKiGJkGs8Y
ec5p5bGt5HtzfikH96goDF+rIKvYCrgF35DqiPcvm/vq3A//dkGyYXRr7s2A4XxbyeWEZcA8clPq
ieynmu+qVKKn45slJ4/DsCjkbRzOO2Oegd+Ig3kzJsE4rAukK3EBz+clrLgUtb7KH+ux4jpDq445
pNn+WF9kLigcUY78iJzpUFxvlWTQOxcP0cplHCg6XWbrY+Dynigfqyj0DQoczHoGd0J79Y+vLT/K
6hmQTk5eviuQJL+HxL/7pfjE+gsaQgFJGt7/i/uHHk5jpSPL2TgLBnOSKKgXpvEKkaYCxz9Epdi5
XfwzhlulrJh0yOwBPGG8FDzS51GsHQomtDcdcuVavznx4U8vp9KBa3j/ZH8aRQDklxAmyspkvhGu
l02F7NTIG5AuSnDu1PQmzCLm9nFW+vfaKm0HQ4zny3ROmrHQ+Kw3AzKf9swqSgdv+KLZcIrKXM4u
qBmBfSSuF9gO0/oAd7d3/FUGDq1QUTzcr7dEcTXatdBQgKOYOuJijwOdrhg1nERZ4+ETGFVUmZCl
gjYRAm5HIYvXriYt3iq9kTLu8UjWv2Fd6YifDmlYW6HE1YFPRqPefv7VSqT6w3sx4D9QPQFoNDtL
gycgorjdh7Pqdw8Rpcc4H4eCykPgYUSfY8wWNlvNm6j7AvoAB+BuA8POqj0AGD/A6fsBqT7MB5Rm
3pzV7F7YqF6Nr8v8CX+TB+1a7zZXs8WYxxt3R19VNbrLpxVvqxFZbv8fk6CwzUFLIIGSYgUKbT1g
X0a1hzL8JHcEDxW/7hPVQ7Wubw1eFKv2b4Uhh8FE0e9kACiz3IZ6Wl/QNIeJbavhSx6rMNZ+ufnL
FYmbuQk9rbwKcvoZZkbTSNSudld5IH2M3MKmKGWiMRTNrMH2vpha9E/42AYtM9iM/sOJUO3JPofo
oGedJlkRzOcSKobkOV4eCLWgui/VThW8Zl4/KyeF2Mv+R4oG2doMAw0dvsOP9UWmNVnTlM9XZ4Ar
FW4jD3wbvPCJppguJNAxVBDgg1zRkHFAsETAkWXsAsulvxLCrhyJtNy2dX9GT5efcr83pF2zIOU3
FlVOhKZlnIKtAzpcnGOcVoNXydEJqT35oCCd/HTqLDZblQIURfn323bmXjILdqY5yKZ/lCccXGaZ
xPFfQtEhlyzILJ2FTESIQqGZgOj5iNuzf4a3WVvolKrZz0qIKqvR8mLlqmQeTbA4gmAzS6yjqm0G
2DfJO0erO6/QNn/yGnVhdXzRntBD1bhZr342S0/rSyUlOcMbWNzOqUx2kKJts+8Bu9GtnHH7a0Zv
avNA8EWly5r5LR75aLEkhqacNjxFjqcsCWDiMjAD2gMGKYfnxyMnl5WR3wjzH6MYI3b+eQ8jfO2Q
BT3mh4dqsFLFu1NjGO+7wL6R0dLc3Vw1tyUdsB/YQ/xHwuw3QEW4Ks7PB61eQ4jI/QBW2+o2XNSl
kTGKW07eB5UVs6sO6L+3nYXgyEZ2gSEi3D4haHIRILWuevupgLBFClY7WQtlYYdoz8sCrN7rk0qf
kuGJ2piB2jBo5cR5cehRAT8RdPvA7kSqCsyGODKSMRDxkDDKoNoRgE43E+zQAF5sflQjHjWOPM2P
x3n+lZpN9N881BeTwe1XSEP1s67ku04wiLxLyQKh8v/V/59N3Li2ETc81TNbkmX8nLue3pRa6yS/
7B3Dt3cVSkMO5hKAh03JDOR0CAhpeYjx9bEpKsRnkgxHUwLT02RHWaR6d5pB2kZ7A/Jr3mJvqVTm
AJpiYcMDqCvlrcXm7x2u4HVg/z9uXuBDeG1Is2asWbRBHSaVrcIWMbxXQZs+mjRNQE+eX/bWhXRA
Cbx25FRXsxMLPMObDU16jsmtonw9fYTVeGV2QGa05lFIeJ+zn5RuZ8WnOWHGXpnam/44QYgRivYJ
mcWw7xyvD0bsfZsOhLLm2iWe8P9Xnp0y2nHx6IJf47JMSZr+6N7rvHn8VFVIGBcRZi0fNPQFLWXy
ygVhAi3JMv6itf2qNABFdNjfpdxjy2wd3Z96sDi1Ha3P/fYgunOEBzXZ9FF3WZOLkTLRO8B4mQ3s
kM3gXoH3T+5UCd8meFbQ7d2i7HrNTJBk0CHi52cE6zy6WoD+6L7PELe++E9XoT+8Fq8Woh9FHyZU
p2CUkFSVTlx16qf6b5AZmUYBmID6byvdzglzRQHnMei1HWTCunbwTlpjXkaLXnDO+oiKY1Oww2ya
5UuuEGEV047uztV+2NesLd8aadJ5kfUlOhcpgQF4Dt6EcHJREHmNEz/WFwYiseHMyFFGjI2dJyZ+
pMyRf2af1iZQtbjEfjc+EbBc3URgSoriclGbj3hv9dI5hV23PUVQlUG/blHs3iu5EYNZq9fdnZg5
GyyIuouebQOzdT2cmcuTwMAXcilzYe8GINlNEjrmbv9kTzP3PMrszq3YV1w/X9gJVsaP11xmn0VM
owxrKHsMhadhaaO17OyctqzvhcEDqIjHQPg0Amp8eZUwJdWxoocOgI8WXj7s7owu3UZU8gMzIdBu
xAVgn41sym4H3RgMNe36qgN4Jxkx+XCnXAdpRFrmG9uoY5X4Ge3nN9nrfz+9MlvMgQQRKP/HAuCd
s4befUCUObb3eap7mgxn3+8sl3CWJFWte2Jeco2kC1h6RDWaH2PmObEMaD2ILJP4hFaUrGVYmc3/
q+ngzcK6KGqu5ApIGSUF/6I6LbzAnHZelzpexQ97+Tmut4VEtJ4bHA3JzYOXQWXKFdu2iED3Roiv
qZVVbOn82Kj4UiIZmahOTOLZbfqQUjiHGiCYh9pkIIPJtgdPFVkp5vRqE5/wRHl3XkZbhcyJ4AwB
iYX4cWpCDjgHiFM/0y6ZEv5HxMLAvhq6cqsHKwcj6pZRA3p7SbNfmlzm5q13XtkjVlsLIM424ptb
cu4pYCSXmqeh5puTwhXPr6EPV+YB2+RznTEXJepXzbdbl1oHoi7S+KiQR4gQZv0ExDsnd5jXE3R/
8LqwURdypcdSoqk/nE1prEyWs99epynYebd2/R3utF/dK1LYJhhQP9j/Zgk2wmslakbWshhb5p/7
I55Jn86Z4svDnjX/qd9DPToInnxLLRlj8cMogjdx3JjhLsomn1qVa+oLtn+JewoF/n9iTohMVoB/
hVRTE0PuG2MkruFzuX8F63F3wntFNogaKRl817B1iHumkyWsVGCUDxZvk2xQQosTxlFij59YoYQG
hSgCxFPpo9TiS2E6HZ9D72C2WPHRAruihKKXbJt9ZFsF1G3jWLWZ1RgG58brcK9vI1benxfrFTB3
8VPrrNSA/F9WI89ehkrTmY+X9xISNoo4VV1BIVETRexVSXXsO15kry7rmTejc4jxiaP5sOZIKptU
zpEyZVvJtw58DhVTrpwdVkzKUnRahCd7tsZekUinGiMf1vhupdstkT+VG1dpn7bVWTxVGEZQZLS0
w7OWFv0n8drPJx66apctOXkO/NYevK31Wwd4Nh/K4lVURUKmJ3W8nnDFWSZ+fkxMdFTyIcwf1BJQ
LJ1B7T3vF+YaSwbjgTnV5v/7HtUg+CEl6HQP6S6Dhtp4cGdzVCrsY1RcSzNzvgXnvqVqFbhd+kUV
F7wxT5o7H4utjLhgbBTDeYy58iKtb9eFOe2mjZ1wWK66Pqf10+UnHffhkA7OLj0gYf+t3SbjwVdE
45yl4h/QUA/R9A6L1A+Xqtwuzeja7YMTHRwgjaqwz40i6IfgWfDW42cTwDmxESxRlnuOk5xqUOLt
MnW1UUof/mWiLaDu3RXBLCjiGClkUNEaujTvoNfZZJcZ+Bh7NWzoU1ih2FAqfqFKmewSHswW7grh
Tqvcbt79DlODLFN6Egn1ZAvpwLvqfJF2ZYt/a8L/EglmklxY2uwW+pCjKFpj2g4dLlvzvSQFOVWr
usAZkBoq5nTTTuL++mxkA90s7yvCQ0APGoA4LX0+bmds/27ThbcAnBQSXNZb3MHlb8X3/qh5gkvD
euxBU4063xIFwtnaCan1SriUgbIw6HfmRMpaYtNa2GteyD0ogA2iYG/rvD1hvQy24leTySopxTu+
UFgChFjxcKP91oL1JaKbgKM2nIJQ6/8AfbF3WtExcWIJwpA2+5lYXeH5Prh822V1/BX+k8SJb3Tu
qj5LFKbsLetF2GU7tWYPGrbjmxFvHZ56tYsDWtf70zPGP5dCdEv2rhzvvViLfmgrCsYDuPfkY4L0
7IFzYkUThPA1Pp4lrAw1VRNaO9jcGCPNOBJZKBLI9EI/SN7MWpRholQY4FGD6OPJzARswnOe5ie4
5v0CTZf/WHXkSKw81HXNm+BDNqE2FiJT1sz/KuewM8KmiepNBBF8GUb0x/EoWQa2VP8chuC3sdFC
izMPMHuIiQoHiX71DwTJSQCongsvKJET6mMmcua+CJG/79l4PhFg7d7LeQ5M/Z2LvbL4DLiFatkV
6a/3o7B0EHR8Q7kp9mahZe9Xlaw9UotuvC1p1FLZlKBWpIL+f4wNUaungWAH0Uac9V5WX2nNLoLw
SBCsMtWdLeK796yyXEP3y/q5+dXGvplbK+O3gSUFn1KHT01QCjC77ixEE1kAdYOH/ZwRi46uygcJ
1sKjFjPmIQjD2WqwPHCKCnWoa5J44b2+LwuUB0bvszFJ0ASuYAIf+iXkvuxL/PUQE8CdLt3LBfdk
5gq0s8wi03JJXT7Qm9HFk/r4Ddgy9RjW7p0Y+Q7jnCQ3mQoUXd9nftNyxmrEglxdoP4dyeZKOBo4
BrUl2ioIOlHWgWJ0ejOm9bmXa1ZI+EcC5/xnjEL1JUD/o4pFgvwaTapsYotxBhugvnLz+kBc8B6y
ieT4d6j33t0KYs5bqzJZRah7at6jTZYA/Aa8CCo0NR9YCVh4Q/Y0SVLjr+C7eNmye+BjdpXnE27K
fovDOf1/JbZnR/0znTRn5ln/Mv7vCHqy0T4T34b5oG28wh2FBjplqs+TsLyUpbaESYpgs3juK8R5
US7zLxciOx01P7eB2Cr6KWexBI1SBCbWtBIJLpZqf6cZ/AyGvVK0paW/12D1tCfnbZtsDqKHcpKo
LUXD00brSLylpefVHvskdevw2CaIGxm+w0zd1VeAiHUliX3s8OIoFqrxpbSFq2OecnrtNbJy7fn7
I1nkAcTx+u0Hiaaq2AoIVqESY+jvzSz9EplCCMM5qxmt9mAxr/pY4VVZ2kaj/0F1ixCiIuxnrP+L
/ajulFWBJWeRmLg3DTWbSEdsD026tG+z5OSPd9/5vPRS6ZVs5cCNd//fRJF8c9zXKtwI7iAtr6x8
esRmxvf3wEw2PBEh5oMWXT6guprhrUErmQqjhNIBi/b6AqZ+ma2wUXFGOMdgaeWGFbPRTNFQaW3l
N9ZRRVtzsBM75XmgTUAqn06a1mG4vEFzyhIm21gPLFM0i8x0asPv7baif+Lrm+sGJcmDMhmWo4jx
+E0kc1r0nUmEGmzOOf0RuU/YNCYEgZ0eUdRkYowuTKcbxWUDdrZL7N0SRnXmfaIO2TlF4C55ellv
6PpXdmmf1bqU8qEBZyMBx2kb1XBOvBgXOV94jxzAcWMjI4aK+V4iK6hlYxASNeYD/0PGnswDEbeD
tiMvV9cQw8/gUXtqcqNKZfuDVVKFp4TgufPVXURVnQvekKSfAKDvtzfpbj9pf5Q5TlMQGoQf5jqi
jRWwfZW73TA7qUziHwl9CWg9izpS9+x1IucIhgSiqE1CeHfvMvAiawN6TpjLxPjKqfIettiFnzQ9
dzdsQDJK8SA7MRYFDfgv6K79XmkDhmdpWO8zmJRZIPiGcQxgRR9rL0tvCFaQhE/nFul/YcwfmsTQ
7tnZvoOuhc8+ErOqHxNIPaqvCNehtueTVnWBdsTAZAOxyPV2Asq3IFBthz8eOJv0fM4RVg/ys7M3
3BqFM4JF6yjMgPW9etIflMDZ/f8L1NnTOHL9efgMu/AVyCCFLjFZGljFnJKPxu3f4HhopltbIlay
t87eb8sYj84o64Ij/1FIuoky2gNZ85O1K/GWksfuv+hvgzCTzo0HiAj62hM/Ax+NDbZ37aJNYEnD
+N4x+ZsaOA7d5P9RLUPS4NxbEJXz2Rs2tqqz/R86MpdQ1t5egk7JWHRC6wNMO1l05nmDQaqlY0W/
GqSLCaYLIiehqDMzC20iwNKpeAQ8kMDtztuYArbf2CkrSkjtZ67CgGp6YAQOrIg0OJQY1F6cGS9A
w+fYeFQ0957ZlUtW+RAvphhNrVu+pgBLgqcpF9aMSl0Alvl1eh06ZtUPKXc8dd+YtP5is5dOtuA5
yzdhr5cVjWXkUkkVupkJmzq786mn7XWevI99Eosw2W3twXHpD3m7VjVJgQMctHV8YPgI50nAn9dV
0EHVQdIjWcJAXP8QZfJ8lwmWRwgAtrUIWRM3eplLs+ZiTp27PteTQ75rVgy2gkPvDlh+AvozRd4i
mwU5ovZeP+oJ619Z8oGxVHHdhr0AakFIBmH3SNov72mtX5ygcDTVTZUflID/2hh0NNMJnQyz98wi
uFaqMvDCa7XI33w9kHU5dB4HGzZJGWmN4eh++1Ta1YP+qpqTqz/K4jt3ZIvMZou+at2x2YcjaApD
qgyfyiuGlAWHUrac5ColZhInJ3CROt5WA45EibXI79BXA9PsGY3r6+ZohsKEAtGQVWW+Y7Cz5IIV
ja+R0Wh4uucosdt7MAm7hsrGp9sR7gZvxes/YdD0x2KNOKmvaCqIIB6faQTaR248oYC6fHd5feFc
nvLy34fuR8HfFjiiQl0k4cibBYK86scnRR0KChv1bMkXG+lc/Y6rawg7h8gpK6z0CnEo3jq5VR3m
ij0FQAt+zUJbNfkZ6KQVM+o+PVtsGbPmA47865EbF7BDzS7qKChmHfPBgEaP4l7N8UxUH4Mh2TUc
xgh+fBmrHKHU/S4z8zgNiXuGs0l5mB+v2zjqwEME639qjUziQK+vc5RKhc1PeElqavZcTRauzKIt
gwK0xxhWAKfNcTWuwbR3qjxLU9Ek8FCWxEiCQ7IH6k43oC3/TpgMBAFvzNRenMkGPrOI/7CBRQ/J
bzmNJ/vHDRVQquobzr3hOQPx6tvo2nM3O4oLwNMF5l30a2K2VRW0VHKkxKdroh2bWTf6LuQu4VPE
Qdi/U3o7Pr53UTnpVdDJwgVMRSk2tdrO759ts06CUbngrQnPKy/GulUIyDa0MC7PJKlRJ/PuhmJk
zboQryBzrXhJED1TT5cO2U+HRWXjWG32f9n3bwjWceobLnlJx342dwZVrR8myp+0GsnpPOqbVaEv
GSbzj+o7OZOKsLkQvrrRI0km7SGZYhlxPDp4CYTjmDzMqFkqTMV//Ci8B0CJajnJcQ68YEq2S34I
1QrbZZdQfc3HriyFTE4sU/Pk83VI9AgJF4byveTBUzaIaF6HfzMZ9FE/bgftcyHlztQ+kU2PxXjZ
Ku5CXk50KrW2vp207gXp/0iFOxndMaDMZnlljR5xH/U+xAjg0Mo7QEJwRZCubtWsYFHuEN/QK0H8
SfC0ye7ilho4Tou3TZuFSmZqknfuFVAdDISH4tH2kpHtv09+9w1dd1WJZIcPFSSpRELZCqUzn53E
/vojhEKcZi2HnAkDZARWPEaWwaWO2iJYjS4hiv4d8vt2BwNO2IrqmbShXW4VFHvYIoWREWYjPsT7
vYtAy91el47GRSYR0iWAZcVpHj0MrqWvXwVTn612A9TSAh4mHVnt+VBtw3OUXwY1xvt50sgHuP/B
kZo8+d9BnaRZnsD61V/U+tIFGWB1GmoHH0J3s1ldeG7xYq0373ITYv/mS8QDqTiQLVgEwSQLncVF
NHKvjbCvij8WD7ltq+H1LUJB04zQl5c9y8NFPAIVS1MQ0eDo+Jrkenjr0acgtLL77kmC5dyi8OY7
G4n60UxiYAXHbMFSiva4UA2b+PAXUvkBKBRivKUmBGJ9fBW6DUa2P56Z/yg2ompUqd/5iRw5YJne
Y7LUcygUH5F/wzVFBNFoebXN7jXoVKUagB88hFXkqvjAW0zT4cNa2tSeutCw1Zrm0WBfYW7qYJA2
CUJgZb0u/w3tcMPOg+/eD+1gX1D71KJSRUIYa4s9bQZxnUX4svfBelUcU2XrWCL8yiAl/J9UA+9T
ZRYC0qL4z279hjOMES0GRNa3UCDEEqQgxX/BpizEovLsVokJ19970UnIgcINfbfdLMCRwRwG0db3
ob2zuPigVhP8tx2gVSV27zUusxYdcR8zN09iKz3EjXpAOx50zeXhkJETZyeQeWiEHWf9StOsvxuq
HCTU07LNsO8k2/iaThk7HeL7PyDJ9dTYuZcdvAs39xLUjsHSzPBideWdb665nuEr4G7Jos6FkgKq
I1+htPnuFEmWC//vE17BzuxOy6QHhd4k6gRFWh2PWVn1bjNStcPCV/AHHr47g11ZptamYtTJQhOZ
vH+vg8caHl81pjMf6Cz84ngbnyVTnRjSU8Ztm11/9oBqKJrk0WRKXGYTbbxDLOX9WFcZvadybD0d
RLFDIgGMmBdXPIAYl+Cupx40l0ZOZEhifl/6hZ5hYwXZdy7ceXnjUZ929yOpYOSpFLyZoWkFh1uj
SZJL7aJNcM5VZCS86p/ofucOERb8UnJ0B7oJdFNrxg836iMTioSjK7iBN+xSS6rPS0oL3WUc8QqA
Jpbd+hyKY0mG0W9rvaH30R6K3c3F7e77ffU1WPL1Sns/1/d7acdd3NeOoA5hniWnaBSAbCRrX4Me
sEnhI5f7ZAR5Uwr7F+0KqoBV/C0+I23UuHca3McdAA8lngUPS7VL9Rdtxcs7rUjwBgqWpJmXSxhE
GRTP5MHRHSC0KQa4PiIWG3X0awKLFJlXNZY/qfijDnnzNiJYJSSxO42Y9uktcOoUbjmtUPPmS19x
1WyRk8uHt3GCMLv7RyjNajTAZ7Ef75k3IJQB2G29FxEakf5BQsl+8+ccyMryGLxT9zzEytZ0MzIj
MXnf1xUkJjvqKZd+pG1Xox9BzxTFnRFQtiZ5G6QRMlRD/3qgxw4f7YjTAs+vNjEqYP2zqU8uGbyk
RZfiNwOTF7B/GGR0+Ni4EKH5G8OyLVBssuEQcoYlmf98x81/4Mzf+Z6rlbnRxr0k36f2Wct5sK+B
PdMl/EBkm/nuPlX5T6RCg655P7HeYvaTpjmObGFZ7To7c0P2SBJsBvyL1mPdNrouUfNLaAwnE8ii
63M664yuqFTKzvAyVqtssie9biEmwF+kgw5AX/N9eHOzFk4pn76rWJPTl7IdH/waGdU1wn1e75c2
fBeJ9wBUMUWoTphzSx0T9imuVLTFRALAB91gy0NIy6SJFQX9B1OZjykflxqG94UrNZwEBzXb/Lbg
j3dTlnX5eCs7wq6ac9+6/UwJx9he+ddGAib7XIjmgFYmefvPDBnk9VV+SD72LhfMeQhx1rMrZNeX
t8fGI4u5r145LOMh2uAIxeKH+os0651w776XJk0KO3u36DhKeK08cn2bta6DjhGM2jlhuWiZjFPl
1mcLT6xmRU9oHJVK0eN7OAyznBSUZ9HtAD2I4bM0cGTb0MU/pilh2kbAEa87A+mQwameg0LoGugj
o1BKXwIjSiogdGXZnTYEwn71zlRp5D4tYn2T0/uBtC4vMc9202NNuN06RUZAG5pXJVbKfi985KDS
3NoNzg2BJvNmfGJDcK000cppVVw26Zf3zfT4WSCUunopQIZbGHCi4LZYYXKwPz1k0zdyTc9/bIJ3
ya7eAiuJboXcAkI93tzUZwL2l3lSqkoCLBj2yuLHn6nWs2AivRF97AXOVb5F1YHXkcjOtS3aKioX
tlgWoFV+Hr05EIGn4hDXM+wptrFA7eYyOEn61RQUwFOqpe3QBGToDMMnATSKykhXijKsd9pb559g
TT2TGTvAQqplRBl9SLukK/tfASzYnu+2iLJzS7BHgqLIneoWU3MBttGbtsQRcQawsDo9N4XusUpV
LGcxLfasXNZyO8tX2cMlDDVh8P0CeQ8CDxjBt0J0atfrpAetqDQaySAueOMASNjNuHlfdA+Qz6Zr
lDXIsaiQSFe07WRcdPwVktGVBJwGV6OGjxLAP8674NWDgugdiXJPSUYC7OHIcqjMjRw7hIeI4O5d
0LPUTPOm8b9hEqWTHRlGl6Ci1/J0ErcsNO4CAsEgcIQuQC7pYelWwuEQmN4WgB2GYqV8/17Qc5Re
RhxN/QZYzCSvHdfoElkhYJB5Edyel+io1+/jOPuiNWRyybsrrXsdPqlDpBc8KiVVfmuJB7fUIC/P
4m7dVqR8v8CR17cW+ywXk6fqx02WcKUiGDWcSEkSs0WiBTG8hA80B8cKUyO91s/DFPZ/jlv/xW3K
owm+TKWEvCdXUNWYoqNRu8qnNKoN8e4wv0QguZZJmvk3i4ei4QyeEpXJqFRCYAobKRBr3VZ1rsXk
fMSzWwjfItLja3s6ShpXNEIDRR3A6+BAMaDQpTJMRytHWk7Jjf58kVHoSo9FF3vBZT5aU340k6YY
muSbKmXvQc2wN8YytDkdTVQkVhBZ3/mReDET1PyU96ECEtovFApDkvzC3WczQsw2ionOEeypGqsp
zG38V6i44vRUpA8qsfI+AVENfCZEe4ivZ7joJZVyHqZr7a4tM3JR3oYJRQBOcaiX20FbSX+flfgi
1mTQDsHev685SXI6hl43mz8HTaKOdTz7dJwm/pmmJ+1i+InFK1sMWSr8cHyvCaKUjPhmNFmiIyKO
DfOq8Fn2hohDMauXG3owsn96VigvwdTjQ/UbEhMzpdrtnM72aF0bqb+idiH4hqpmgGUVBH/fjGIi
2C52X/XDILpilbU/i/e6aWfhJVZr3ihkv0D1MYtAK8t5zTk0eHS4PSPJKvx6XigQOqUvpfswcARC
ogAyGItY4f/0r18ETkQY/dUyHvPq8CJKD7mOWZDWcnJfBej0qS8CY95tTMQm/GMukPbS9ExEFVJ/
s0Kb2R+edcaKbTo7qjVkz6liHd8v/c4k1nnN9lyVhYhJTEb9NAdscgK8zo1rlmAgJVqmVN+emwdq
n/YKaZFMeIF9rVCQ+ZVcyhN0kHY/I9cMgQM8SE49Y9qzt6SWHpYFSEplVoYfJWKaOpHEJHyTuLVZ
UTYc9Y5mQ4wGLtavfyqCUFdyw9pU+jjzbvXG5SpCx9EpnPJYMnaXU/oKidmspJrR6A/WwPe2qYKR
VUi3WAcoCxdPqE4+Sh9urpoSPSrcULRvhKZ/453YcjF2CQWDA7NmlOnSzkeVTz7Rkvy0RaYdeaFW
2s7zcmXw8GbHoe5FHB2IKvtjwYFiihJjI3JvLQwiOACVqxkPifawOI7vI49PjDfhftIz8fZfQdJd
qNnFabMtd8NZreJp1toT1rEQ1TzpuHBkkW64NRql5CuKmgAs+4qPDok4V75vNozfubzJcDFk9HsS
Y7f/vR2LLuO7CgIwtvfKkSOkG77EDxJ4LsjoLXIE6+Z2kMTU9yUyBA4pnqyZ7Jsll/SVfo+Vrzl5
ySIgDL7kQ9btflAFpUr9RiyHR1dxl6o4++FNR+rCpbsIrSk7RCBhOlzyBpzxwe6CfcRN928JQmIa
tHTKDr/xzkSh8PLHcQw7wbqPWSHr5qunSqk3d6OR8E/iNRJ2F/6eVbP5GFUvdh7E8pgX5XGzWdTi
iyJP46NUwno34ItZpxipfswDLo4FOO0QG0zLWFbDOGMXzXsR4xUQQOxW2t4QZRjZWNw1xFXelCiX
MHaX+njq+bPSGvUN+TM1w407uj+Eyxlq4P1i9ZyQU6DK0WiSTvGM7od/hF+7J3HHr/H2R+Oif2Su
p1PbAt+hXX8LKyUfzwH8ZpNxfq6fQoHZTM07Regu7p1Lk6L3RhktwhXnlDQFKg2P4A8MTOta59w2
QqEMVepg+CQ5LvvD12OpL6zUxJNHWD8SGmhDDBQUpEQGT2Djf8r3r53Sq+DNtPKL76omgDDclmdO
rKVsLTIssJJZDOTVcAjrghMnW9j/7IR4oUDO4pwqv85bqHHNCUnb9kxrc5ZfjNo0bKsJnuxVK5/F
b4r+W8PtwMh3m6ciXTNFmAXLnQ6EnCMS2IebzUplQG4fZnfCLurJHuMyNhMHTwUYxwV+b+O/mXLU
mBjNAepPfLsNDrL660VDCcyrlrRgi4ogEAPyOPKdTz+iYkw2lEFeQ8W99V3MQ1pyT1X/Ep2J6xZd
ccjB3xTmVjudZJm0+mFiriZl9TzLQ49jBQsLq6knihTW4Dn8NaYbVdf5YeD+SZlhOHTyWVCAJ6oH
jGnJBb90pEFr+AvoHD5MmJQYfYLuiFhDWOchhc3/xXpqCOt385Ho/7dEQ//4A3yNJJYima144tql
WbMXlSCJMBEID42G9yOrNA35LmXHl6vCfQYpjg8xPtOyAtpgudV31W04pl6vBCzURLNmgYZmjMjc
w7R1kC+w33TzIZMWQhqP2/pNa5AZjiQ72sbFlPjn5UslmI44EAD1Fxu/hNjmsi11tRbi0MOCI7xb
iqEmDl70qi099xnxdDxZIZD2LS9iyyIBzN+LX+19iY4OHw7ylqGeH1b9Ob2EexTbgUXS0CGyx5sw
DspFNNQOgXTIHxs//XygTlbr/NDDdI3JN2qh4H5FOhHbaOzDKyn2fwboDiqf5czYF8puYTRUgde4
l6FQkUl0bcVohrax36QmSGOmUbgz/wOCWh224LX5c0fpbXy0IHJX4GO0UilpdiVlZ2YbVg1N3p6k
QUJ88wbj7I32nYFucXN4JL+y+Ne/F3f11LRJYOwHH8yni7cbfaxCWxF0Hy9Xf1790YbGDuUxSb7Q
4pcJfpl/uCw86pcnvhlS3+3aNgOziolyv6xAfeY2eaAeRMOi1t2T8Xy8vke5uIGlkc/rE7b5PJR4
kGm/LeVLgZrOYPGwhel4iMRbtYur2Dv4SlCQFkG4nqIP2CW7P7tQJeEyGbGJM+rYlfrU/HMV3SI2
4Zo75rgtPvPtBKuJPnoTsr2OaVo8b+E4FXs8cPLWYX8oniAIBJOFz+L6Bm4c5YMTslQKcOyjcGe1
atK0G9NIrNsZO/Vn8tc5iNaAXoEgFlFq5JPfuAUiBfsf53w5LHW8C5jjk/kBtyjUFNdSIoO+qsdB
et974sQjNtXRUqjL3AqMezFN09rO55i62ubYrCqa7dtbbzwFEvMFNORYwqt4qdCei5/tBpWX+jq1
h+WOpZ15IU7C5Bo6jJd3DF5ZRMMKEuPJWFqB6zsjOJ5tKhfV103qO79tz6cEd9s94qQxZ+zruZ3M
fGH3yzO1u1Mq8X38og5iLzfSUKg9PsOXdc6AcBgNO5G1HHAZ/+vxV0CwnFdw6W/4ez6sV4CeowvP
6wf0oYXDgdaKtUyetW1xFSBkEWDIvRENyhdGvhYctaiEO+H26iz4YkQGt4d2LCqdQWbVzhIK7FV5
LEEUrTtBcQzSJ32At44wcv+gn6R7o5Um61jZT2TSRM948UlXYCc0kpEjesZSANraMmSrFsS88AXP
dJwlWiCY/by3/8mCTieEw8rjm83s29w9xqzzmKDQLo3XlI+G0KwQi5k8ZkxlhOVLOLiEKXQ3bjdw
9BN00MrOwdutzwq4xqGLkUAG4yIOal9r1ec7qZBQjpB7uVrS8+TVgjTSmNazsxTPzB3l5oIZCkfc
mjZc9e6equ52PRh9wejXk+J3MpUoU3lT3dWGM2aYf7hd4X06B7/5pyT+8x0PqNQIAwvmrhuocszO
83ksWJa4QM2ACR68xGN0z37Tf/P08pE0E6VIUVd7ozwmkKX9kutUqs/BKbGDSRlCM7sinzXv7Dvu
IyNfGTjieHgXbnJ7WRYVH7WeROF7XGA8d/luBxmqOufYdjC682qlFDjTpWBHiWTXm0JDyIhqlcA1
qQ4+S4S+vqLDjcYbLepEcmTocS0T1RarAWTRO66dYkAOBTn5/Y2T6AHXCv3JODWXcJh5rowopvSt
yE6WnQtMtDTzHGQVJLEgtzNLb40Nce7Z89rnRI+qth9tCP70SOZ3mzpAzkVnK5n+fgopy6RPOtxE
AS7Qq5FRMP344OlBh2M00ZhaW35Xrb1BvdhmbzQ615ppFfRXu4OV8LzVwdhZViJqNeupEND2O6xy
3xyRadVnxMcqlmMB1MM02BmBMjzvnRc8y+6WB0AVIa2t1AZHmxafhndWK6QId78Y/KxSk4Sq1g0c
Z30UyUoKVpWj0zDgN4mxcsvBmv3hwjdQlFsLxVWySnRiVx1JAqnc/pwNQ32cHfIInHKURKhaKzT0
9OUJ+F34DGsX7ms1HOHGg1Lz9ukoa7ssrCGTDMthJvZvTLexFv77AkioVw+385fuiyvptWNjyNDW
SAHZYhPmI+y4G0LGy3s39gdgssGMuXsWUizMGbtaSh4k6bMCZp+6lUmjzSCt+HnztwXNGfWtBnhX
plA0iLCOZZNekvpFIrz96QYaKoPWSduPLocaMHFzFfQt5lAtIndywmjXMJyxuOam27m6z2OftJb+
dnUW5fD9zijvGyApkoY8MVT/JjXZSEYopVtGhpOv6Q93pJt2jOZcsydlj5JaZzTtzz/DxeR0O0n4
dYYYvFcmKfx3oxJpKUKtuLiABkukW2kmEeBufwpWQZPQLw5Xg/8Tf1ywJ83ooq5UBJmgBYu6PG1j
3p7ij0/iP7TV9h/ABmH6IQmgF9VbBSNpk8tm9LvbiHiz4WazuzN1qMC0QV2Vmq+msBzJV3RBo9Lk
xF8KYnIYRtKt0hBBStWuloafghCbH8CTkgrOfIzA5smqsK6i/9wgJ/sCBYC3HldWoLORD+oKWlxI
xsS4gCNlHheppbXOmBMbgp8D4c6vZCHbIJ/L0CDsaBdqMm8QiIyDkyf2S5HZcimFMit5QQu1U3a+
i6vAz82O0LAR3InfrEyh92RUk+ZpoWucwIYwKwX6mqsdjCsh/w9xI7nKuTUeWzWqHyTHgrLCb+dc
sQQubaPXYOnlc+9TBqgndrdYxDRw2N2vBlm0j3vSLQvp4Rtb1S9ADHIRy0bNDqmsXqnz1pS6FH/I
vqYkNXLbjJrMJZIUMWjuY8tG3w5mmak6PO4FnAN9uHGms57wDjUTBzxeUm9v7OZ1icWDm3iZjsyK
JLIzOWn+un3hHzrCv0ReQgdT569C5a5DojZ2RNTGyFDtyonAb3BpNZi0y1bVjCgzAKMAuTbEz+OD
zgtijwoyg07+6gRMQ6A8psyralX7W/Tq0ZgExjWkIaTFzLCoQJOEqDDKl29c1KcPyAlH/Rq3L/P9
dRV777P7ZjP0PfjBbmU+HHRWD11QGqACn9vyhMr0BFgDNvkIhAhf/lsj0IDoPdiDyStUfG/OOEQE
8pfn5sMt8oWC0gKBQbrGQmQX7VeYRpZX5Y7q3ym/E98UDauNMZqsJjt5HqRfrF/jDVCtdBbijqm3
Wv/YZsFt7vEK+OBX+nRd6PsAoZa8yct+OorWpW8GNmrKAf2dhcvmjbrl/BnQBXm2Uma4YkBRRdrs
sHU2IqvDHWzBQ+KSiTC/r2PQ9cuJ5Al5XVvt7QsJKZdfExoGviur2cj4W8IKbnrJo8r2FiAjfojl
HATav7bN1xepGwXzo7Vuli2BCAA9WymBV0cIsrQac9F4KfVatfZ1EZT+6clwbKOrTTKR1n+gndX5
J4mk5f4TXyBCuyscoqIEKfhJ1OHIf30sx6ub61FHPKdGN/M3bb7VRk4nzh2D16e+Kna6oBgkhRHJ
w3zw7rQkoSv7IkCuXqMKZZLaiZHTGcXQMOFHnxSiXH3A52zFTZ19H27lIMKuz1heGmYubAdWSCfH
+zxThB60g/+fITs/itfAx133OjvjH/x/pvZnyTn5v5mfPtVrdOtsAEP+OSy0yFpFsfduxycLwc9n
ze6j6LZEzwei1Z1iIJuYrWv3AgrpIktS/eVSZ/3CTvPNFqVpbKgqvVxX99Tz67ZZV6oJtvnikR7z
qQC4tq7GbP9XtaBfVjWgNQpYoOXSBQqgQQ/etqfjCPiNEdukehD8g4wlkUr8W3Xy+qxHI3zQjdhF
3bUG0UTXIv7is9yocakDpSZ8x141+4M4t5lco93/vSBT8QaUPzimOdVhBGSCMvndeF5q6Uugv3bu
fcDNf6UsJyMnJFoGVKkvhixhxBlayNVxuyj7qwK2M4jNSzSW7+2nyKjFkNgsk6ibbkcl+yDinLjl
585xYyIzwHfhfDQKoRvO/ShfA6LF9cOctv36KsfqXw4l19c9EG+4CKFl9cx58xojDj4NtW6KnvZm
o7ozaXiy/cl6DZ2MruLHvkbeu7QxNsnHmTztVptTlnP0mhgK+2lpy7ylBuVYBlaB+zTEI5B3CP0q
rWgKUVPRzh+cn/19Nqvw6uECCQsj4RcpuZ6jJ3YXta1Tz2yn/MMOWKfeZH+zJgiVn+IXq3IlcRZz
5rjXCsaYZColW13/lC/uLdjnfieP6n9BlhMA7KJo7bdgqv5bMTQJPU1ldn+u7zOKD2ya5wiLAQIL
QJ90Oh3CLEoBrwapr85VAnBb5O3n2Raq6aRUzimfeiCSDiBMz03FJoKp3Oa84h5k99WFXEQSv263
ojLKouVERUzSYWNSD6LxALNiU5ame3ZgY9J4EZR1k7BZn9tFgWcR3Oyg5aYKAdk5/NfHHx/b6YYU
SBaj1kUL8C1PEgE5rUetvf23pH1PE9mdvdXhdBjTnW+cZ4L9fA+WsS+vL/pGOcMJqoGLuGCwGfgs
Vk+00OOCpb6oqXtR2Uarq1wve6EcRYYJlD6xSiwLR8DWfgFuPo1GzUFLsN+JtVzsfTlw/a2ECaGk
Z0r2Uh/nqfUYboQpBoiy6YRxPPfukn3uDhJvtJuSJYg13A1rALdl8AqnSJna8uKQpz//cW0KXSTm
Y/z8gbBa7z+2aakw7B3xseYacXCXoYLE6GKveJYLJzQqlJmyfAQ6xnEKMmDeRO1htwiLYJA7bbs3
YqjM+EKCzQg2eGT3dZiFWkLQD05rNs8qluJGn4jdplvshhs/IvwGK2dozYyxT2qrC/cV+spZtuLK
wfc9Ifd7FCuGzfhs/Gqvx2G0XRPLvsqKlNcoo0qdxurj7Obj9ScaOzlgEWfgKXkPYimDwcHL7hMA
KAJz2txvfnrDoIHbaonS6Rx3HOeXkjybdxhNBI3VykEJp2I7vVefQD9kT7gJYhgLC/2b1Y1c/Rtq
NIKDrnDOQRyhIkcQjG8SPJP42ijBbgNo/aKV/Sx1WSrjKj/OL6r/KEkAOwZnpggptkpDRKaqZ9tX
VfCBSzmbcSvH6QN2boG6RjKJYOku0zL39YItgDyH5W0ufilPdYOtzOMgeSo3Up6DSR0kJ8CI0tlr
Bx9I4kQUBwNmrSx4bRslswezMWWluuj4B8n/lQ8QgCYFJUPV8eqzJeOLdl4hwHZ9jPB2vif4Qp4L
RrYHim3xD56HrMe/aFNtaXJJ1gtnd7K6orkB3+DkaHC97cHQSApqiiyFHV+18U2melxFsjV8vTUp
achS+KXxSxdAioAtmLztOaMbGsD09zWZN3IgyA7mLgAOUSDzu2/zZ6tn0JCNyz9wEwacLqNHXdxg
KAvI8Q0O2S145DUrB0r/QPIbnFny0UDnjKx7N61VV8fwYIg59fsI4l0ZHiVVaH6R/NyWRUehks0A
DV9smVd1lm+QYURFVGtDIWp/tZb4UIlziKzet1mV6IK+rf6AFchF/ilDC3mpSTGSet6yi7995UU2
4abpdy2rl+61NK5qJum5R6xw4nzrUUnTOINPjzqdsJUz7fSIkPIufdLx8PIBpPhWX4u+uwhEIAfW
HPhET+V7Is+gMpzFSjYkGmne9uGgu9iOEpaoOBgNNDiDnbsihXy+6J4XzV3hs2a5U8x2u9KU65/q
rYtYqm2lY8F1vrWRPRrI0nRcgDrI6awJeT6gp4nwHIU/HH+z+KKH6qupERtUGUlUX7zQC65NlfXE
TmF0agTdNwnP1LyV81gTb2fV9Hv9pXW9sOkh+MF91EjKBF+8RQdvzE02LI8C6EPDys45qBzpVpuU
CN5pjCAaubERonvedRqU9yGzG4+X6mr1aE1NG9Up2MKTwbAyDUi7d47E+dU0kAaOyVEEBTKParAP
ldaz9A+zqUhTOnqIFnHia3NppUHYLEpo9bkH5xjUIvzmn3v26637H4v8cwJrhwarF2lPRq7d44so
sYmP2O6ebZ4LQU5el65FHhMgNWYoDRpTfcr7a6qyf8hsUF/Lz/+1mgSd7TLnUeMvc0nzNnnkPOmj
v12uW43sPWcmKMcfqEWo4GNL0Oi5cdrWt7JrF4oUAnB13rU9QLp9fgDbe4oPw1R2gONUl/BsdzAP
62HBKAv3n5k9EnK6qu/mvMR2J2ZhSQn+aRUz4VAvs/F0RjjCr2M2t5rxscOCRx3zeJ/OOij3p+FY
AhV5IrCGlPhU+C/rGWOas5ucOl2c+mwzu8DGLyeD+dMOC45tAhMi7zjSk4rmejvMOwUep5uKZste
u55wYpovzuFii4yh1j/Wzhum+7DIgv6NS0/wXsMioZ2MJ+B3tGmfre9FdiKZ35itUBoarVzi85Dy
cLODWEvloT6nf2JVYRoF26RRxvqL5cSUqRcIug3XJ/okbWsJQjkxocgcwN0kVaV1WYKCwOeap5jW
/YDD4oJyHMtDTfHjyQW7+jKP8r11vFq7QZXesiaP4IQHwZwHG6OQ9aDUlF9ZjPb7pEPzhGrq0KvI
xNz140DOYLG3d3wSvldgfzc7hQidWVXtdzxoXp5EaVnoQP6se/9YzCO1LgDgtrBbHO1i5TZs4nDm
03qAJJRrJfSwdcGnfu0NSUQ0LDH4Yq8QudKUL4KVXFfMnYQNRTaXMXuQD9gRPmQfjDzvFqEMNk8B
UokZp3Fjl5y2+Zc9IY/cNyqFrlIlIA0ouBG9REa5dGoJ2b3D5/rPm5Q3atIaUip/DOLORpHWzgpV
l1PTNeNlbQteBYYzTuKYULemF6fr88VyBDrFdU78JCzbKBx5a3oLji1PTvDbV2+jsvLbUfhS/USp
ngozGVVtTvxDSL8B9p/FUz1F3ddQ9N0LeJoRiSUgBblxZyhYNSCnHM6ZZTvcoxtn/Xz/6T8M1uv6
CEu/AIb4aj1OWKpPNvVRqBzqqQhULo3eTnoL/7W9illzBoEVhtHJEtiAkAwCL57NXl7t96fFlkm4
tsHYRyN5F5hwT0Z27SNEpWSzCeDVPz0RnmbgJmiRntA1XoH4L9Hp9sHR/tP43z+xIZ/KR2ouiHdd
MUrBLN/T7BLBL2a6OiKhRUFys6MBia2tJ+gt9guFDzD8P6CwPl1s3a3T5sMpXaCQv1I8FKdOIsWt
RYkyFatbG+YgWCg1lvH1F3sPmVM4LzZwvjO0OpYahOBWi+3+3eu9KNPbXHe8AuqZxVgX2NHV8HPJ
o70cdn8NQBUKBi977hqbXPqdc57DSxRI5TVBYU5uJtHAZIA0nYaLPSuhoC8a70Lgx+OjVli26Av9
+QleCG/rsI0hXsGsCeDof9uoyn6syQ4lNIk413tCBtoI8TVCkg+PGivJfPMhFhggbG+6nm+3NQD+
y7mc7AJ+t2BYXsPZ2m6F0hNg6QuX7dgdsUk9F46djVOMwnIyiFcjiLR2MD7kBMmxccZPfkaFUbNS
XrMiNKD1xI2JerzxUJ374bkMKt+FB3a6FhHesIT2IYPFtuN7ZaYIFBluEtR7oUJayAVo6GuSukpZ
5t94zwGmQJOmPK52YpX6aDlV1/1gwzaC79G+4myPuO9SBJD6BJl5QBA4G7owprxlCXMl1n0lpXNS
PP7yo1Lhtizllc5xFt8XpnJ9vSoLouAKGNvJUHtjSf0tiIYnWmEvK4dsBtmRO/fbg61f/JIhctNJ
CXtrfLxC86u+rYs5N3dUDRk9/02Mj/FAnB6jZeuca03gg+Gbsh36zgFcxA/HzvmpcqTY/0TW8o/+
LEJaZpdkUCqkmB6qLeaWikpSA3OzF7XAlFvr4Cuoq1xDdzmvB14LNqqeGVEaxSZXuWNIO7BE2XPt
sDTTSaAN9vwvZh+M7mebW51kyeyYqL2OWl5H2hY8lBsvEfbu4BqDLGtfEZpljLX4rYvLZQRSdpmR
Qy1vVeLioet/Q6efpVqjOyN2h7QBmPPTV+4KvGEez29VZ0cRJSESZgUnSMqF76QCVFTEspZyDnrg
E2yLOhpdZStkKDkZmzSnEVVTmfucDSM3HbMWM3VMMG1tMhuQu1a7fbbzfYtz+qQ4n6JWk42HN/S+
gUIwbUUro4BOn0eIT/xd9b2lpP1Ebfd/Rd9x6YRUmZ2GPb0n/0OKLZVLpBOIyg4Xj2BeWWuOSAHD
9nnpfoFgipf5wau0HxkyXpK/yamezYHLfJJnYFt4M/CzEPah02R8rwecI2kfuDd2h0l4ibMeo+p9
a8n6ckOXtGYII4D7DOB6rimoyBlUhxTs+V82Oqv7cmvEXI5yV7eiwaEPjxPFF1eQ8bcI41RjHp9d
pw7WcbyH5FZ6hsWs7i3XgP08sRyuYK2xdFAxLGjEM+V7fUH5D7nkxdBWL/I/t2BYtGHS3IlgXWdt
edDfa5KxhB99INGZdWgZOv9bZcTih8jodajM35kHbcGtza7u5cld+OiL3WbNFa5suap/en00gWdD
pFZbGhlU4Hz4H0n5BwsbEEp/K16JlW2D9Z2dff2qcGiFGW5MxAVbDEQTA5n0kdCC/x45ph5kAzyL
ROqxLPO+WqW5K+JA5M2twGtaH/bvaQehWh53JgqQHQON7TGzjhf+eWrG/omq+FjUllZcghrc/ckg
COzungDhFwq0M3mmOPs7YD7hylQT6dkt4+uUShlRRGJyNKg6l3NlE2dO/H8NSPjbMStaT7t420nI
xp8LBVSC+1jbqpKywjR7Z/DhEm/yREz/4PHWJt7kTmJjnfeQNc4pf9+w0aVFK3Me65iRp+Hx7rNZ
WyjghlFstVgonfxyG3BLBbzaEjcKv/EC+HQIhznqSLUyQCOhIEBn6BEsWhrJS7ymEzIl6NauWk+w
SDFQdxkI0RQdfvwpR65vQqz5YQzCYruiXL8m0mbYg2RlVLquMbJ0T+u4jnEi09A9dWjrM1tg1p0d
YcsA94g6ejpPjGLvJcoR2ytaTY/86UsdW3OlDng+1K9D5MqmaYPsKLgAF6N0HSlezgFrFnJDWzxR
d6fqxoM74bHBif0Z1LTSj6rsJGsX/dQdLZxhppEnXakZHUR23nleDLxH53HTYYLmU0aJvWgXL1Ne
QCLlZJsG/gangq1GuQwofjwl6ncbNCfaMGlk+ScfNjOzIbdNosEJpZjouYncE0RvR0ReJdoytz8V
HEAsALxGIiZsqcy3n8YKT7BADhv0/vKs8tScYgXGY3symBNZQvKjKbNDvWJ0FEAsTXLM+/rZhSTU
jSOh7BJ0S8tMOUjH1XEKMHec8O3Ld7cUxOgx5/up9qFkf5u0NFHAdNe+QGtL4I+9qHGOWZlT+GMP
Jz5/y6qgbea1ImhtGd8csxPZsO1kR4A8a3d3qNXgKi/xLwxBoDILW7cMABnPMvzSJOEYRIFAD6hE
oZN/FM2LRB2E8Z6DE35T1AAoYQwjV0Pz41YmMYOrReSp2AEpGTdW6iivUuAvKmUYVQpqNesWAY7I
siYeaTtxChdNeXtp7+S2HpqkxPHX5BnZwMTmRqFB+6h2OIJknFY9U4qUAbbg5X8GAA5HAFJiyRRa
TmdyIrkEgENulGLxiu6ZwTuWkDPPf5CEgx22HKVTVHIWdaivr07QFMqIblmcaWowwuXQVjGc3r0h
IHw/8J2dA6PvgVl9+Guux5xs5fdD3HKpLTrOhoHGC5vPTxyJeDd4SxjacvbHKO0ReSO7yEV38n5u
cDoTqw72wosks7z6RbZEo+Y7/+atJMgW7VL0WHCMPR+TEw5H0TdUQ+BCDkw53dcrcPI+wxY/xc42
0OVP+E3t2irEAgRz9fgTsKxKAqxOQ1mzAghUa+2y9xsWIfWT3OQ/F5sdod/HlwFwxHtW6d4VN3ia
JEKd5oJoJI+G44min8w8wnZKB6hmPFcj0EgWVnFen0E8V2528ePx7MAbe0EQGwJ0uJLGQRdS2t6b
2TqWRwl5vX+to3GvZ5+UCdOXo240O0cUwjYBNizXuyPpfTR/U5RJ1iWUMpOPA10BBmSGkx/rGcal
NN/czqsUck/o0z3+xq68nhjIV75iJDWgeeFXfpLmZ5cq3owpW8INHPp5OY7kpserzX1iKg9VZa2G
jk31shqzS/LuHSNU3+cKxs/nZlOYBvsPj4bjriMbSHzMFHadGYyVICjLTowOOjTMVUMQJdx6rwcy
IAmRJrekO0LHzzp+BwChYCq8fsyeLu3+5qNkxVRmOgMbRd7KkipNtnLGM+Z36dVn+yJnVPxpNAAD
WTvE3rHCwjry4f4hERm9hIa1afwwC0V59gGSudG9o/uf4HCN0aDPxW1vccoZaxzv2CwAfvHZqjnB
mMNBIpfzJbbMErS16+tD2Wn1+6jrhfeYQRdy+OtIWYplLmU1C0d0h+CRLvBXnsShBj8NZ6/GDndk
79H+MlGBmn3JAMPDU3dOOAc+d72jNb3NzngFFLnVXCE5gG60QqQCZNFWyxN8twn6uLIW6+t4yrkO
6UjGrGdlcaxvrndYYH3Wt+8K3an3VuN4QxlaN8gihhjfnSkPbWI3XscinjS7uDX4yh/62yKlHQbG
1+C8cUzqPOw3dqpK6ehYG66qkP4pMPQ5A9kIdAMARY2MR1XiLv/Yt1uOU3l3YTzplnStSdNZlcJa
/90FRCR5il/E4DsC8TrbN/zV4HgoDXrwFvjmui+02FnnS9lvqDLyDPx6VhFeNpSo/LbUbpFgjOxW
c3CqNJbf08miwYvucfpTDfScLSfdho3d7/NQxDCumSIL/5O7mQqZxC/hClN27LzAHQMRyb7B9qhg
RPwlOcGru8v6GHjhqkxKcEJce880GDGlD0rYchmGEbjaHgKXI7kuzWzdfWVyFBWyUzk7wsDubJYx
rxVlJ9kaVYdfcbNQPRxf5sDJbFRosWXHuyg47bLzfviHUP8iH99nTBwP1U+yOwJKZ1s81yRUEkiY
vVSdYyAMVf9gETydr4t2erfI5WcFHM1gs5YnblYEyrNCDZ/prwR3dH3Np5XooyeerM0LD2IGpXKK
lhpfX2VdpnDZ7Y8lJM69WjQs4JjE6QROpvdSJRotOgsqElEZ8c+rtV0PhjLZSQaP0xMSMDj/gvv2
FLwrWM9d0TrhWcKP3i613iq7DIQQkepZILbV70ECKnqSHhBSALnU5l70J5uzlNcj6U15QiLN/PDm
MommmvjohdKd/QKszuOkrAxAbRwnNxQMszHSzatYU9lwPDCbM/982TrxbIWzNKO+e13WedFp1kps
vY5l5ojULERtcXO/tiV9GzpmsU0EHFKsMyuUC1voYb0VYnJlxGGtsJouayTYObCrtBqR11yyGNk1
P48zBd9qmHq/TCjsc0wQPXPhDVmik3zfqXFPhzWz9Xl3ZAzbzN0JJ+qL/1ir/R3xzGVK+6hR89aQ
KzMQ/ZrYKYXA4g1INuQofOoA+oidDwaS3CcDJYNf+kWXot4TUg6uH+waeoBxKlRUPtbaap+qDovx
fyCOqdQQHO00RXuCdASG0E0cUHRsbunmdCsBpfqs18hER+TZvhIrarxhPDejvZTy4ye3Gw9Mxj2g
6RT6itH0YUemIvcYV0kvj9GG0/kukJi+WWt3l4sJ4YVBTnZlBRoVCEKsa53Pz9v47qjI5tZLpQ3r
E7Psn+KOWFJyysQq7WpWrY5z3q/reZLtR19kLooLALTU56sShK8wjHUhyNbWD8trwR5cSrePUyLc
qe1BbeMVntJC13D8R1ynS+Wd6Gxbp8krTzLuGDKltWaz9Raxkob5AOF8VGcJKbjP+8776DkyzLNE
dvZPcwkz6/EdJfKvTyaRizFFNlWDjCjywq3VUQXCrOjW6U1VD919Ujm/qqYFgwDs1EZ2loXAa/0H
jPBLsVBGHl/gsgyFCz+01Y86bSh6mT3gdiqQWideiHyogLkSFA0kcQjycgwUz1BjQCj5HvoC5tN+
bmmYlaPoCZx9v9FXVkRcrcUz/8359sX2KEX8N/APC0gyJjfwNbaDyLH0et9AcLD/KXIOobH6TfFG
szWn+91y1hyYCg6T3tx7i6k1nXYmmtF/ROE7LGXfJaKD9MUb3b7OPtgOiX1pSYeXFi8gvt7fhcrm
swq1aLn1xARDMdRS8ZGDrmCQUtjnWF9oqT72bolQyMR6+MG6foBkue3/20weapCpq3osmzQq6SNY
oSSEyNaEvgjrIJYnkjqR8wUUom4nCTDRk3cUyaq5msAeEaMuvvMdOF42yrRpWNGp0h+L8OH6k9VC
E5yNWZobsCrDtrVjIWFerO3WsH+K4Ls2R1esAam5tEm56g8xBBX1Vgjus0Zi5cWnznAP2d23guR8
Sf8GCmQRM1cKSLR4sL8QU4yAjV/04ywbNTgQdl+BEKTOyLKromDUKPEe+afJv6c5iblGQW/rP7nb
lF5k3vCvtBGG5U4Nt83oGv07ccypDKFGgWNdkRdde1opseSapu1UZKYd31r5/DK1hp3Rf/MJKqTA
Nqa1qEmh6AYiVe/Lipoj0iQr5EgTTyU9jYfuJvBNak3xga9M0N5ZlSx4mHAQKL5o0SUJL9L1ntHv
hbGGqDEpbk3R3AfeUVLkfgLWc+waV3MuJFO+BX8/8h/W6erlqDe8w0Sme9TprEftAebJroraDF8Y
quN7k7c1T2DttxPDx0rl+nP8CcWPAiJtMt/bsj10SgptNJPlOjB3Xks+Aq6pqR8dcZn+LauDRA/3
MvDK03gGZtFjchyzMAFTpa1HSgaElUO6D0ZtYvLxeaAgEfl8i8+5pthnvHA3uUgd6eFAFJFxEToN
KASKz1pkDaaL+5Oa6toWu1y4jBnUY/g6z6VaBpNS8L0VRhYRYRlrlaXsNNIEyshbNcMBTuwL45QO
MI0Ob6cWznxcWRCKsjWWrQaFKZW5lPCYoLHr82nly5I2d5IbLq8m0eiGi+so2ahDC5RtvOL8yama
BcmcrYlI+Kg6H0yEmsqMd33j8GF8tgTJLw1qp2i76imbvagCIn5kux+G5z8JYeAVZRILmjXP4mQ8
qve2M1SzJgOEENQmYI6QDeD6bRL965RvrfZlsibXlDQSSC9qJwowoMvLKFRdNq0K5EvZGrbPg2ci
pLPP64s5UaDZOt2rbuQBWQGPcoAREh490g96Esak2fRu+McGnMfmPqdFVnlB0JDHILhzhtta87Xf
noy+MM5zcJr7/wMhU6EVr/WXcfsFbNgmzY8BKIFzUFmiud89XXBrtfelZZw1RY6/bQpy36Hau//m
frHTfprkce+c7MENAeP/0PXEiP7cuV4Ezv61/I0ctjvXCXdt0oYH65ykoNL9d7hxBNbA+Ym7ZPyA
TtRFKZGksv4XAZH5+SvhxnXcaswitFG91lfrvMRT8vSeMReWW/rD2lBOhSQb6tV0+PYGIWh6Vuz+
0i/z2fTSJwf3uZl75WbvOjHKbXo6opCt9rmoTE5ZxfAFBA6d3TE1IXym7gOQVcTWZot4k8vIX2dK
5JVbycsQYeo/Y0W0SfAFkgHKlo/F7bz3v1/fOBiMnhl9mnrO0VnfcRyEDAm6dLNxD91JjSAS1SAJ
7wK3MV0jrBT7+LCIZD+dUiinblXX3DJzTX/KOfGxwDkanCzBmiR9eu7modyrV8K9nfk1tF5NbIQX
Cr3AnMd0HwlVxo7JvRs10IdTf6GyzyVp8hm1E0yXT0NUDKJtO0a6UN+BtgFR4/1vQBQ9yV0LhBCY
BJwnyc7ttHKjXamxR47goM2tzWaB8eF9XxqA4Ze0swCSMoAa2OzwF4NzbGlRJkbSsF4hAeINbfM2
c22H88bPQLf1BXSDKynXDtOKLJPnyFibzfm62iUjLYeCo/dfLqAuqveUALmg6ijAihiXqwIB6uCZ
2v9T2YaQK0NKhFnmpCDkK7DLcYmo4b7/9OBEVpzINsCT0pfSJ9kWcN9zZSTL345tM96PGgaaLV7F
/FcDoLeSpjr8aShN27rfKDFW8KoXev6p2Kr9iWChkmAW7A7ttrheBGzG/ixjA2avlPavUHm/PP8f
g0fxBwR330zHyZMMwWPRzGlKqp8ZhuuB0X9jyzI7FKmNwu9O1anDtZPH8sar/aeE7M67x/piSBOV
fne4927GNbYsOVzfZ5oW7QdUJgA+nZYs05spBQMfej0Ze2qDj/06CeBwDy+UUHX/cgaBJaarP0a+
/1c9HpNIHxq/YarR2fqV2cjmr49uY1QPlw8RmuGiI0n4u7O78A4WyUywgRquzCy7Jf93U3/CQVQi
snnJzldBfAf8gNcwglgiFMI764dQLw0tkouGwiZkxEH9RiMymgA3meRXqTsJfmDnfrhArbmpyrLh
W5q/jzPhalasN+yXpmFfXVu7ovgd7izcrfCsMTqTWutooUqqgiVMZ+CvO4mZ5LIp3AhFUmnjUz5i
iZPGMPKFZJrt2kM2Gfe6w0ks0GbC8NcdAE+SzbedKWfyUsiLiE2VVRhBwQ/wogTy5uuP9j1gHsh9
SrkEYGqIXGRRsYzatbJdX7gc04grW847Rpdq3j6MGPhVE0Ee2CIjciI/7JcJ6GJoaE3saNwKnkfF
MQWtOru5LqUsqi+Dg9YZqp834E3r4RvTTZYngNxLo2gPRESV7+wkgzQWeXUXOUjObl2NHNuWc+qb
2zq5ivBsno1b18t6txJSCUWHJe2WpWxIpsTwMQUudxd3DW/1KbWca/fKT3bub1dJz7HLEZu4Ui23
UCQMBVwRV++qyi2gph0jxMlq/FwBFTHG1vFBWeEQ3qbX6K32jHjaWPusXUMRJfCrk923CqH5OVro
WPi77F0cZv1KAQaqdPE/Qw+OnKRXgqfnyJcAb16yLZudBXmNz+r1JtL7QNvGd/Mx6HmsxU5bgBeY
IMnCKa/ELlXqbzd/O8IAwvAOoX1WxGzBu9WGdtLgMIlX2V/q+1f+ZW0pd7++ijxDuwjmpS+qcPm3
pQc2pOfH0Bb50jbuip3lwonKIGaTuuztBkGNbrlq7Un7/6+2iPpbUdKqXh+G9KEZFhy6aSbDJVwK
UTtqWT7R3/lbSfh4IeHyFctMwvKjuQB+QnReUXvcutg5rExICLkffLOrMfB7f8ZmHb+rIn7y4l2G
woiizdHyxzB9zVdrL0/dPnDXNlwjCHO6pLZoUm6VJU1hw6mkHyMfc0jBDnzLjc0b4faL4rnAkHay
wgUaGzbMuzqu9t61GJtHaGfQiHro2etuJKJARVrRgW0yiQi7f5z1Ab5PpJJYK1YtvCCuWc3QUWmf
7gz1NqZWg9YjuG6zyE/wGAed6QWRAPfPTJke5PTL/OBlF5NkLgR+Ewhlorrya4xX+iwAQR56tl8l
e37jqrOvIouHwtj9qbEZkvEnLuLc9LlwhSebLocvg1+ldcng1d8BA3rdMjq7Xt5zW46NMb5m74Ry
H/UC3fkdcqKQJUDTof2hM8AcX2pPsjqv83Hy4nfY79ao6Qo5YS4hQWHoOLUVUca/H9zD9ylYTcxR
+WeVMVm/oVr2jHa8UaNu6kOceiVyG9ItTPrEAe47H/PmuM0qmfz+U+l1NWt3ai+fb4yuUZ/EJ4zD
GDGW/gB0UqDqt1bGgOrxYuZtXprZ/QqD6mADkgDvRH3qE7do6klnJNF1Qb73o39dlGjvB4B+24qP
v/1h0jscUPz+Vw8Ig9cXnr+MACnsVnEhCb2T981BfnD+FxgbaNZiBo1BFqmLms2KPT5dKugylWak
icmJbXDvZYAAoFZSAM8wd4Bug2q8acAAlin4abtTkkSVpC/2TVeTuO//cITUY/cEwZhuAT0J8T9Q
W6zizoRV/CI9YVaNMfulLWtl3WZ/UIZw4jelnBa3wDgqSQP0glYtwvly2OJ2y4j7LooH2RjJWYWS
6IhZji6Pu/cnSm7lwgZOXfgRs5g+XoTr1XE6LJzxqAIwKVCJtok9B/l40yiE4EbbUPMuN7mfxzAn
QIawP0B7o0C5sL8bCOhoc2lvd/zVPRcbs9RzAELyJ5328WNvTTB3XKa9IzKg1BzNZW/CHX1oHjlO
BT1dcylr5J4TZdnK7rOsBAO4Ol73Ln4DzCcmZhBkEoZ3CMue7gx8uCcUr+jDefGG2hRdyz2/qZhu
YIQ3xPbccg9GeaczWUm+jDnUsoxiRElK5EsfFZJMx57x98Lwm3eRpGYZDKK0o5AU79WxcpZKo4Xl
PKjJ8HVLyPBjSd7o5l9bleS7FzaqGuuJvqPpbbeUxO8RgEn61ntdJCkR5XCAlhhpjuQE7MG6H91t
NJIB1tQvNSukAoI09x0cT9ighizbd/tLfbcihOhjbAM0ocniSBa9os6kNUInNFLkprNiP4hPlheQ
2B2kYu0UnfqxgQI+vYEuRbv0z44YGEEqV9ll55j7POg1fo8C7AFn58+qfoYSDpbKOuk/YyJZ32kH
G2tLHpKlm+CJuJMwHCpBmXrrANfC/Wvrk8F6n+gaTjFNfs0sDGireQuuWh0VvuYNasFoU3Jeun6q
3hab/lol76GkzCS4LA4ysBjeDtz9PlT9cc5bGorVQgN7izEiIOVbDA+vId7ktszEWnbuugDWddd+
ukdD3teUk/r+7aAVo4e1VVsPCc10iEbad5rehWd82bxjVh/FHs3Wq1lI4AzgMFv4L4DVS117MpKx
yGWYMb+5HbFh6A1ulCldOPI+uw7El7zLNhIBlF+lYpYqvupof7xYrAxWoJLk5Tm5u6sTr5L5ZXdq
TsBaj4qMCrjf8m8WkJVcj2Sg8SqQ3bg8LbkPihcpOKMpBKEIqiOr/iD40c9kEtSw3XhC/RcnByWs
p1A1hd+8L4tKmgg8Oh0wnwuQL6sP/5ZLfaRyYUEsyKKwQ6ANw7qhFCPg2fvaHHKApiHFBmn3NGa6
WeT1IqohdNlFoAsqVTC6Sfuw2kDg0RTQQOJGV4zrh4sgeBEMgcg2wTRqKzIa0csUHvAgPJckKMGU
yG2hsRE1mbVHW3I2Mn7tkRwocutd2RynH79fWTTzClprg20Xx+F9eh5L2l34Tctt/eZS4lBcuy3W
Dv/qFVqxBffodNbDedBnL7iFEckIgXa+rmRFtuWbkVN4C1KPkeSsyccFhx4WCmbkRrAIq4C4zSkT
4Nk/WcfJAkuF+F1YK/4UfTiMEpqvByVlBE4zZLQZVFC/M/U2C3zQh79Fw2qOj2faJBIKNd8R0tZn
OZyJAQsgu9gCLjw6fJgMTkVacgW6H8nVtSX8h7eJ9aa64njLq8eVOuTZz47ud+8kouGTquEdIx2p
6rQjqkqIrrScfd6q0YgYg8RIpyVh70iXr9cReLLZlIiRsqud8nUXjSOkmiE53CVTU0k6wpYV7gdt
0sRuzzmOrhnlr6fr4GGH+8WL5gLXpFiTeLeR4dFreklxpJdesMmUopPtpSBK9RT3VLLPwREjJO0d
C/at7z63aSPSplZtHaRdt4O5fw1D4otn/puP/qP1DQTNlZlxDBTj9Fnio8DOpCz/TqziJHPJ08yB
fw/RRTg/G9y4vgvYnUxTyTmlVbzaiLzktENqtV9QfFyXErb2YtZU1zTdPgqgSTIwxQ7Nf+uO3XjT
HcrBzwA2iii92FjDe/kXl3SZODYueKALjCS2cQUk+tXtEZ/agh1Q9Pc0lOPOAY+2xJc8sEhnF6ik
zcAuBaDJ6my6UDPjDjYA75Ek/H63mVl9KT6d2vcd6pTognIruxZyVl0cYvAMo4V80eEBBgpKB0ti
XLxxavKGb+IdlVdoGMaX6hSig+GlcVUX3ZOk5jej1BAbSF/jv1ngLvpLaFkmJuV2eEroVqipLBfx
wq/DU3xf+B5ls9wgMVl3/050Vc2YY+wq/8+ol35VHcl7IPPNRIgHUWBvDOdjojGFIiSd12UnIwMQ
GxccfpxfxJH4VgHhpPhG1as5WsbR/VrjaPau4ko600JySPATUPg8pyUziV6vNTnbMsCTOB0uQEI/
kZFdhLmDRVM0WUSMusMK4HwGPxCpxr4mDoZBH1AKBQAJDEQTZBUqiUzQ93OgZMKaDBdjsg9gjIyP
8hdSMOcM5EtE847GgYkB274LQCa2IOMLQ7LLjmLHSTf69yvEVUMHCpcmZ0H+M1uK/mk3MvZWh8k9
DI+KrhknpRNbWVneBZH7vA2YDUrV3qREe4gzY3lgbbCjOk9GN072Kq7lp88eKTcc0PwPLSsEGTPj
OgfAyFJUb+69vELVETp+64taQa2Cl9fLB+Pqj5UHcG0cD8BKhHFGm2P/JTRquwrjvnRCULvxv4j0
nJekP/5bpXVTawRVISX53kXAX5lKIWI+1FbDPMJhpQajjGzpB9QGWXd3o/+pZt9gZ0bw8Nbfq0Wz
9MjOIkAsTqVTHgk06PfjyRjdrB75A0eBMuou5G3W8q0BzQDwOW9PUAYGEqexZxdrb+ZA0rNh7tg1
kqwKOtLPx+2S2NPyKaz/QObuzaPLz8ulBIm/ujgEMjjNab7nYHHLyJHblX1nPs19ZK3IHjLXDG20
TzgZg9mUEczlwo//KMpc+98p1+K1K0ARlyc8aT/kX0Y4KRRjg7WTWIOK23Pm0R6PsSdP/YBOfS5b
hFqL4C34OVJY0IGBWuVa7+mBa5kpk1k++QU2ncseAQTHuZEw78eviSS7us5mwnOhi2UYffJvgIfZ
hGjhdYz+EaDzrcuoH4J2ITvsc71yTaQ6OGCw3LU4BK+zYT2KCulzCbL/9w/XuruiJZXROpQCbpxE
ZUsnmpkWgR5HE+8qhFXWPYQQbwOx/7chOibx0C3W4mUcaXNM/SyOSLQMnJOPx0uxAxTuWJ3e98gl
OF/OtMnVwNdCsV0Ozgd+HTYdK4DOErvj18EDmXF7vdVvT0LJiGY8O2kZl/B837GPKHgFXV4F6iHf
Fu1XNJbX4uc0mHB/dXxn5cF7s5rPUhWa1kSPj9Oza+FUsfhg36Y/RkSQzmTVYFoIvhiXci7kI36r
ZJsPtLxNnWZlNtSRtVxhqbZL8gTXi/Ejxa5QzDK04qF2i/jBUH2MI1hurluCVDf90gUK1euQMMvd
egO+jrUNOIVj0EHc92GU6RTQSf48R3k46gtxfpfwdbeFlko3x8jsYcdetA+SlOKgin4AEJ7c5jy5
unaZAoRsMB/w7qmiPcQYmnTMBF4qPQUm9EfuyJYpP9ZFY3kjwuruf0ufaGMHGQUcCOxfnpNuiNx4
GuBoXQkgkwHeUwfaXv57TY7yXw5iA1mr8ndGg15Hx08injo4KiGhVRZuFIJkzHSsp0jvxmhZJQrb
9RSspkAib7L2Ev3uPuj5UEXzgzoOrUQYAYlXGJZrtOGW1tiNfZB/6R8AC0ZpVS/p78bK/NnCzDKt
4v00yt9CkjxSY0rsCZwCm6VaEPHL8abjIorUBhJE8mIf79tP68sSKOxqXPWlPMCVTNA1GeX4uyX8
pBPsjrzvRtLLd2YO07F3CQkqHRxCmqbi8+TrcrfQV3AIkjuB+UN2OAtSlO6zBy+Be0GRpezZZV22
ikefKdTokFOkjT1wihGJHvwoeeEI1IbQCsN8ada1yhWrJSQkQ4By3wz6yiYYyx/VsZ+U5a62tgeI
+OwSjBjLZRj8PO+KcdASJ1KNGwdGF/iRp40gLAj4yZH4ODTp6YRVIJYKkRCPqkD0q996/OdYtf+7
tFr74TLCqaGlJ6iJYL2EvqKpDK5VMwSmJnrHFke0r2Wiy1V+PTuSO5h0SkZqM4DLuHOLNIPNE+vj
t72J0NlUg1ERTf0Fin55Ij/H84acacDPgQDmy5+ggD5yrMg5lDXbdEVyO9O1Uo3GfBe+/RNLEVnb
ohuGmXvUGD5nsnlS0oVz4Y8xmvAcp49d/Ny85Afq57+cWTZoXD4Ig0LBpWq/HKVJtPWgQ5ueD0rs
edOIPLUegbjtLyhmrznd02VRqHL7Lh+gWlVhmM9zy6gqlgdD+wFG4NaPtXXXThVsSHPOEgKugwJp
MxIbXak2aMfPRrFUBerUc+jBoGcjvqIFsZXleaRziHuYyubGuCmOPt+PP7PtswqNcyLChNJqGbmr
Ioauv3n3HRviYNSHJAkKvkQVICX1fG2EkgBNPw5EWuCnt2nVvmzS92ZFFAfHpINmPp1krmtKDiII
nd9LDaIvURtSoStEbfCi+Sje6lY8QwSCj2FzC1mfHXcb5WKRN8eH1C4w9tu1c47apQiwl2ADdkBH
AI+9qiVEqRncIhCrj6zdPos9EsNfJpdVFtCaZxJPVvvt2ggaQwBrZdulT2xpbouCB+9fC9Jnk4Qy
AXNWYcA+K14yhiJBI/X233E/0q3sNaR1ywKE2crRozYYDbQK8tLs27L1BVzWkCVqX/8NOOgOb/wt
SO07CoX7X8RqTuGWwuSsRuy8OM1l55Q0Pxxv4DjfSg02Cdwd6dZg0z3FzSGyyhdoQmKggiUBU8Hm
X4Z469wRXwxwhKPgRaWpVkheEZXiYiCbwVzVsDo6wnGXIVRHWEl8yDowFq4BIkS8sP0CO5fbOhf2
q2iXArVsnwpleWRqrZdjnwja5oWOtsEVpxc0fFIOgDqr5kcK0wTTSJ11/dC0ZNmmfhaAzfMbJKqD
0rGPyJXO1nSmzf/AJGsjUpEMlCVHtFB8EnBXNPmc0mG9xNiw31ZjuXB5JSB2UDeYpm2W8j05ZuyW
oVaSReO1XHcBA4X42BjOe4mYq4gfHCI5x9YPPqjm4c43UXdYeQjjyj4/wtB9Hjl64EX/8GlpsATy
ISy3MdkHES+exuTYPhdAO6gkMGtiLy/du0qOev+g7GpToEUgKXyEieDTMAMYZzGztGKQQOIPO8HX
aAK7yRtBP2gthECv/FzCdASAamldlP6SCepSBJBdf8+5HprQHi2pIHWGChII7+YLozcXN0V9Kf+4
DFwtAZzsE73r+cQTBe3pEEh86HM3apck3D6RyaN7YwQ5KUQVAdpQvCVWx63vLkPCqUD09HkRLMZJ
kGPXUk3u+826Al0lKuAAEFnNnjx6DMl4OpwgTQgBq2VK0J/PtO/3+vsDYwWqaTguKAf4IXe4gbeU
kvx4M42aEDdPgvB8x3F08hvFNvbDsLS+CmQy9iYC7iHyOUsErTg+kjhpS42nUxL+GNXgMq4EITCx
ocHg9kFb3lqvnLJ8gTFPk4JADXCa98v65NxkSXYRkEXpec/mGvLO7qh1dpUMbRNHFqeS6kGo1nCI
shyk3mGN2lydu2RMK5tE3HFdIcGjaZ7STnYiwNUvUsT0pna9EIFSX1XXK7mLF+TOLJ4piPmzxnMx
96uXaxnZM4msn2s8t2YhlQitOgX82A9ll+hY+SRr2LIWYdttdWS96hCQbgk1lxidaG0yQnBR7fgM
8X5wtHUpsESotanV0TKXzXB1FppdoYfTekQ+L2tVb5mbcNQit4mcS5G6imOVKSV8zdhc1Jo/O1jm
LyRkUZjJ7pvHYaXclCzf3kibZmZUk5GWB8ALetodSsYQoJeUjqyNZ74UvhpuQTnk/jq24x3pIq8r
wIQxRkB8HOXjfxiTo+qM1IahsHO6ss9p9xohXkSNxWdiSnxi+GOrWiLgC2gA8IMdIdArnYLDBghm
SY7UZjYU8wGXN9frUXWCBqWvcIU5um/aCA6UNVjoOd+T+sRWGX/DNdTvR6s8rEAnOy0zeU0EkmCS
5mG5ibVF7LA7//96yOFrSYF+d/AT3+zTIos8h4si2yFQBP5lWmkvNgw4q3zfWRVT3Lyg8vpKEL4g
JtgG1Rom8g4oRdk+BoEbM2N4kXu/WIDIUBZPgGa8Zou6KPUHlJNJqSK9XXSfBLsb3vcYzXy12fQ1
wab5+3i/NVBbdDra8i7WZoLnmEnWPSx2iy8TPpqcg/6kCRf30v3btrg7kxxppqJzfoXRe14f++bK
Rf1V8ytuqQk+Tk6L1OVdy5yDrRiSfPY4dqzZ43DTJe0QjhWkdzBHXtycJd9uzeKg8Mehqt6yC718
BRNC3xLmVKSCNW+UDmL07+kWYYutHpi7n1smw3WktVvCMxEZF6T9KTd7TRXAHHfJHEqnvGvb0itT
tE/PhAAvd4eFHdHJWmiNNyHJv+N7Iog+iY7uG+CAd/4M7gwwuJLlGHU3iXZY+C96+IbzNRWOlYTx
1hn8c2oWmUApsMO5jQSdCzYz6CrQt66g9fwKdV2h/QuNny9QYSd2Dxn3IRQqrWqcJONSvK6qSgMw
xtztMtX7z0cKwDl6e07Py3X44rKCMnb/Pa7xGvbqnzw9tLW8pDJCbW1cbtfnDaFvDcifzDP6KfSY
DmRSJcP90FhQIIlDPv67n5+ICrdNxMcoj9ZV/U5f/l8OSH2geyVczUAu3elAc7HDZ5k3X092GSQK
8dxdIF9gieTWTRXdnEm7HAh7jZs98ioEJi3Z5IbR4rxksD9mjErfEDF9qdeIDnc7h3Y5yfGTr8DH
W4F55FEAb7IZNo5h8qWFUKm8h1ArgNYoHCCn5F4FLCvanSTc3PZ38pCsa9T5p6jexlgE7RTLYajG
SY6XdNvdRFcdYpljTmP+XEyYsw+4Ibru6i7BFoMbdC2JcZzQUaudCyjxLXlwOPkjVAfwIcXS8BZy
HqBY3ZOtRxHZ5zrLSMWbn/c//Eb6pnp7DiAopxtC5giEcvCBKcWQUm5I2pWxmjEQ0BHlpDeXdc6h
xN+5PdRDzpsTiJ4oJyrP39yiOsxQiLRnnXkulvdeUvs+oVKQ2wbXALrJnkyViE7Qp7hPovKV9X+I
3GF6Qb6wA8Rjya0NdJ/MXPYlQPwVJ4DiBxJaD6dVhYPrxF0ViZZRQ9DjAoO0y4861kpYX8dn2Kjp
6H2u8cTW9Nsr4XuIUR118BFkWxX4j3xQmxsaAoHCla4144lGzKSGwHY3dtvgsIBAtwgY+bgTx+bN
8nw+tHF7q/sRbH1j4eoqR/1/EO63aJuCOTuCnjDYQShhQqwqUGVrh6LOrN/K2+44IK+pbZVcsdS2
JbU5j+hXfulZtAIShR7+XBhNBQWqPQZOX7uX9Fil2smApKG3IPmSeFWWZR8fXxV+Q2IUJ8ShUZXq
sCiRsAmwk3ln7HtibnAF0yolcT+2FGwFvpQv63d3s6Jbt5w/Fc8HmzOagKSOo067WdCRJmCmhtMZ
OPAw/mttm5nFRJCnu2VqN6LtSbPuhDMAVar90d1Uf4ApVoWnC5hYajcwsGHJg4vKzlXSrfWd8521
4KbH/oWvnXh54mR+XanK9C2lzmwNIxbE5TDHe5AOsEhMLSOic3APY0bLxBwdsCrEwPtbxfCOgncl
2fhfDXAc6pOmTu+T/7Mrn7ysHRa0NBAHxyHyV7276Le0c5RM0RY0oWr7uRHC5jx5JBBBDJj2a+9C
bO2LvVNlarX4UBWnEt1VRUbpZtZLugDdP41IRibB/7xcBojui4dCaz4GsBqWVzD4inlz7npPTpIm
V7klUU81nODY5TxD0BAh5XLKDz09vGYRBCi383zTcCeDECOClypXOFLXVd0yzK8VC/tpZZ+22hyr
WmcIWHw8pQzom+TwXjvGZ8ElNQWQjA6inK2sbpEtIPlDSRdevca/XQTNz8xRcDoA0kKK+UE2Tc0d
iviBDWojAJ1/KdmcbCbqRBMOOs3VfnCBUQwVi5coM3rC3PSwaJeyAVKs0HYxy222KYk8dz4oHoSn
u2Jx5JgBvU7W2nwo+DlwjZafWJinloPCMAdKRCh2rs8CabFFDFVO567IE3zISNM1p0c8kbD8bzzp
5CFmqWu1A34LHvcStQTZPa5JLU66JB7YE7usG63VDpwXUUfnclNuN5IOVXm04/ig/Z+JKnLID+q1
BF3sznXCbNcTHKVn9oyI8bVU1EGHtyRPyDVRZF2cFvXjCH6QVpIivrjQ0loSjnvSrpCqf6hlOynP
nvbY2dIF56O3vN9iQwFcPqwYuSQZK5LRBSsoWxNvxIkCdC9c1rtovYDA+R9XSCbMxSVZjxN9mSwb
UvJ7sOUvDDqM4PDnb0t1pQQf3Y998QMW6zBOFyosRMNsVmWQ1knm3JqUezjGeDIsTmAzK3MKc1Jq
n8xnrehK0bGeo22nN8yUOavFU22MX8UQq91XvKTRCvQhCMQAUEkj4rer0xavJFK2g85sFJCjbVfN
njm4D7Z33ptVy/8F/buCP2ThHl/07fUawkqLWBMneUkJxu3BHxHiMXlaQm6nyREWEnKB4vriYFT3
z9vaux9q9Rotyr+qk21I6He6nL6/5NThl8S1lzM9lzFme2IVvdp/GYt2nVeFD8OKDAIeSaVAGxvc
9D55n+MCXr/BEJJgOl6CqQEEKfZ5OrxWQ7puHHkktYuYcwq8yrdZAo5oDfSC/cs7Jw7GqoVDvHmg
8DMCHirIE7Ci+t77qrzUcbBzotBPyYk/BEVf2kj1RJdB4CvbomFzJukScvUpL+fvedibYP4CVSHQ
FK6Ngk9sVDID6JgvdBidNMtY54NsPWj/74SAw3atOYU0jT/q8Y3JAVQYLyM6OLu387e3oOQ9u6KE
4yvCTOTlWmXrXqrJ3nSFgjXfRzV79JVIHgiD/Hpti+58NcUyHNfSSrBsRmenVXSZDqlz6GZ1ULv9
rUL4OfaAj6G63wJB+VRzMsUNcjOD0hQDO9TOdrgDUuz70UwtOvswBn+/3jzpmfP6mZ1fwTrUEjdY
eQD0T7fQFIUhYzim8c+gvbRdC5L7FZ57QB2dIbxwYNe2W0LuwozLxHiys7FAuJMwFfYliaHA079T
bNbvbWjWeT4UOqIQiQf8wypABZF/VzSQcAM9Z0QPm5Www4Nc7DCi6j3aHKz6OlNmKtPCPta9PXOC
FKjhlcHOuHnHHhAkO/+2iuFez1QrBlZ6w56q5y+K7CTQhXVdh3SE3xfKMnCrOaOvLyVQfbzLRk8s
A8cCQdUvQYnXzAp5TRASgFESGRgqMTgmc2wAja9fF7mOLR4TXjjcZeY6gREr/DGvfFQ3AYm2t9Xg
p0qux3NuWSRS2UddNYQHb4toLluIll9D35qXlybYF3ZveVFkLSst1M95+V8ThbC5nKp3VwuwmTK6
FGk9UdokIj0YxWvV0wBqVPuTKOwkm7166LK8+ysyveg1egFq/q590BeThNB0rxDigfHlF9mc45Cr
trG/W+I7MfpEd2p6w6MpwykGsbhO6VF0wmlWQ430D1Q05q3esj8NvAI7lg5V534hjW+2wPa8ioV7
X3qdwABCAeNyLodIdlss14xMLxOu5GH4zMaRKZG4rH1QY3X8HSZdVJNQe7SpHRrrhjjRECtN+Z5Y
ZQoOaSWi85Cb5geG7BFRfXaol8X+n/+R0tNSbb/QimRldRtxo8qdUV/RGuG5rekH48eAtDVZeYnv
UNUGofzkuaP7d6sI4RqYAOZZ7iY6XTyezi+g9n2+pz6NNplDdOZ3ka0pXnKbYVQqnZZ86Aqppz0B
SBmMoO1fzigXtl+jcWsF56HrUl1Sgx6yQd+88yC9acfMQ5TekTxs4Wo3qqz5niGtqj6jyCyHB6ci
gsYYUuhUFsr482vg7ISIy/adOpXXS91f1FmtE9SJmmZWROgljbMxOZmyhRKlwnKsz4o0ISH7YmQy
f7BiswxUvWbeFM9hQjoLz8Nu3FmK6nk5PR6cYb+egkUsui6X9ognyLQ+ovo/4DEdfC/dsLCk4qeq
zyXI2WL2nKVgHRdE0S8wHon7x5IBMMO3qGJChWsTctfVd1QmKNmz71fQg1DYBEVxAeKwHtmMgQqV
JpUggk5kWygeMav3YD1JVhO4wuxZnZxOfTqFp2Gq02/gRXFqXgTe/+uIE+Dr79u3qOE+xg5AcNB4
KHnrSBivcE7lvPR5mWlTV7rabx38lo3sOwu6xW/0H6MQOk5B59KbNZUntv63SVTKxvznpPC1w1hI
g6ngWsoffaXW1hMe9mMhH9pYQFXby0im9XDjFOT3zgslVn2cRfJxTLTGrpGZ+rIgnGHNOlz8V5qk
sJIRu9PUBY6ZHuABl7mAO9e/YGVkBT3KOnpT6XPo5XndED22XEI6ETobeoHbCKHT6XDte68p7+Er
0pf7gnO+F9cPOn1pcFhalLjofgafmh+W4ERrYMHA2xkrkFoOZA/dOr9moNV+hvFOz1EtEtoMZ4sb
LXPdRlRBriZ5/IsdxKH7k5e17UoyTj/ZIhkdZ9vBjE9/8fjrj3zg3e/kiKs8JUrzycq4QxS2r//l
SC54aLSuEr6YeEIiAyNUX8/AL0MCvPGy//FBkZAdUMRGf3ls30epiRHuCw3pOZzM/rHhAoMuNZW5
bFC/Gj1ne9ffer7NLrA5gGgAO//v/SN9vrnEwi5dmJsU57UFZZpzsWVeH3OUbMhMOVz93yBhhRKT
tp5Bn6LiBP4CRNYX2TCDzGZmfbTtp1zO1zC1skS35EjGaKJn0uzpO5lgBOYM6fEnTVwaX7Ng3Dm3
si7pxZgxCzN+70WXh0dRoQTWTOOJgk+KwfNuklxCglyqOksIIrcQXXXRghlZjs9XLIeuS5TfUfTI
cLSkJh2Pl5C4ct/uC//o6nkR/KfVraK0BpyyYr5W1653OUIxYIgKLYq7P+vZcWl5AGpEF0WJ6MkX
oIlHzzCOq71aD4KZ/CwcX/bKp3uDPp/C72BIe67ChX5GHsraPO1m/rY/eg8fxNVYMlPJwfBU0Q4u
J9lWDD3aHILMmaphXN7pfoEbybBqR6FNBbWRE/uapIRmFh9Zbi20P9NIx4XSYCmwTb7TASC20OfK
UEGQ4QWO4TWQyS737K10X+aITB8waGN3cp1SVxiZDX8fMUCgTJz6Ihxv3tuLTbOIRFxbpjJIBwWq
KjKURntRxkjXCiF27Kr7VercQuTJa9IHmjHzOJLEdNQxCX3Lez567KVPRX8jh6NspTReksh98i/Q
dpkPsW1fMLcvFr2gVWFDKJWQ/F9UP+bAG2215XV4g7z3HhAjxFpTe2tKlkfiDV6HivWg+EMfam9z
/2dJ0oK81+nDeTujuongVamK5F6VxupDsIXVaGRbMBd1a9WQcEGGiL41VWPMSxjvQI5tV8YyVtHU
ntjHqB0qw7XkAntlO7cUbUp87WvYErRxR+glo/ctbnWWI35Vwec00uepePlFCfWJWmWVhYU6MSst
ypz8LVYaYI2tM6SyaeSqdeXjSRMGyab6ezJd+YGyqetPsg1/247xtZacpHEscxkOgZe5ktXYEHsU
9ioR4Pav0ZIjQAD/GGFyPwfgjz9fJ0Gk7yX9pCiYxxXi8RK9Dxv4b6ebpRBoZMBqKFsJNo3RBm0m
vLDiOA6y+bmY9ixzBJ1bFXqGcs2gH98B3vgJh/7y7buC2OgrohTMJOptZq2BqxCgDDZSNpnWjpK3
td7yoiukyzVCG8mOnpsdkuFwJCiJfM2w92rcZ6CilNa4l2L14hefBlkeSwLkZuRFb+dPn+Mnh28S
EbR+4rYo2Js0W/kk/cFC3U7bQ7WTF+xopOoGBEg+BKSOssOb0Sb+9XUJzS0d5VbvRSGPVYhgSiC1
lPYolPNJirReQqw5zABaDT5BwgQtNUIvdOTy9+ZwTuvpt9QNAlguXrKYci5ZgF8PDxfaWPdd16H2
dhVQHZAY/by1YwyBWzrxbU6KdD6xp66CdbIClZj39svMUZXGhRDS5Q0atNluVHYwXKtnAv4R3hbF
V6chnGFIBrpJG4TDqcCmLrIxzTWlhmKAOeRiU3tLyuRwrmraN2a4OiSAKBcwK+rKlKwaMZtJsIzL
ZkiMC+yV9mGYPVEQQDjUrmnoeHYQFyl3hxnAyZNU+sSqY6yKbQytQXnL2yi5y95tkPob6AIqdkkX
VYv7xPHmuCUbCvwGnlbgw68eA2InJh4rJW+plJ8sfmploLvrdk5bRuxN33D3UqbDILmaShAnLPWw
sbbFSQAMGVfkxXFudXOeNTy8g1xxbP8tmG0uIfSf4nfmPDpGUU9hT0JTM3l45K8es1rkH/ryp5j9
tSDOsDr/8xeCIVRPJmXl8rCQjwDWxLm9uU7wccy8gvnyXCdHvOHpJrleCbnYEFEaEv61iJYef2Jv
XDrJoP8cN+nQCEuiVVg/aMiL3Fkh89aCujNTAKKucn72ZtgD3REh17XaGyaNEW6srSiveSKlnE2l
jZwRsDOJq5InLgaskQKB4BANY+KltfNelUIqmLlMr0Se+q9n91rypShR1KLB9f3nkrC0IF+bW0Ep
yn8flCAQKT70LG8Vs2im6RbLNkjCT3RvxFxTdJnJY/tnrIMDw87hNDYE35s4E2xGYuPaYyBB+OLb
IV1vTfMVOOv7IN5CmuWwhQ2Y2YLL50DAtDFKmeLnjRKVdvMem8Ivnjme0F7qmp41nuDj0IMQNdbM
H4FssANLGBTBZTMBDzAhDX48XWBw8p/bFCFZNDU/ss5cOUjmZwtcnzZ3NRUy7TPUh1zshq/j/q5o
zO5AxbsACbbP1WyEka2xd0cymLSYiTDPVCHEi9I+FB9gV39oSIbyRzTblYUbcU24EtOtvVinU3rw
Q94NICAhcOOCncNuaRVJnBkJHMr7SE5DwaotetgpxlUD7N9H/22J/ml8qUPPFD4GqfVC3mI2vKks
yhX1BGMN0GlpG6tk3UF01rMpUWso0X8bZW9bCVSpJx95cXQB+pz+4k1127uYItOoF4WWruiqQWmg
HfGMYyu1aUI8qGpISGoWcCPyME/WNX5xn/k5v20USCgxJ6wN8zEExp4/nJgThEeiNX8zlwboYuGS
Fb1aYOCH7xzzjDpx1jEcxPAfFtpIZEQRjtYsFvT2AIKVkdLv+aSU/5yinSqm/V8rxV/sI/OW+zE5
7LiSyskfjj3r4w+sDSVBO3uRQJQePnjbVuZxIJLVqQnATxcIzENp9V5r7YKQhxXkHVomNQabPEwL
RZ6GEsHhsEP04yNM4YBJou3sZTfDD0ZP35M+4FYtdBa9bVFXzcMTE+Ogq2Up3Jj+q/lsJEk1TtEW
0tjkTf8f+u9PvEgVZXw42xzO0Kq0nqGW/ns0G3z2AWRrLGa+2C86WjxH4TbjldWFB3JYUxeHzSqb
HVK5pxm+CZ0UppihZGs74aynzE2GnSpgbjMLXdTCkIQOWvoecTg/b1Qm1d27+zqDUk0wneOkkabt
LV3XSl7n8eOouw5Q+P2Qu4DbZsiNIt6gQAxwpG1vNW/VMdZdDeej+sPbDCgMvf4U4W6zb8RGPGZ3
f9r/Le5dkwSfSL62wJp0MPcgPiWkpq+gMyPLOFXzMZ5F7skS5TEVPe5Kmvz72BhI5PgYfLQIDR3R
DGXp9ZreHVY1ReAfDY2OEB4h0ikEqp0RuV2EkEfSJG6Dy5oV8j+08B+MH4f8LqGwNNTemsfllVE4
fSK1QnGuxwIxs6yFH4yqdGeO++fdVCPtgRwU7ueCCtgGPJLbvAK73avXUkjBVBfVl5Ydy9AqlymN
Fsc6rleI628ABhY4XQvIcpipNnx0OFJ9fpLcQKY9v50VvOsDThj44C6fv7827iCDLsJsZl+Wmn8Z
WLs67Ew+cAZHvW+rtVbNRFO1ZIwsIDhhza4QIY4z16LkW4p1rKooys0eU6f1Iv2IWTBk6PtHYiWC
QRZqmHhl2uhosrJJiT3r9WGcFMpV12b9B6sw4mkmdQrsAzRgFbq9fmhHsq+m40dfoMy72pGEJZzp
6OmwGacJAnsNpn4IZOyKxMf3GNQfli+VNPRqVNaI3RvVu1cWgESoR3CsKLvriG17+VFoXFWyIdH0
4D3x4h834AR9/wUuquMcmsp+io3g4popc5FTIsaJPTdozSodCHAHGn91m0vL1JmmeAbHjYW1Zzlz
ZWaLZPEr8pIiURIK0MQ4PGcY3q/k6+9BOpQyrN0NYHOQTpEWOPme8Pil0IDER4qxjkLW0lx9B5RU
lI14YwJgkNqWZiZFtsji+3wH3XYqZdbSibjbNVjm+KTvIB8kAm5DZeUQe8Hr/gjgd5Y88W0oWOVp
7dw/Ze2AN+xo95cJAc+aRTRlNWYrrGIiFSgHuuE771ao9zfaKxq1yLIlUoj3Yt415PpjrULQIvqS
G38Fuqqd43PcJI6wEptvUZq1v8YwKvTOWrv6UjulDdGBY8KiRGy32RevvWv1Dfq/x0IVQAQRMRg3
90E3mChKEnczp19LoDgm9SdOM4nyE1C6VKSkHD3pVTGC+zOBKa34xpZrNAIZUkqJM9AmDyHryymc
x7xFtVCDotRQ6Eq+k3XFoMTRUKem/qqwl2XWkBwChnHDMibeKmemAm36wHDdAv4T3y1TGBLK/MQl
/17YoLheYDGynjUgs2gEOFpYhI44rRaUVFbEqTGhhQkzpJRTQ4tgRcKRkG4UsPuvOeO8o/JcUJoh
MVF3c9RLy6BH8tdsSUwJuNC/VbiMgYpeczbkMe8uUfXsBq3b7eW2fmAtIRIjnIaMYUD76hciM6Ws
DicCeMww2e6WzBS47WO5qIdpRh78l9WDbLLVOYgHEdq9H8sL3wRl/Xk80wp2mlERWQz1sSSnmYPb
D5Q4vVl+vj9G9bGHwAdeUNTk9VXsHpwSU3EGV5LJWyxapBX7w/a0JaSnwBPkIBbSgeqGUogSjkRx
zbm0/tjNGGHB18PVfuxYJ4xn+Da0fjUXw7uLSPxuzpcvXZ/IGBPO9VCH5nyQRi+lGCKMZEhJtfKK
nJOKUyW/dnKAPbgfuVX8TonxxjMz68fb7/n5QuMhdnXHFsNrSph/2brVGJyM0J4z1TrSCXNZQbeg
MLYNw72jYO9UlWKe0ZE/ukPqowe23kJH2vQmda4D3XhN2bNxzOFqRjzOoA0CDHQNI1EdpDMVZL9H
KLW8lWsoQv7v1AGUqtPqAXh8pmdblrPqTOIGE2djTDE9biO8tj5k6TtTPujEy0lMHQFUuzy3+Jqc
YtrqBhEiPIinU+U85X7qB1eJ/nWc01mdlJvnek5RedWARNa65C1yKP3EPgs8Qu+LWNOaekxAG4Hd
4CRxoqKkyVNZaSrKZrXo79EnIGmeNan+P2zJOPPJzAWMFRVv4s8fp38eIK9R6ipLtMjvwkkfyIYW
GjRLssgeFWXadNuctaaNOAITVo8UN2QBxfp+I1S6Mslm5iOdLquVRkeDCdp/RFnWFmTQQ4D2XeKW
gOipw8/p/dyO8WKSRnYp30iN/x9GaUonNyrSbL0iytA5AxdoTeP5OsR04zyYEO4i8pBUxfs3ckdx
PRhxY3/HbZssfP3MKrAw40H/DJJz8q482AdZf7l0zJXTfuv0QfKZqrjSh75qxbA3RyoQXi7o8EJZ
KkvyRnMhZz5CBnQA10dEqgAsdDDpMR6J1HmmyKWyLWYZW3Mfa3nmmuvnms7YBpRMh9g5IPSfCdr3
q+1KIjaHDTrYpddCAnaUGe7tgfnCFT36aLHnjutBsspT1XxJ9uys2h8DUWNl5IM4IPGQ0P4rEQaI
3jQ2NUx6nwl7wTi8H8DCDO+ZC2vRrz1lSzJOilzLL1cPcGYU7JDoLU1NE47n29GpshZbVeYJ48Df
dpTI9a1pj6pZYTTlmWSC8w75LLK3HLJu8YuqmTfX0K8bYhlFQuvwT8N7i3IOMGbuu1USVUzr/nEI
+hQ3o0PXdoMjJqeH0iOyvjJxwy6NS61yzDreW/xozbLgW5UTVdN0okwlh9VTTRKL49NFw1ZFjb8O
FJmn3rjTsqYTKa/A9KR2Nlot+92vt4bQFCjPwdildGw0QnjZFNrgMyGlqB8VBDcj4T5Qdf+IsL8K
2pYOwpOHUZhVOdxT84unTGlhJbPk6G/I05QFTR2ltc8QZj11NgI77ZvAvAFGf/UkpPJzvolMF3kQ
64TBWDW0WKmttf90pWkQ1S4CGXDOwL/6Os6pJXyUIwr4e5jQiS9pvgLUWNR5Z6yDhe54iJXYEK+J
L0NYg+5pYfER3lkGK1400Y/v5qWn1pV133axktObbESW4YokICq3OvyxdL5+p89i29HIRB/RC5Aq
afaX/SKwr66fY+F4lYnN3fuRCsbdD3OobgB8OASi4OXOE5mQpNqo2Lkiw3XcIk4JykpELhU/fz6X
T59J700O0bc1RJN66dZgrxsyc9XouNO3k/XxlEnugKcjAfeTKErN668DBUwc9sFgRYuPK7JeIjxY
C9juKg96R0Xw+14CuLyaiwu4MKYiPds3XK2MDV2PE6v81IOVSBHG+TT8UZlclEi2gplAcnSern62
vkARcZC4dYiibEJ7WnETx8BvrkSM4eSBZ7Zpiin2i6coM7WYA7xl+jYAWpCS91Ws7LsGa3laQGV0
ri5j5zM5D/c8QvoKCZH15HnVMj8sLEs310ufy4bfMo9xNipg19VoC3DyWpeBJ1Dhno92vKZXkfCc
OF7c+Mdo9w61gkQCoIFV5Ji/ddG9WWdD77ld0i8g52Pm0J7dqiQPnjeTuw7SBlsseKu9IHJazUKV
Cx4SHQALclfT/nUBRzKGJdjtGQUtZy8WKIvRk/tG2u7kBozaTGOwWA4CxnAYJ2w522U8cy2mC7DN
S4cY2opPPYKv5GNKpCUtihzONk2Isnqh4aiTeEevHeBfJuDAFl+1c1ipoXqaFUHE7tHH51xybFty
7K6RaznYRMrR0CCe7kV8fsS9CkqbyBqbj1nn/ki87c3t3JOf5vRgbZN6UYxIUYvCosgdrhKQKZW2
7+8yMkpUDWvzG1mnYfLE4j8H65fAeXwSaxFtaFu+qzcRTMBo77TbQ1nkaBgLhcYLdNWUC/pxb5QF
FD8G+SNrc9d/52evyIR+T0dm5lrCk2OebNyPla0xVup/PHL8xlZj/BSEcejQgJuztaJrbJsCYj8s
cf8TxX7JouwOaCcWVFwx2PEClZgWPWGsfY7Pgb2PRYegnhh0zebdYKlGmwzbClfbRpt0ohNqK3dS
3qxTs2iGBwTEbiiRIop6iyXkBYmL/HF4/JCfCfqlCWn5Mlvanr718Pwdflzf+TfsgW8bDZiHdRtb
f8WEho2WJcF1PaA2/3ujoxGrlY+iJL9gQTmGrgYj8yGNDMoZ7qbfiPadJGekG4qayWwxPjzXAUas
7GFYPu1aD54C22igRTZarSg4uuNtMijFgVEUgr/J2+Gt28qR1I6uv5IzH3KYbf/hCE3QuodkYMCi
SkCP2uWjGKLVBnLNyePbOp0TN6cK4GQ7yTsmJbuP7Xaxosqy5YhKZYPsBFVr0srLeyIpjcL3aY9B
fexodTsz8PFxOu/kH/Ra1U1/VsJzjxlzTd4VbkDaaEoFDeM8b9zJng4Rpxgw893qVVHx0EZgn1Se
0ze9Bvnj9rAL9zv6nIa6eIO9pBRr6/EH+OH0Iecdk+CSU210tS3K+Xdo2IUXEsWkUEPWxYmq8KkV
KuatvT3nMkdhKYT8DqMsH7OtDX4rzQDd0GxwKe9DvBsLs3eALxj2zrj4j5fsuOPdITGKtmdXh6XE
/gM8mra4x7TQNOPHuRTV4ULwiKTO6IRYXSy041FNL+S+qu1ukpGt9npBUzP764HZaGmBKT0+Mqu2
b4RJDR1LC6PqFOroVXNk6liwAavtJjqg18I3hN40Mlpxa6LcAAIxfFgs5exwR3ytI2/Lpkd/c3bg
XoEcJ9rZ3FlXPsAlNajffg+aieJS6LLSSpLNPk0O/bag0kAIorqTfsBOG4U2iXUilPB3oCbFRlgC
uAe6AMophpSGW+8rETzTloW5MV5laXASB42utGzW871GXdOibtVpFS2fwaK4/1dIrfmJaK2mkHmK
fGRi5b9UsRXkuq/PqBWdVnooW8KjeH2/Y+2Cv+9OoP68UPtNHVTCoTStossyofYa+2O2qd3bOD/A
nbe+SUkZjY4w7Pt/qKspvU319sKCOIIfn5oQl1Pn0IecquxNA+x0d28DlN7irldpyraQ8b10F2dW
YCytK4y5oGrY4rmqQjlx9ZZMi+woYmzKeyoEVq+F2rj0h2FbHeNHfXj3I6DT2LtkpWx32rHEUVZv
/jo2qkOk3dpPmoVM8oQHx9vKG0OP9YVEIJufIwpM7e8mRZsTuKUxSoWAXc/i/6iJSBDPAFOut0UE
tnqayQXxZQLXIXGeVH8zbVUfLJHbfT+YXvOym+G2RC5O4oV1xvYUAwMeg5cb26CUOMTQdnQ2eGES
ZabSiTBTWlSF1CSsfz9iHtPu/HTOA+UFbFxLAvTqdiNOHYC7CDHy5srLqYpukCKEFMH0QvmyNOfO
GW51p0ya4vX+0Nzgbl0aJHUhzT72P4PJ66VV1Dk2BplXPgRxuH+rX3GSQYPKfdHw7IyO8ulsJCwj
S/OSA3a0aCAXst5aM7pPKNuAfXHsN7HIrCtUlth5FEcgJFfPlMvT6DKUVcxFB5eRBLmf4lB+3CeA
QbGZUq1E7hJ7auCh58jd5fNVpst9JKUB5JciHX3DCYNe7mCUmuGg6oPLWO1R61yGxzqp/PdsjySf
Sn5jo+OQehH3lwu7p+WieuR10l2VufHpJQShd8tBtEwhK2gTDOWcWXFxgSSpnorvUIphvLrcdESR
atT/TMBzHpVDGzYj/Els9jOorrZAzHNKK8V7HJiQ/WN15Fj2uDTS3vdZtCqFKgkpBkY1uuvkc3Uc
boWtbcJ6h7IBWCAwVR5b8euTB7r6YeJX4M2GnZQfY7dYEBJ+4rmGOpDd3BqtIoIee4LqtrMC5gEz
COgxcQjBJk5ulwUNbeVd+i6ei/fLI4CsRT4/8s0rNNwDftHxkef7oomLOC658oKy1z/rPrldhfw0
vCool0yqYJry59yH6SICi/9+6D3uq84A5cu9Gt8HrGKKJ4VBUC11TQDf3+inZ/Wygv1auXdpeFQe
6Bgaetiw4BFxBAj7RhzD48qCJ6Zr75/17LR6SOCzrN+PNxmZmJRZg5qbAF1UjpiN8nPMcf1kcImN
9hiaKYyCLRIgPGf6J54LLqBScihrximiqCYGcYonK964GCLismmaGWlMOTaKVxLM80dekrfMc6o9
bn9UGKA9Kz99jfjxxSOeprOUqJfbWaDXmM9nJ58UMFnDVR3Z6gTwJ9CxH3WotPAWXe8QWU0fxiIG
L81aGRr2FXREd3mjiwZu5IFMEjkTHcWsjOe6z0S1nsIjKJwmpux4m4cDPotFq7Kubb6N5I+Cnphg
VZEAzd/u/dIGXHpZIUhWsQ16cB03txvKgDMRe8Z0hqbMNb/vDApJfQZXyWz+Ia3HBABVSxaxS+bC
Wsyrge59ks4lp77Szhw/bncIQQfBZ4CHUvqWhYjZp788X2uedbCjaTXPS/+KBZs+Rw+GX5j6Kdei
mH+l7K+S8ITQ/3K2D+ApjyVAm5YrG5rWl2pNzHhJR0N85lsvDY/g0sIU/NebrRhl96O8apUSq8w3
K66FSaMzrx3UQ6Xct6giPak9zCj2p71XMPa5Hy2SkNHrMCgEBsiEyMozWV9wiJLenEHzotNZZLOa
FlpvzcVfKDoRjd7Zzm+sT+zMqn2y74MV1NM1Gwaa6rdg2PMT7MdR+zNoumm6qV8HyxHeYQ2qRO6J
DqzbhWOdHHMdqHCnlXlHdrAba4/QkkIIydU1ZNQTDzSiPQPqv8aXOzLo/rZY6xA+jrwd+NSZrd2P
mMGkeGnQxl23pl/V5hY2YupHxkV5Nd1LF8A5/OGC9qHyJ29DgR9WwEwWBvA8z28DwlH7PZeqxjdx
jSybWqPZoztH+M+kU+D5iAhNEkCLKScVOWY/Bh0dlslfOyvtjBXYI3B5gb9XLGWYilwVh7Jb69HY
jR1HXXR/VKq8xuZUOGiwHeZQbGzjgOIQcqx8/aAMCsNP8mKXNXKvqJc8izdZssgijmlWJp4wFdrr
cXSvT09c61RgWnpZKg+Jwox8tpQniuUP1MZvH+xX5PaQDelfUonZz/hJ6aU1+kJ8spHX6Q4xSJUq
RfMDP7lDtPDc7JrpDK6fNyM8XOozfdIGU5o97rAxV3yNrJ5X9roxU6rsb2oVXWmf5r1aTLpJLs2e
k//x1/QvYS638Gge4UAzRekZ8JudHfL1lIJn/yggncZc+fOP54aO+8T6K2aYr86Q6BWLY4DKa3Qs
XlUgYfDmtcIZ+pWqKzUQJzL/98sp9IQRtRzvbVskv6zJdfsC1NfbnGeGq9PPUepmxoNo/XkmMXNt
5EtVU2vTBh9Z7EWV3ulFPKeUhQXs1U9joAbf7sd8piiGImRqeZwpkqj/wRC1l1yhzu4CcCUCkbTv
hm5xxeslooFs8d7kLAUYCRSLxl0LlANj6fcpb6LIvr127HUIfBiUb9eqlbtA/iZwEfmpVhz4wHUj
tDjG+O/E8cthLU4xofh5Z0NCOR9tUYt+BiOUi/6SG8nRJjHujtvjI2uz2UQwWLVQpGvuaHD2JjaK
rLiRJSb/qD30NJfirLCuWMVZXU95L6wP2QfS9Jl4Pxf52HRLWHjqsD0ivTmMzNuRaevskh1CdXly
gWmhQlyAIbCC3JkFZOZWOyQG4gYD/6nOxQQHi/qeIecztpi8Ay4Mj1MTw3wVf9GKeZQk9pywZnCn
A9XH+rFrR3e4mO6zk5crFC8GrKA4yHsGhDz47ykmHl24qBylglgOpWw+2ywd6uoj25BorKT+Bsno
bx/wy+l7m9QcOPvX0pEGJah/t+WJ4Pkg1+tokSDOjVgzCL27mF2n0OErC1UPhqjo13kv4tli5K62
eS3diJ7QQpvfMjemZe0RV4ei4yRsKS0kbF2KdR8iOFRke4Zj/wuoE1X3CbNEtI5aFHz2zMEUcs8V
gP6o94PjpH0vs4r3r8eMFALplQX23SnlzeYaYEMFg36TaaMBkSmleIqpr4fJsDcKchXrKETJ/e5K
jjf3hmJXot832pXZ3qBVmIHfswui9yGJ2rHqzitQ8YxlCYwbGwyk1MRkduc0+9zbG7iLfO1ZCxXB
NjitVGxsUMRMuHKvZtaKjkAhxcB+x0eScJb15omaA+T3phm0KYjjX24b3CIQFhUtRc8lFze09T7o
0cn3Aju9bUw7uPuc7L9KU/xy3yJA/wwu/UBMVIhpHnSgo2RsfK7Yw/uzaGk9wTmB9zualGahL138
YRR0J80VYdyPGpQ1NVVMkxn6cfoPlpOzpiPcXo0QWMkHrP1CedCLKQseOLctpVjB3fHwZzXam6UQ
J3Yk9u2NrfwBGYQMibLELzxIG4Pe8HAHqpW08HIzHccYEih+IoiRx4wlgXaklVR8j6bfrr76xdL9
aZonSK9Uo+M6aOXL/ehjyXbRNHeoyg62481rkLdHhC3DepCz/eqZhXmVJcd7cQpbcGH2UcTQYEBd
9ZnufIq9v7FEC20allsNGKQyIb/wasiYeE10lTwQCIAWjA0ecsVmb6xEarm1YlcZT7xNUoPqS2Uq
ou4gxpeytTy0F57j8Cb6aTMZXUYzOrDEz2lRBJLt9GrKM6owoVSeEZTvsssPs37YvyNrFl4f80KV
FzPMjIMrrD4SewXnOF76jFtk+LNW5gqqrQgHTUerSrYbP1GLjQ85xV4rqy56G9ZJw1dZhS16cEb6
q2XnF577O0CRHMx8Hp0N5TFADtqlqtOiMJYvLrTKYIerHoLg5e1h49gjC6Cz82X/MwSraJvVDuxa
CVuuPRkVCU4rdHWCeeLQZ60pQXWSOR/IBrq3Bbcywysu5z202w+clY+Cj5DsEjz3xwD/kLucsM6b
WIvMmJjADy1SoZMq738Oj4DbhDo1ll7ZNJRYU4xo5SjNPLILtJGO6zRMOUySLNensAEQSiTQ8K/J
uBpn+2p7tMy6G2UjbeXXdT6rWZ8sz2udIKHTu34W0FDr5ckkgPdlX/JkNOIQ8f+jaVgIUmT1Kf0O
AgGxB+lHN3Yw74KQl7SECV+F/ywDscy63dTIEEUY5HjO5lJU6L1knfcu/owGRGwSJ74yYhmDUWSk
WtHRyA3pHdSZiG+5Ad91wwla3tVy1nzuq20WkQV2FQa3+q3eqpsSAb60/pzqppxtwhfiEMzcD1sd
+To+O5LyX6fch1YfoRneTdlLuBZ1HIRllhSaROPyCJCMqWNeLoht4bgQ5GCaFvBdSBgnfkYbtj4C
r+QEpWJQM3eO+OZxz9BoqdWc4VVbkIiWhqCOdUISPxXmDCabbyc4XnpLCb/i7doyW8CcxdqB6Uij
xOWkscqutXFjjcDo9kIOsuE6vFxKIQ/XlPLICS2Ts2fAvhCv+bPkJuue9f5Qe91jCFAz5t/eYatx
dpnyt43r5ITVLYfbRRxSvpHoxg7A+5M1u1+EdL4bZFJZ1UAv+NO1axgvQ4sQtu84esv2ZTYRRtDl
c9jcqWvGuesqvJ9aPAGASVGz8VLV+KA+Bp4WoNvGI+eO0KCh1Vc6+BRRQOzV5IxkVnHFwc+iovF3
3XlfNNNMb/FNVfyg4nLzRrMcxxD0/95iazot3zBhYnoTidP34XH70/XWlSuUhO/eD0XOolBOxrJs
oKzUQ+WQEaY2dZgy66B8rDwXrswyCvmLx5wTvxdWGw2FnAhZxW3Sih+Y55Wb9qv/Y8FLcWUQu8Y+
kEPWA5EdYnWPzMxhbgH7Pk6/j2gZ8HOqKpt1iUsnlL6xWK3YjbrKD4Vzsh3JCa5fS9BOyCSLirDl
nCYx0q93tkNhB5fx/wwMuIFoFmrgG8qa749u56WhkCvGfvsEvtJmkCbk8zBT8H9UH5bEYi4IG8Nv
QS0DIK6hEKJLTDGFhWpnHmTjDPaQHhEWjCo4wqgVsl2Ba3N4Cx1PeWp13JIopmQuFTN8zgcsBCkQ
Cv3TX+h49C/bZzzlx/D5lf7gljpl/Xcmn5RdBDhSKpw+pRTJ3mG/nB0FStCI8A/YsrckBluSDFXD
TycwFyQEAi3xXcL9a5MJ/xM+UOeJ/F23VNTOoBdhCiseqY0eY6RZtpOws8ctWlsiCUrwSf1z3mzg
RKdxVsQ2zfzbvk5k01sHy452Le6SVULcLQzIWjkt+CdiYwVFNLQzlLWyDe41zGqfmh5ZpKEeQSFr
w5Ky7t0atEZNQfDIy3xnvoOjGvDiVC1uc4W1BeDe/iV6c0WTfEZNrUEnyFJ6dtjXYX9/YzU4shO4
XiqV+WvKnBaKM3yNMd9Kasj5QOV8VfRiJ9Ik/DSOmbBuODM2cIMtGPzyGnodjJxOmOMY/vMatRbY
FHBRSzeWzqVoqrjgX6IDfrZFVMARwZX1sJ17AK+pnsk4wtzU0DRjUfP0YdZrAVMr+yOMe20lKe95
rD0/1gi1nArS49taU+9Ojcd69DlTA4gj5MRQk433GNb2POgQ8yXXTqNXA545EL1+ldQeTLp3sz95
JOXAGQAMUdqxhkLUOMRSTJs7AYmtU/8dQc/EdrNKLK3GrVnkopjWjvSBT6xq3Qom8auXANjSpsQY
lNgJIOYWquhBhrRUMEjGGKTqt12mgK0eYRH4U3M9IBn0Zx3WIgiiplKYhB2OJGuzirCwLdsPNG5z
d0zh1z6gQ9Lt5RBPdRBl00vpHWjDKulwNq4f2ttOV10lZGEE6m6pZ51nPHBa/XaNYRBHZaWv0lhC
2UBCUMtx8Lg4vaRe2LTsFVuSeL0EQ/LDYRjjaayvk6X3815c7gYPi1S1mXOcKsWiU0MJ7eM9LkVV
0egFKZ1BGPHaSG0h0GouR6YG9UI/uW3Mc6fVXWyPwS2JB7oQVZKJGCZ7bhXLrWnMrbFZaaLVPCH/
MLJ5XlirklMVHoF26+8ma5iIKr/UkvmiUPc6DY833dSlhMwEfMY6dga/JbbBYy1rRTc1abqszVGM
3h50FE3P/q55duDrGM7uJIrsdQ7BM9yJDdjx/GtyFQ0yspZQLy8vGBx2EcYr+RNi6+KjqOfkfDXa
GrNLUvbnZ3oUvKR8YQgjWDqoe03SiMZvLX/0NM9U0uJBK78AzJLQUqPQYZjyuUUtseWF3CThQseW
GOXXNaaRDxsbdA5MIWPZLZ7fGBS/D+oQBAC81LRvr5QRHntARTTNI9IRswH7wAeZxFWxyHm5ZPP0
tyXGk8muR8SO4Ibq8eL7sidJMRLnLellv6+ulNpUuw9ccZLGIZstMeZWjR9sQ+RncI0L0tAxs7+e
3dnCZj5dmG1g8IumOQKgsd8wOdxfPVFKNiTIPDYK3VFAfY/F9uLN9z6YpUiKSCckoPYEIbm3rYb/
9vv+7tJjl/vfCxT1fEADeSyWYMX+hIjjyxdN54/65JvMywHdKgbF/PtSbFL1k44fA8w3ONnpDzPI
Vqbya3g5heX/5kbupHVoOZKyrlfI2xT9a1SUPUFqjqx9ZLtbhVMyFzaBDrvWmT46oiAXlZSwyxSc
euhy5nZfoIZDfCv4I8MRZMeLvaZgL4ydcnT2Ko+AuPGnw41LmCat8Hcjbew4urQrXaWJk96CT5ii
KaVzRlbXbeVbn/Hjj1xQiQ8vSSYA60avpnevcxEV8IXItkZ1FH5N0HKi01EQ4bxBTHrtJpKfq/s+
cgZ1g4jU3R4N1YpfY6+HXlpIbvD1s51XJ2hoZbr5LwEziPIJ9K8zfp9P2soox6pYpMVre1rXe3ha
BvUDxssAMDX+aNLSod3RvDoBBFUPZo83Bjvn4dwLwwQY3QfYBiOMapmIhiJtTuF8sarYmoqyQn1n
wnYlzrAUty6nkGNTNoOrwYG/aGijyEbSOH24wccMbYvEWjbKON2q6lhibIz0er7D4yyPjmEr46YR
uGKd6dyMH+ZkY7KFR0umsyRPHptP4ACoIM1Bj9C0ZBImbDs0I3NqkrILUm4Rx0oiVBnaLqtCXB+F
HgbM8Q0R8Z/gOPUgP3oqH1HkVaqQk01j08b7gvYF0ocQpJrtkIJezDaLCOEAiG4LhiMRCt+/EKl1
jRFWy56iukkihzU5qLWr9fabxFSh4ohz8NbK3z7WrmtypgLuOcY35yh2rS1hbAn3zN3j96J2kAZH
ex3D6dKlHfCEvPUHmQ0SJAJeP6HCs/tzRsUk94ktDf/5Q1IErxKviQ3lwwEnQ9e5XfLTa5YRGBBe
nPfWSl+Xw1Dg1eltTt1W7kraT7TVkeqHCEPx755uHnH92/qslhhuEUCoRtJunSbd7esdvngRxEm9
wQsCptlbognGI4eog/ixckxdDVt2LgM0dOvI62vaC/E5YgD8lDwzmSSvxc3s6rRRGcMEhX6jBtKJ
w2Jv3QT6lmN6eL7sh7BnOdScrGOikPACsJ0jHFKtu1bI2QgGCaAhgEGy4FI9W/pE969S8H6eTc4H
PYrld62LkwPokBmTxsSZRZJ4+ITKz09nJPQ6OMYhl+RaYC2O924+jzOQ2m0AQ/oga3lYHHqI1h89
vPBybb0N7rV9xXjIUjvAoyKXMr49M3BZ4CprVjVJ9DeX7dTMG6qtjWfCxWFOa0s9OllCiehYUZi2
hcRrqU8xbSCxWIENQ1L+eRNwEPk9dpV9A7FKNpHRQy66s7uUWK+TvJFvv/g1xUXlx6eHkUJHFVHI
b0LIVsORC54CHa+ihOsZQsUWCKurXJyVcIdnF8wp7m3gQLx3FBokqUaeGkDsrHKJl2h5QZvXGQpg
ftB/AYQBdXxyOtJceAF9gEYtNWkP+JSaJtZgwpArtCN9HMDTBz27IZ/ciCyvNgSe1zdGOiJKhrQ3
O/Zb1D0SK40QxTN5zctwAR1vpWkNiGU6HTUAl38zZSFH5XR6C71Ug4RGKgOKGLcECF79ysroTIWJ
Yl1n49PT0lHdsXyBMoDRqz/vRUUI68f0fKVXr8bVxWaHYTrhh75RxOw17BMkd3LgDsgkH5O2gUuI
RpozHJzZymwKbr51m9bJ1TZJ7gvxGMmnpdNgibApxIw3UeCqWvEH6Uo2tSPfOsiGfbKS6ckQr6Fz
mMUwxjMze8KXZnK9pLstU8KfzuOB+5J/WWkeAUEorfZ1p4jqZrd0vqbD+cFOWGqwhbBl20zL3mqt
JBPfJFmNbF3MoyGjOeZgLCnReRGOiAXOptRAdwyO2mCioilJ6kjCPyBKENSQBgFvYO60g0Mx1bN4
Hx7IvTcyQSPysjX0N/tV09nVqCANjm36wmrTNHyFmNcO9xsnQVOmA6r0IocVZsey7GxYB8GYj+24
cqJOlm8+gSKUbJubBxPJP9qjxa3g5Ocwxxsw7kbaCKcpITVror3IIRyoWkTIHkrwDxeCXlfJJ36s
Hw9CYm7XQIsyzzYAVQaNGxgjjL3N6DE6rTI7u2n7b2D7s1lUYduxIgxwMeNrYZ5zK7n+SdPfzTsW
m/1HV2goYNANBOAMR27xsy9PsFkQG7xGyR6GrRic6saaZEYEOxx7Qy6x6SfCrjv5hqae4dG7mNK/
UvU/aIO1EIEYJve3dAwV34yVRN91UKG1sXooMmz5FFF5//YP8WmigvtWZ1584TwJfEnpt8KJ6p0o
535m+yksIIw621ZKlYM/pc356BxwLXm8wFDg4+kjgSxea4ux5mkyov51NzVzeQ+8aG1NEwQShQH/
9f3MZ98qVfZsJTBQg9vREWu9GW/SF/W2wvGU0eVuTdRw90zVHa1kKHlB5HyBNwiXQncqaLuy55+L
m5j6JbRj9PtrgQWLh9vwr2Vp0vt6essH9kHEa2zaoOa8ya945ElmDgPN0jpzj0DvKtXCRNuIqEIA
vop2NLoa4PEnvCOr63r18Bb1UQbBwwSCVtwhMY4P6X4YCykbgTkMmjPlopqQtlLcP/QHdmdGWWw+
kukGlLngGg5rUPpfMTGZiay7bWOBbGJh5ngdtXUFtRPje3QNyctTK7+yIwUtX7Lrs8GlNptZGuXS
TiTCAGh/xQib52oxXkNZ1kAF6LWVNcXQTulzXf2z8scWZmDZHhD6xoyeyEAEBwPnVud4FOz/ZfCo
Bt7y/m5xTEQiZd9aJ+FJkQvxKrRAU7HikoiHoseFIsH6D8wJKMcMdrtKDzHN85A1ucyZjbDF3cID
ILLXVJVtV/IP9zEmRhlFSO8HS93NGEyjhuhPaWAky9CiujSOlIN1zrUgnK8a50qRJNrWaHevN8Uw
CLJaPLUexvF+WCBzoTBMCqTckeW02XCBJn6YiqMUUi8YHVUkZ96vgfrWJiUF+W5Z7rmlmbGyTZV5
u5sJNrY8BrFZG0MEY+utwjGgbHBHxvidfwzJqRFcM6Mu0eqH2nK9Xl13xHvO+T4otMS6Q0TzANvV
5jbCZElugBxtMEPUtgi2Vsi49WgbZgzG/wSgqH1yXIAX01ZrjbHhtIlqoeUCHLJ29REW3F4+EVOX
GcpoMZYxpVGhOwJNPy6ncVraLQx/7QwoUcnWUoeutjr3PRvWLoWQ/P76Vg5k3DagiVFjckhis7Wl
Q+SppiQfhlx+GQZRVDQWSy9t+HJYF5OXSt+Zmn36wkPSwl3XR/ZJTCUA8UHRlP5iKJudBBdSEY1a
CMXZe9QZSuL5WFahwURrrXyXJIFx84WsdQmEHvgUBIBwdIPFTnwdT9IfeR6SW2Isgp5RS9o4dWMs
ytF6Tdxpd3dvsuI8K2zRRbbABj6eNnJ4fgwtRj2HiQEOYRI9tc/GSXkvj350/+6LgMNq37DEb/6b
XzDsKptrWz16iPO0btdVhiRKgnhvo0BVqzXL6Z4DQ0fxP+p+Ld4M7Rko/STU3qvN2x0VuNpQbbQJ
fSzaqlmxi88YlN73MZH/3gN7XRkHFk1bVAsDYiQZ/lpUshLD5v5BThfWUVmLTF4nwk544EBtfr9K
xsT0NsRD0C+8XTyGMN/QguEXNp9nWtzNwbWmMztm6FHFqwCi9YkhdKCk9P/GdYZ7q7+pzErj8PwY
It2FDFZ1ydB3CJJasd0Bdw57lZPBXk/uYLhxvv2T+ghtzx4BZpNTXkmCzul42gAOAj2Flr5cVJ7M
8px1YMKSLSJr4Fde3B5BIHC54wFZEtqkqjPXa1pQ9dw2OfFuC6lZIToOTzYWryXpmYT4ptAVcbR8
yS+unF73ADLx+qyc6pshOe8gxan5hXQtpxRUhmxHVcYPMPJ2tczHFVGXAocZNqkceSqOiwUIboVI
Dg/qznckXXPgUFJ0lDIO1E3mcCpLzCAwUXRcf25CBa8Y2qhLOcj/Ezt7CvVRIdlOx3PHPHlH6WaS
5Wkp76DeVPJ2V+CZwvXbaZTRsDAunU7QAK2/R6PHwQ7fA0W5f7vCHvT4AF6G4yHGU02GwkjqD0Wi
y1j8yzdpRvHyP/PgJKqFu+K/GYp6/jTw0XtK0LWpiYwUPVHuoJiPkKaQAHFD3W2eavBWdX5dAwmA
3wjbYKkjKJg77aV1PqAiTuwuIb1pSB7UiotkxnR++GKmvJ/X/ZaH1QbngvgFx9iDxwAmhxEwpt+E
g9pmoChomwmiL1ym3rILi/zLUSpmN+bKoNZpSbQ/3a5iHdSZL9GawhSS/S39mYGRhf+08c/3CCdh
dqf+m43zVYQgRip+9nW/VxqPxhNv7U/FOMpJShyjoETH9snAcEvA4wNBdGUbazqeZLHWS7dYwU2g
9JDyuXZUY+Q4cNjtqpAP/SAhLVJ2P+5BmAGJ97cUYQGZwhCPSBx/Eno1/zgYG8hNIyXDsDLrcvmG
uZnH8Wg4qtH10Gfr7qCf9PPcZpjWTR8zr6LYY7jbpyr/42tYdUoDDnXb3gtfh0wyKsfc55evVtKV
gOno8mDpz/YekIq8zaxxiBDgwOZYvXDoI+zGtkvT1RRMIW5OQ+1R9aFlTm0GYG6JnuOkhuZc7B/2
fEubWwMaL6UTV418/4gGQOeKuwTjvLkynTR697/sny4AFYBWjnPXFbAPKg+DHqVmao1F1wZ9x79x
lLOeK96BEBX9EQqIgyuAgP0gTQXnIaq+Ov1CWwsOrIZ3ZIIaQdi1ULCXFazj1y8K9ezThU5qZAW9
ZQ4pzDWcPThZHzwg6heg6e2VZiHfDW6okEv4vnt9JNKl7dsf6UIJ0/x57H3YMHNneqncEtAlS1ZV
9cpNgFC7qOWupkPXQxNG5Dipf3SRK9j0APMCLib/MjUx/QJJLr5DlByYcnvYzlb1MTeW2DAG24TJ
/4KAKeCPue/ifvSJjC+1TADZJC/z0XvvtbwqYcfaS9sPPFB8K6RsNZ0LW1l/PBy4uF7dqIY3NjeX
yT4xy/HIPv5maq/2V2ZIi8yu0BXqgfdIMzLgCo1ceGuIR+2/77zfQnizYaM6/0LstI9tbcOeKtNG
IWWwnNW5SDhfzOHODaJVrY2PI5a5lfojhmzTLkrvapuX/s2o56sTqyuV/yHYqoXhGqqTExg2edia
i4+8ksHq005J1r9N3V05N1GLh5Z4VfNDN+vZ7hyoaayUm9BIYSyWdIG4UukxCGgDu36uww+EV/XY
ZT0DQ5OtVsrKHfi2SaFuz7Fhaoz3UE0OLmU4TY9G0pKkF5SOJNisAnEROBAdfVKgnY7NXRM6L0ih
LjE+snKv7/TwqoKP7oeKIGhFsAm/wjpvhAUVMNPgzR0WwpBsoUMfltmJXHwu3w5Icyjs4sB32us4
mG9gwn9wjKKbNM7o2cpGH38ffkpKidbdtMB5CtRTLtRZe+9lt9axI17W7JOsLNK85xOohB1MHRvG
0BLAegKqcOGwk+67xBUtbEAUp90DT1B8jWss3Eyl0fQoUkYiVFcA7Gvy3paGsq9IdTCGLJ5uXU4E
z0FskXux1miAUy/V+W/mFbFPLI4FFAZ60t5g9HgYkOH4X5XmH7xqvZcJqJAd/2MMnyj48/VnP7Gw
2I/hRdFhA/7I88lDFBYsbBffD/WzHJjsvFfNBNPfqF+eLfo5slCiTV0gxoGCupAJpkPtiqUzey7q
HBLW9QLisxrvRfn55y3s3zJE17110K+AC4XrcNdG5qpKnsmmYSDa12oGul5LM66rWPpknl171Abf
uTMKXPodD91DxX8Pmb0J0pNZ0WiV1m7RF6Qp9Pc/1xAxX2vGXjrV57lwedc/l8P4D0K+/rmzeZ1X
t2GXMdFpwvbNgEk92XnihSUnvXZqBSDchjr87GCMmXvlI8yxYgAsBnJjCe2NVALqgIuArQO6UUpx
B0QVFq1xW5tgaqsuFpsyW1/6aqxsDmlkBU2UOdACnY3ttIblAMDN6qYAVEsPy64c6geYwerranTW
P3XpD0MPqcYlFuydeAdyhVoWmuiijEIVzjdSAHT221ERON5hI+idGcZ2IlkcMr0TwU43kZittjoT
85ReWf6nHGnf4kJBLRUrkE19M+meMglXXcmPqR3AM5bpIeAYQUIsIXZsY1/POwwXFGPIiMmVFlEA
TlqCmgs3r3Dcyc2TgXU0ZFpyGHq17lVvtCXK+uxyqik8qmTib2uuXg3Vsd330JieX5OKAHBP6VH+
UyHKXym93D9ooSSq4SqMHt5CqAW+/eMEwbEaIll9Q09swbjRIEBSBnwwaz6Sgn2dQ52efCGHogWH
acyFOaIj/B68SGl+O92V7yjEjNoboCSfuJxLuXEGL0f7s7rPqHZdlYQf5AL6XrpvRARDZ9Ng9j2w
MoPsjAtJxYdKBHD57lATXfslzkVafWE0exN34LBobSVVuMuFn08eVP1qkvGY0w/UEm6NUsoerMH6
DLVaqZmadJycfZg/r3gFOxXXUtTc+shhnzVgufbiyazZW9+AzKoKpW6E7B98B1mjnCW5Ex+/2xZz
VLVX7pEEzsoydW/Ee28gYhxmyAEYQPYPKYzI4+POTISAOzy2feuLO1p73OvSNZUAj3CYZuSC/FYF
1LTtRI+mG5P5SGGUBOA8fg0T7HQbljcxW8vdrHDazHeFn+Dvnn8LhbBTuVJ5VE7YTdDBK3YE5WJt
FaS7y9ARchVspi566offHdMzbNr3E+PBJAKKJHktjg7YODnU0/8dFA7IZQXF3SKAuAOjyATAQR57
rLGLoJ8ye0GpQ9DVJQhigHjoyut151TRuTDp1kwrLUJu+uB//mALJlNzOG2ZqfnOvukUiPNzetQA
6qPQ7cqRMMXrPw2RpeK1fyQhz2Fr3chj6A92H6q/WbbQ78wfv991r1VmNx5Pkw6bQKi7wZ1wYgDe
CDpapInZ0FzZscxlyRP3UEHOEfBRF7X8DltNLDhYAAIUIO/FDkAI/GhUwGValTitZjsGA2bAzs93
DV6/kSnFY6i+NmgfSNP4Ih6jIAwWiXo8ibYIJ4NfpFK0+5jDZnu+aymBWMILd4bVXkUTInXD+tep
IkfJumF18IUgTufOt8/TPEujn/3oWmEZlE5tYPJeXbkt+SYCvqUJU/y8dl+aWeEePgjeydN/FCit
YvN4mhgAt2irbK0/mKKZenVXauB6QDv+SfO/KGqckcTTBDLtBMucNGv0TPn6i9lS+xeWN6wp9MLe
t0UJvopkl3thao2olruK8KOgRQyq4BdYl9keS8nqcGhly4h3z5/x/JVSpQljEHs8Gnpq/HH8iWD5
g+Qn/4pc51BXVelb7IMWpv65tqs5c5RuYCb9eOFv/Bvv7S1A3K0F1amIhfomvtuxegZE+QL+tdLx
MhC0MDx863N7ZiXez1iydcQPUx8a4K5mkfhCPhNpxNSYC1P9Xu4VmnXvPf9OKZxCP90+ThAWj43n
Sit/ZvLgTEUsmsJLw894DE0IPhEKITkrm5gj6lRnnW0df09UvMTdXuOQFoH5d9wBSphAwR4J4egk
r46Tsgim9sp25Cd4qKKco+pR/03g8blSjCI6FurM5cY09FvBjxJw1qEYDDvWsvfYqVkivCok64RQ
7NeT6xwnFFzlCr4v7fvsR259zR0sVdQCbfzWjwRCi41u0D7+w3TI28KcOWIq2BQeiR8fb9nm7X69
9xqTBJrGknKO/2pCC4TyRnbwJy4qeZJxkpvdj9L1timh4oCUG/w9Si2BC509L6CytnIskootSzsN
zXTmtlrensMF3vQF2L9OuGNP1bu3vKAUoP7H3BhV+f9/5ijXM9vfqlzWamcMGOH+SsqsOc2hDMZU
m7/PSdnX/YjY+rUAIWBwjIpLMLMhM8o7C/nRdGBA1PVwj/AX5eeuuQieJ4uTRev3qnIKe8TaFBxf
601qvWWPZwtpIKsyftrsuLMD/5dVjy/S8lsa+Wz1nbDAZNDsW5fo8OS1lKiH93EgkGkAQoOZHoOl
eObvvYDmSEE/+g1mNpwHRpTwzDoj8BoqAdlFlH7Cauk46SqNv6GxclwMobUyUwXwPAfuL9sKsCDW
Mzo5lLs2b5xGKzVIRTVuAWa4rt07WHIYRh/aC92LchqTaVv4w6UilDUpv9XpRZDwn28qApHdkNoX
Hbgnhz+ok9nIv+bL9fZVy+aOPxVTHT45JtJSY+EHvk5wk5KKcDfpiqX64i3Z/9+WgTnynyQX+JRY
FMEjF/IBuQb0KDYk3G9dpBodmeHMCR0mnQIv+B+tqirIAQc3hXVeEDeemx5tqOOiQjJ7GC5h3KcY
7qH0HokbA1e1D8q5nU/bG/bcop7N8nO84lUctdnfcB67F+66+RcEPXfvZo+E8UGMWmxnmnZo9GmE
eIigQzN4HUyGQx2n1epH3T/eOxo354Mnv7ypLOWGZvucmsUdrhx/Vy8I97x9K3pil2XaSrG/++od
8w+35uN+FnTbX83zBMfNgiT0BUZVEBpAovFBAd+rxYGFZF5ybtZZ31iBadzI6rTlin9KqlcJ4PLe
zCIy7MbJezcKuJOI1wbt0STK+K5qe9jvlW6WrHd7i/8OwjDd3xbZmJL7VAo9DtcuWVlzObTG+tPI
FxeXSB1MMqpsmIeGZZ5kXVPaTg4bFh5A6Q1+T62c+KDYlUR5/vtenjXzTQxmAdScc2CfzeqrU380
+vV9SDkhaW8QH9grl0wTBrx9sY1s3I1r66mgfvqvVmtpGnPkErG9BdXhPvlg7mcReef+D98PIKyF
FZYoCy+5VRmwWEJQGZ4INHtYdeR5CNWqZSRCFt2Se7aTcPziw1EQAktMNoetWv2VmJCqtMX1AFn/
/dVWOlx5/LK3XdzwRSENFspGy1w1BU6Qam1Tx0FzyUw3AxEigZW58Tc84vGGST7eivCgBzwuIz9Z
A8nBjEuYSfoevhHaHV5peScTYpRPy0TsJDp1rsXyejTEjg5x2+Ciwp3n6ACfuGl7cwgoSzHjM5yk
Pqyua2SAbuKQkVxDFk4jqacrZjye8mNDU8KI5DqCMG/D29Ur0v5QyxFu/SIyOd3XFQOgCYLMfaSG
6iscjnzaAsan/zQlYHTvfEmG/qCDIQW2V07dRFiZh3LdiJ/zhqvWL6PVwaUnA5GR7jHrgNRXeJmH
hjiLLR92extFAir3NXOc5hnQDsAIiWWPwBz4xdvSLKhUewTaPJb3mZkaiZO5Eymp8B2LyYNtN4b+
IIpOS4m5vpLM50MOojTfcr6qbMf5nRE0LLwgUekHpmKMM9+qFX/81IJ7XrhCaxwHLkFEZNIGKksi
Lwq2Pl1QTYRidBaiDbb2LrRGtfjq/HhXavwEHWnOltAF4KLQiT/NZO/MOZrdiUyZh6QqZN6Lj03r
ILWjJCSM1KsmYz+MpBSkEs6AqJ3ECZrooLd525BX4ksigLQvg7/5OlDfMj/3iSurv5gV6/T5ECSn
X08niceCiy5fFFZ7mmcRAsZ7iDd6kk5ylwrjkntNpqYgooOkTtKKF9zUY35sP7TpXceOT8dJcW6j
15hGjKlG8/oJ5Fe1VOZk6MwLf0q0CVN9lPjFbQOrdIaFNv7zak6OqFceum2ajtx4jXrN4jDvzcpJ
nGjw8o1ZLovnELjjTHbRTZuL+hizJw5Mnb5N9cOn9VTMUyYHgLN6kuBhOfcuHpjdF54K+RYjf4zE
Xne5B9JwxMQJzxdpIQojdMoHDHkTZ1gzQ9irZlAVyhtzFDVfLBgFnC5CE5CZL2YqAJ54W5EDSaCv
7KHfmgpI5ySgTnc4CsequCm5o437v9eW8g905Imz5XbmAnUeFhAXVyU5QtzoPZLFUNUtI1cl+T3t
B+yfK7+srNPxC5wJKvEqQ44bfr066wlKACfXzhW8DCJX7nq45GS8FrUTJNwBck5k8VZAvNR5gcCL
1aWWbemwaV//sxKZF04lQKVq2rMCmPlyIPhx8QJ4tn6vHKVc/TfY+mYic+JvfbIBpMy+Xjl8hh6e
KcqFzEDRYsrRagsyZS1gxHuMuRzl6/isXiGu1x4zgSXfJ1Bd6u39D4HngcnIWgqEsFpjDyPuT3GQ
5cLtiqoxBogi9kw65y+pxTDKdb2sYRqEEhOzkQHtnIovU9ua0bmVYMBQcObyja+vVI0uoVe+ehD+
IBA+q8f1Z9NOF6ZQgeBGXu/5rWFjydDaF9bnPhSDiuvwzZ9iJHeL7SZyx66JNqetmJoo50GwjhEb
judnpRekmHFgHj+pDSOZ0Tyhns6o2X8iTl/RE7Imz8csYFDtBIgpaCrCAdvfB2arp2Rhc3JtcEcL
aQLm5IXe9rh2zQ94i6cjh5uKKRMyDlKLEgi7+UgIti1P/oh0yHAnxN8D1V+BfCziaRSGXXXxZq1M
KplpEmo2HtCwPFnBuGnGzxNcKpOXu1OehulL2Agj0Jgg67YFSsK0DKhMgf7fxKV55mSYIysA8drR
PWa1DCPeiWCt1K48OvvMgnOq4E6jMtM+o/xpu+yT2oI4T+a00WqHuLoip7cnhu2TBZbGJ2/fW23B
76oZMcPqEHiiuQjYQeJ3E5+d2Fkb42HHiqwAvZoi1TCjQxbMnInL4aiGocDlvtxzm+s/lfC8hRyp
2kJVcT5KdPTzRveev6dkPHtgqpXe47REXZj9nzHH4TqM4aRAncmUV5g7M1q9oQp/cGYl6FLjai8s
Kl/oIVvKh4sKgHllApJjoxg6zKDLI2DmXmyDlP6IYB7w+aiYwMK8BbBEsMwTGH+8y8y48W9NKst3
59RTw/9X9RdUUdUSJxlfp96CkmkhEaU41bvCm+cX91BRLpp9iL7KFXM5tdiupuRwwF64axOcB4Hi
1sdzAw45uxLUL1rFbVBftpVKsadW6FBsnAim4kFbnQ30z3CVO/Lv7JymAVoadb9xNoDa69zQNY5V
f1MYrEW+uY0MA/KX1mo72rUu9h4TC6c+KkTMZV2SfV1/hdvUgYImFx/E8FzsBWfzztwuVLNOA7OO
MKQdPFJmo/Nb7cWXFwOl/o9dXkKweH2PBXY9dYbsvMXCcfu3KDZzX4kkCB2MYkw9YyGiCpHNZf1m
NsVTHxQZzUpQm0AnXtzUv3JXwNpznjjDRXjosz8SpQXq9dUbad1WBI29fo/mH1E1GvBHI/rVauVJ
tKz2jF4IeBHY0nf9FwvAlKcB4wwOeai3TcDimidNIbm0yXUdZnJjZpdm7ts+fxbwDLQaDKvoqjt4
9lr++wTVVcxGzD5dPXf++kYOKFgc6A5Ew72XNvV9M5hUtF1j2J4/2CHukZLLJN5Ypaa+chTgVssm
zHEgaeSyOUBOKHsgHIzDBWNFPB4NiFK6KvqFSDEk30OEi8k5rZhKgwoMlqbrb/0RlzMjXmnHIu36
bktQQWKmoCcvq+RTsH+6NZ15VMYKnrbkjYSvFAV0n5MDED9oEfo3FO1Rc5VcTBcnjfbZ9nvtIpmB
P5dPffa4/nedEjHeuoiJQW2OV/hRwpnRLXRhJEpaCa8fL6xXmCbNmtfdYn4hg9pFhMz3a5hT7PBq
wpQK4jfjcPJqZL0+qoK1SLna7CYmKJual4sIrYszLEVo48RBpI57yb2u6gk084BzaQgnEZIPgZB+
nuggIvqPF4ZWNTEg/6qRbgSXK5/a/FPPk1QrMK62I2u7C5W6RYaKoFA3h0BtmthlcsXxkyhW2oi2
CaG9wXvZ126+KB0TCpWQXyXeHgUp5y98HDfkN1cmqllRm/FQCcC8CdpB+8Wgk+vu/mBF+9yj8+Zh
kOHen7DGaaSe8oNo5nvp4mfb5INjj8zdK4PMvszLbGX9c6rLmgqA4pJxkkC2smOFIOUi/kLuJUpY
n5lCW8H3LHKixjo1W8ZhzY2HJy2ZYg5QkBkAXedmdImUbMbKs8DKc0wHR0cDuFW/QWPhWccK4aw6
8plAwpKZ+hADndKTi2AI8rQh3nCNZ8yXluBT2fVrp1Lzf+w0k16amwD2k2JvSm2xLGqa/L9qt6W2
wKcwfptKFCFmAsYIoOkF/SXsJZF7O2SdlBzGYthyryiMHVpup6KKfDxbOeN+6m1mHd3+E/Juopum
SvCt/oNeRDq6b8nzgqPSvBfv77nGiV2NVRoSLLZbqSA85iPcLXXXmABLFCLOnLV/0cnsZVaCvZUN
F/cnabWPgngsVQxv07l/hBUi53otbJuLHaGBNXnaMe+L9rEPK80d5gP/8an1WH4Dk8I61W1Pve4C
EFha4r+78OaEL0MSU+SZ6FRwoMpED8IDG8b+aV6jQ4O2yVvtYBUfJR5C/M3zhn9NWZH9Xr++GTNQ
vNqmnzXQLqQCAcL85YIkmNciXomZ6kiuvEIg7EZ5xxFw/KBeos8XHe6knn2nW3jwThQfP2h//s4E
6T8FXatozm8mnK5PMa6l0i+rU0fx2gpJLFzcxlWgAMppW20XVTvr79BbY7cIOYFoCePuG8c5cFE1
5BTwy96Ic0CJJ3dkKtNCf06KXNq9HwIwXax597vlkkr0coH297778iKJslNJPDFjRs30X2HQbTvy
qlXNX3fI+SxYRmnI/5js8w3W6UxJZn6Py8zOl966pNMYH+9tdZFG958NL/IfE/U45dAuAvJ7dniU
w/sBixxOwz+Segs4uWo36WryksG1rnHOQX4UDQ0yYFJE3iM1Z1qPTBgeDu5/aTnJ2AmoqgOYfvoF
BoYJpFMS02w2xrX2Hw1jV0hnawPzReXjVMnspk88c/mt1fTTI74csLp8HBWPG+jV1iyF2PaU5jV2
t65CNlIoW+2PuyeLaVeAWQDnsrM9YFwCOli3em34mtMNoDAcTUjRhQyfPuwmFFUPPi8HBNgjsPbU
tGg1Y7A9Rcsf2LkYV9LYe4gyjxuLpNQ/aLi34IdecSgRJZhLuRMZTHq9C+J0FGudZ+CRkS4Y+sFJ
kjgJ0i6KvyMzLMI3lPSPX1xVcBYrQQc5Rkz5Txe7K2NfRL7lK18bBQ1GUYdbeoy0OgsqysiH2ipF
FQ7K8aPvgGw4gCzyh0ihvPSazP+RC4iPjozYlJIc23w2pLRkcvKo1Od+Eay/+yvUMag4skvuiqu1
2hphFnVyJidSs67n6a81qy+ce+HDOcK4YDV1OoRKZFyjQGPW41GfeJxmOLSjr6+JdMJ4v18T1ZZi
FVIkQVzyW5/O4gwu4p2J6QjNS/8wbJzqKPLrdoBwYdLz1iD7UIgjNIJVHBvUZAuzwJbQbhthhhaj
AwPovN56VsQeUe3y0/PULK275tFo94twXTMvltdxYJsZPPHw5Zw7T41tYOHjDV+MtxCQNvN5D3+W
jgNvOYC4jOoIUj6OifUDbCcrZ8Kv2Sh9eKU5bCDdearNpPNo+usKXvUnWaeymO+sJB8ZQQl/y4Bv
ZuXsrgwMlz9V62Q/Gz1A7wSZZGtyRUwIRWuC0xeUvvcjTo3ixSGjzO54+h7pLfwVYYjiCESJox2B
Za/s+wgtwnlu9zxUogRSsVN7gJc/D7Sbjra8icMFnxs77lwyLlMc6fZKaENVIFGBGSHwn7M5dRh6
RoonAmO/Y5wWE8thG47DYYOiCM631jpsQvl3NeaDsMYXSu3tIEfXiBer+4YZMhh3lksw0ZUh7YB4
FEjN6/P5tcJ9T8WI1vjQDuz/0VEazZhRNbQvAqKN5zv5X0giviAbOGYcM+UWLna/ABf3YJ5UgrhF
LZ3iHxz7gRPAisX8W+pzN1Uu8lNz2dhe/pAbE2LwJHHo9XBrZIeseA+oXLDllXwzXbY2w/a1so+s
ss3N5KjqRYmFm41+2fBOOzxe2GKCz1DFu8HFePKmJKkoJEzeg/YujOhWmh+UMdDNgyEXn2cs8QU+
fxFvns4XFvadaQGVtS8vNa/kGEsfa+Etm7E23M9a4QivxoE9hkfXI6SyoS4sYrHFCTBbp4av/V8+
9pPMGOeBheaUDyyScd/eQ+rvEqzTENIyyicAlXaOTKeF61Oz6mygiaymVI8HJcqVnZ/DIRdQN5wU
EnbiIOcvi07LCgj6r+APn6bZ27PCJUCcq3ygdRclU170Zj2CBAYoAv7P3uV0gtCKtF8OrFCOd7Ct
6qIsGHzFyY0eGIgR4c8SuRLfPA6gn1Ad4wTYAfNbBevbh+YRDvqe81HH2tqFBTUTKYFoHUruvij/
E0hADTCZqZn+JjB8cx2P6TIY73msuA9GQ1dRX6gfH9nlWWBLZVSGidb0BfIZbREVYLmqcPbSx92E
DCszIjJmH3ltZWTTiVE7T+fhm4JzlQUbwkPfU+z7Q7KQ15VFthmj20Bf+NmmKeP5/5YItxnx7rfn
7xSV0drkFxW8VZcqqFq7Dqz0eIsWZ9Whk8JFKoGgiQ4KQNUQMoYOuX1v8skyLVFMQyM4KZ0Ac7Lm
XqT+HJ68x6NCAbMZQmyGljKavjFAifP3XB1R4wJKk3H/cFQih3PMS4bAbJcFd/+zmXHEJ7prQ9zQ
8Kbk5gHHX7BKqHJl+IuAkk39kEpP4K/9EEk7sbE8h+dS1v1f1EVzV/i/wArLGR2qgbciLNBjqQpU
UX/cr5W1p/uli6CHL2ABScmDWYooK8J7nxhgjKxja6NYogZh9ZIG5P6p7rl4TtoaSTHX3dixsIAc
4OY4YBCOSZuA6AO5CC870ru/at7oIs1hnofF9BwlxjxOTGepQhtp6eBhRaCviTWZjacRRfyh0FUb
oE0nRcXScrKD9RTo/MNHtCt12JhyZg1c8UGpee7nYd97zY52AcFTi81hfvJIvrlGdlAIQEsKmL1c
RUfy4k2TnicbvJEuTCJt6Qc9K24XY20tmJ97WnAFFx3RdcHGcJaSq7lhwyxsEr+2Mp54v67FtNkc
hUXdIM5inLbshH1XK2JrZQT2sG4jW6RIBJCaxX1OeHhjOBknAGvp5atwbgWsicr0U+r7YfWOxwNX
LnOYBotd+Nz/S0tMeDhH3uDyy5ZB1rUnjF6insrU6u4S/4b1F8I9XgLHwHAkojCX+gZrt4x4JDui
j5kmF2qgZnRsvkBrYZrWKPlL7IiPZX/bLrJNJoK8xThHFXHU6u73jgjN8bQ/DnJxpIfyD/dFl6DJ
29qAyZTYfYrP4XfukrQn96u9HgK1Kzp8Jlq/OU146THyskQG0C4D+YkwjFnpFPYDe2nisuTW9Ao9
anGc+d8Tw68OBLMIzz0f+EHJkx9tGrrTHkyxsf7AyvFTd1C6hIul71bACQfHlrZLU2D/gAcofPpV
xeS2P9mgDO32po3yA0cMTZSz8LRjuYdah1067tTB0voNV2bRIWngx3YzYsnaWurOQnXI1OiXubLL
uVgVSMMF2L080nOFrkK8QrlB3UM8Z9BayqAd+zUfl0BkFWdfOCYo+gq+4iJ1E3w2V4jJdDrmUmUW
O5swDa0rbGcMPeIA8U0fGQONmlDsNd0TfUqyLk+Ju1dMwnWGyUnSMkptZz90HH7gb2LEmgdstF58
ko0JTtwavB2/zEBj0F/PQYBM3Kgfxv9ScyHJR2Yz9B8d0BeTND+xIW0blEXdmcOxKmT2jKjciqH8
L1XQ33x7LSN0ItHCD9bk47XqWaO1V4aU6m4uJlKExo8Iw1MiNOkNZn4PR6NufHcjwGzoEtveShSC
CZWR9Cq6P179e6RT7A9I++jFIwekohiH5HQc+7jnRPphSPVXPSOxFfliRGtPkoorvWEJUHhsrPQH
lwRa+MTpkK/2xt2+9uK1iM8f7Ui26Ytb/8gXo50omYSz0XVVquCG5IHh3yb6woFLrax9+kcofhTn
po8rT6FUMgPWE2Ogwv335MndBTYou0fIcb+XvINdiKYkG4yWeK90akuty5a+czcER+SW0WVbLpeN
ljIYB93CezR5YUCL8Vqc0EHei8Yfs+jOWii8M6FizVWfqT9/ymtTMf7rKLwL1dkrY4QksuQp0v1t
xQ67rp97f5qKl3OG5xXlIiCBygrElxYXGEGpExaRXmwJl//2QPBWXfPGZ1n8vkQo32gZkbwDXcyW
h3GRUG0qWu4uuPd7w8Nl2aFk9gZXmFXDNt04IKYsiWIREihp6xK7+CvOyMmLMmomAHH6fcouP7XF
C5PVbmsROxjknq3OJ4065CoNMhRNR5YvJlMrAMYedlUWUAMt15+0Tda+YyoZFGyZugVwVX/wBNdJ
o2MQllVCIRSoUyUJUl704tF//aqd6jN3GkhcCOq6RHv3IqZjSWOJpOjDHkoxpuK/eU55jGPxftto
0yU1h/pNzGkEabmjPoipBOnkVz6lSykYfhmHKWvYjErFLQI+iJIYuUpkL0QPuaKeuwCKHAosMdEH
HIWhitQ5Ik8sJNfB63cxfCua1J8L3zGDf1imN9ZlpRBbId7IKNvPTMT4PJxuecqR+f1poOITd3PQ
is6Ad/IxntR7dL9cdszQJrCURuUjTpt+0OSjnuysKQrcnptAK0d5yojUaLMtugbpwBWp5IrW0WG/
VMjnzkmWS2CrHdmu4T7ZNX1EQco9Hk7wy4KRFtN7LCG9wbQqbSmnAqpNdyENn/hxQ9VzfM0DWnXW
fmUGJFsN8krsvs4eKOqcG4CCD/nzmuRxKncnZezXsns2DVIhROWFljcSG4zL50NZ1cGLXVxfkbux
XGIP6cujh8JG8t5nASdJKcwHYymQz5vIC7lAQUj+nX0mp37R8JNb2DLjygPcQ7/ckzkenT5Je7wY
sliRkv1il/C0QuybiQ5x1ZUEKY5QyWNb06XpOBQkLSUXHZXrTHLXloEkQ6N2E0/Lzj8i7Vvg0GHt
xipe79S1x06ve8AeWyE89VTMt36TBzVesisTcOXJFbzVwnaLA3Ch9ckBqyDF1Kz/N4/vj35JW9Uk
4jQ47OMhXtj7oUp9wcoap0tFzvigRVD1vI+3cWrZHoCmw2UBwSqaQUrXLWA8aNtLq2zpSbZFIWdN
Aqqu8tCC0/wzDE1RgZk6j064FSosHe3KsFEJt/VJ7OEmtRXZGxUELbfL1PWB2SqtMtFujKPO7B2x
PJrk07BOIXU0bu6+Tquh2ShL2CHDSwXiIL4MRvoz39XVjmj7zApB74eaZ1yAHEb0/XJzdpLyDYIZ
oufGnAitm0AdHnDcAXXuBs+81IAplU+wInARN0aC4dbmqC0yTDkI94cIgxj0pKmbli9Iv77g8h6n
Ol1nOTZiTmSM47nqvRz+9ohYTwV6lzH/Mr9/sTYw/iWbQOagCqV4+TGMWg3Mo2ty3wYQ7u5VB+3/
gwObm4+wEAvwk6C2PHHmPXynN9wdJDCJYbR6Q0ZV1RxyemUKRg9Enn/mHnZRua0vwVSlIvO0gOjY
WGh10NRXVqgcSfZPHDBQA+6CB6sXcKQqSix4M8QRbbm9ogNhCmzJfAiDHScvB9ZGsjQfHk8i/gNG
QuCmhpCsHmUWKFMkNEZafQArAzohc6XvGGYUSZvr0kz0XqUqpHeqUzVa0/qB7ldPDnJzpOu5ewA2
kdLyXGlafq3Ddq+sqE83EgkPAJnB2jMGTb8mF9UqPzm/QJ66voMwwQMVlozEsEMS0VLJOChT+bwl
mEV9t4M7BCjWt9+davbqlS3Hv8DgetCrvwHAR1VwKWURkseZZPMGuNkGO7Dt3KJTxblY1CJle4+e
i3C8XtE4xpjr+LOLkWsFF/u5GOY5UIA8cFeEnTZt8Bd0zQX44Kn4JSZrieoWwr8uC0jST0KXq29l
U8u5uIvLSuVfAALassD4M0OcLNnPp/0I9zuTzzNnxThtXYqADp8wu3sFExjM2hQnHhGBu1pnwzav
tdFQeOoCU7GWEAldopA1EUFMkrAsm1Q4o/RtDDf80XIVqRzPROrRKtIVSac9pF3hZ0hKjDsuWxQW
sORMQ8IloGpiLFQHFWYEPsn09lMmDAIzhpZ1dX1ZcLSz3BE2RGt0BiGkoydqK6kgLJHsVWcr3Y+Q
8QoqHCT5a19RVDYF9Cws/LvVKMLQdw2cKYvuXkAcxvfmo3y3PAY3pvKUFdnX0KZZv0bMsFzbZo1g
+JFok1QVbXMw+wCwVUG7Cl0EJqcOwPpc4rJ0VU4PKhzfUrmtCiobKiZDOTpB+lLzZrKWJ2aUN/Zq
wJNT/7TZgevNTeqMfWJLFyl/xW7PvPRXPXZ/jJgyt8DN8wsym9GO3q3O0A/JPYA8RCREnRPwEjUJ
pbOU1sWawbYCBqJtddpfiqFhfjt1HW7AIMLgwwVFZOWFGTi8xmb5cRjEqCG6PM7NpIl25lJEH9FJ
IQ7nZuHJgiYxZLGyUTrf+ExIdNZdiDYSJNTbB3NxYGzbMfPtize84herpPRcL6t+KQ2eRld+bNCf
xGHzw44QHROrYglK9D1sqV+2z6r3VD9T/LpfeHpVef/tYlnm6gFYJzCepg5aovAd5rD/9Dn+BXOB
MHHGMg59MSSTTqNBGXjQmRkLUv0dHNeIO5fkPwLlVVG/mS0Ur/2DdKmiqojdX0qe4TrSxnMYGat8
M7pW+7RxivDpgA3rdBxYXyQ26S2E6acYdRsg3/mWG02rwWcymy3qhsZzHC/uWGZIpHO/G56DLTXR
qtj4ETOODPGptr9+smjhATnmKxVYtS2aF5Ql+QZkLqo8AuH1UGvGu4hooO8ZEQu7Gt17wOOxUoAa
pxC9dZoqQ+oTMkb0TEU2ljX8fu+qCrtd2BYV+7WlUm3u8qKWhNQVq95Rie/AN8V3OJHUWxzsud8j
qusDBCs+nSjZKbU9GpvsUSn/qedCA6YZ+hC75hBGIfzQMiW1gFfloIjEYyalhetI/fBOMi/JBHkJ
dogS0Rmqjp+mSwEfq/HEj1tZZVFThnQ4AAM2ZYeIoatlCjiy4sKuja6aIJpZHLd2/uCctAR+6gWc
/bAh/0M/DQiFredOBtEP9bqhhM26+Oh7MCVMu14sa2GUpp/EZDKtLSyZ+UDqi5GfEWEWfz3DAu8V
VOhktyy+wQDVAkLK1YS8zhFmaRTXrZq0QiCc4ysUvqPQZXkfmrwUJ99nxVQ0ONrHIChkZ9SfDSGD
14YMin0khyGfqJpgmjDCtBFbCtKe1PT9K9sdYcHmx2X61xXc9SCvZuoiTvzyvrlBgjgVKh+NITH7
+b983w4XwiRCRJCR2oUjp5sZKogHFH7l5485+d2Pn3yhMvFzWjmMcxKrsn/kvt64LtKJu43IsfAw
rBAAazDPgkin6S7Bn1IGI7WyhcymfYG5jUfmJQWv2z5TFg72d32imI94NfJmtM6CHx/T42qUiSOT
KARZVWseZMN0G7Ki9xCX/kaDPQJot0Xt0raQNEbdBFzWFU/Hpdkl/uFAcIwd70rvUhCvqox2lOqS
6nqwAsK//UYuMneiyP3SS5E8GMp/dztsenhhCQvvLB4QeIzToWQ8alqaqvQhNlSm7xbV0cdONgO3
whJP1uqZEZp9eArnI4sxeLUqod8zdYeKFZDO6QYgWF4HXJNgGyM5dezbV1+dq+gXGzGRDgUYMIwh
xX3wI9SUvARAdMgVPDsVa1M0ZgYvtSzPBJUVVuFiJ1wRc6ZZETGyZp7iCWXeO27203yBL2d49fTr
1E4mChlrM0gAfW4UxoEoUZeZj8FrPRRwiIZZ/8M6RWXHIcrGQOyH4BZryfYB1EISuNxzj5x2G5Sy
ZPsDcnYTllcZCqNKoSPkbM+C8cVtJ1rqb/Ny2N228WE1wrPeZ43ysgAhqCS4+fbdxC7c8M0M7Op8
TZ0B3G8tHoJ2vST5Xvrx6BfY+7iXDykqv2cMT8L5wFhqeWvewkixLPwPSCyxp6J8SsSAEyW/pOUw
rk/QZZtTZZoacwZdqiUDAtyXhkYZni/wEkoZv3oaU2SuW7dElkKZnt71aTVSSWWyQBMEE/KwdhL6
w5+hkrT8qe5JEmwZbMvyA3/f3AYr4L3qAZpXzAFPaxOiHvH8Cn4vtSXepVdLrymXLlo7vYMIXaRQ
8JkX9rT1gKPi8EovH7LhpVchDc0yN0EE0GmcT+JTALWHXY7ATno9fTtdk2TdcDLzTYM1siYhGOgU
mOYYPzeIaRon45Hp02+XY1/GzvaO47CL7678aFLOh1v3ubxy+iUbDY1qg+v4TfRIH9YF4KAA1rhO
XVnCqbPe4GATrkAEEGx0RulcSB4dq3wv7zSxhvRdVd7RNi29iAbxotQakmOLWvMApaVDeVhz78b6
2aGYxUjfUjy6p11RHFk1vcu5bhtxLK7eQuycI/4dYA/8HDO8vvbsBucs6hOK9HmVUydJTnV7JPIM
wDRmNqL97T6ulibhzBrvjprO71FKD157HsQdZZ6CsMV2KFmHJ4fenBedRDT1u3ICAjwv3zOtiwBz
/2pi6eJk10xIDWRqaC6qehqW0eS9PEM4MLysLD/ji3WYM2lWsknGuyTQkynkqrlpoU+PC4J4jToj
Y7V3pz3vdMOKwf8KeUVYYfN00UPyGBp/Odvuh/UTGLwv1gbTjEsJcIM04EVYFYagDgq4tGOB1W8x
LW5Kq6uCQCKylkVMvOpgzF/ShArpeZQ9nzFpHwOGEgiEuIzW6nq4r83OcOByABw1XQHaiWbXt9D7
LxqmNz3JOJzAAySEYLdYSWErPSL7xQt7j0EaUV4J/7w1UAVEfoXcxGaav5MHj969LqshymJccbO6
DFs3h/zD/glKNLDQMifbtSKl8ON0qDqVhfWBe8QP+fzgO9phq5mkKasbi2R49IfE6FfKdpiwUz4/
bimwTyQSyCqJ0yGMjeFNp5SpHgma4TiBVrQKTcF/yHpZn1h0VGSkvDSVvMjY2vE3epS5jcluN8U3
WSxvGryFwOlBC6Uawt/MtRsyNSy6vU/I0nnaNeAFBxu0Kv1lFoczJ9ihlbgszgkLFWveedjGhhEh
1l2ghKEwU7EcrcbUhUjDLGZgobBVUj0Vwv2xXIHGY0kMfwh7AJoPBx6+BcIcd/9Do18y+awN51k3
TajbZD5NYvTJ+EYx+QkAM2Hyw+3SUn7zUAmQafizxfiRPm9PIcifLMYC5+13Gh80A6dDreUSRHa3
VsjlvqG/UdbplS0d8GH7cZXGJczjbu/+EDeC1cgYcJRwrKtFqdI6Xiingvj5z+aiRCj99Uo4vAxx
vBGOzUIbn88SGtK9FZwSw3GzxaUcElFnLl7mZHlnm3+H3t9T/585wcaFxrOx9/fbvEaRea4vkXlI
jTfVxV+rdNL4Gbqt2CJAJO023Ec5fgFCmaIGY3Q+zB2eW0i0unnZtMC3v4/3AA1HyH+Ja+ECwOtJ
wArLo+YgOg1Sr9vmIKtCNqMD05tXB+o5EDuyyZMqtk1O0dMpKbwovvcSV7dKdTdr7Vk7L37X/FyM
+JZbsmzxiVlDC2ohusiDCxqXv0VF8M3rzVEqq5m1gaH8uGRZUU4v4z3hFSY1nZbOufR4ZGj4QS3+
zy717TtiH0KVcE4lp7wI8RbfkE6lunfZDyKDNXVmdZA36K3JaGuaHLGNbPE6aukW2oX6orPs18ZM
YW1CX5Hcgy6jIV+eKe5wMPexc4kHbFRCyuisalnkTPFS7OEYbSLy9z3YKQheKvnxlg4bq+iC1ePC
9DozXnXiezMQ2k7DokRAznmWYHTGIUM839JIaaYnRWcXf1CkVfP2kyyZfrocSo2YO8y36WIwEeu9
V86kEt8rBxYQRPfH1qTVh7gWZQExLeaa3pt3jaM32QEZpnMw6yqV8AYi3B4A5JU7b0H+J5gk9VI4
Wm4vFeqfBemnVriQ2gURoZr7ohKvs3rmMM5UzdlKmLwFWAHw/N5ZUS2XFhgXe4DnZBUibxJM+iRx
8YQ3EdCholw4y9EfFQUqVDhaS2NesZQeSH4JLbdFghkyzTrbSG3eBeaxwteW05osMGk8bSu42NVy
9u+8eYRlTFSqlk+Eu0CA5wXgBWns4gDevAPnYXXy3UpVYFRCyaI5d6ijpetHqlx1tj5DFRzZR1y0
fqTX0mSGx9HXQuytoAAoZxgBCvXXFKaHjwpl9k1BCOkXve+LhVNGjuoq+1dux1l6gTw45irmVdPQ
5clIysi9VNHhRV3RKmnsnfU1VzAxrLKmOkDcrmDL/m+2tGe7heXICGUPpupDzMg+rJaoRCg2tRJL
BH1SpcYAbEwQMm1PegSfuLXQi/RpNKPnTtdOh84kgsNfKXnFG4UbJ8eT6njodsdd6Pr2L+gz65ie
z6fYws/E2tiMDbqVDhi6bAX3FI4YYbcQfwk95B+7RR5YOgbrVkKkObw7570KHPoCDN6IdVJ8us7/
scFM68zvnKYU98VsXsdw1E9S+bKz9m1kffmjnjmp9dVbgSApaVlVilNfcdIKpaqE2E/TdaU5griK
1N6W5IluRpv2biD6bZtgQ/nQgX99YDC2vpKW3P54CjivQLDC6N6ZOdpVpw4JtGa58ssLlUGupZDk
AxqPrDVn1E56vlDYs4tqC9yBHEV4qOacnrn7LMtfZeIGVnEwhSj6vlYKRrpzm380BXJg38LbW03k
2U5z/YHslGTEMKIxg6Wu+actYAa2oS/sd8tma+ygN2MB+CVfugpxwVYmSMcwcc97153s/UCmW/vm
wBfmimHnWtpU1uDfmXaPFve/tWiLEpj9GMJCLmZB1+eJM+YpsCX/t222cbjz5vSq2QohNSO7DiTZ
SoFTF0dXYBCQYP1nw/iJB4c7nE1uxbzCoUt/jDAdZCoHt7q93oC4eWFph8yL3JBaUlSz97GQivkF
PyrsCQlwepLyLjXoFJDZJ/mY/EexNBv+v+G1n756kcb7AYP+LX1P1amtFaUrOeEUbSSRba+cgk2F
t1c1M7jeeotx7r9oywowQx40QqzayyXer39Y3HBDG6vhwhkeb1yJ/82ydnP9pjlrdVKYY0r67WIw
PPlTsckrEe0TXdXaG/IqpYWXS1D0VKYe9wAe6zW80xs+aZ2UFwuuorWZaBo2NAaXAhfTBxjCQUgr
qyZTrfzzR+97vEvuZKSzFBa8kF+AgFnFbLrI2sMii7BeWAvW7g7YfXankD6NAd92850FsVuYupU5
X+T0YvxNsNBJ2JFkV+JiaD0BANuHb5fLpPSj0R0zMvyljF39KwWs+dvlibYnZxGfUqA8wBtfgslv
FRtx26q9VeukEXb2B7R/Kpkhje/E/xpbWkelAQc2H8+hpva1+/SzPTsCG0mPlLnp6uxbyzLT/CiF
uc0eoONQjsoE6cI2xY4SRfETwumEnu4Ex2PAKPcF5vwWEEGa3oEFxjiJBhqOl0W45gyfKYDQYybR
qY5JELSCZLwEm3daCKqu75nvMOrF2ZU25UZ19b5eom1soyWZgBJJJ68Z/LwV2qyWvGayp6fkphUd
dqFxdh/2f57wkDajh4ISDgPzg+XrCDnfgE53vP6VdaHMGDPd1QiRWme+US1E3XoWrzUiCixqwX0Q
/Fh7/uvXfOQKrKReqA64tndJCSgY9LPllXiZmlbf/QqIVm+zKLCLI75JUb7PGKBGlEc19u4ifliw
8Twn6xS4UkJ1Qdc+fN5eulD9SNQ5AsmJITe4y+YKfDaqWniHMO+ZCUNzXpd18JLrwJmQKwaQ4xJi
tZGjdyj73L+yMolQqmEcQcQKCwZoE4QHJfa20gZVqS3DVHvJtFuDlaxakyGPwu4SgUbVr6V7IpSH
zgukCwADgdEX0SpHLKWw+lIH6evWdOOuovMqanSRwRiSSk9tWG1u9r+56tHGrUO9BedHiNlNvIAi
mObn6AbFlHltHrUfB6TKMP+XvoRVkXLqcLpYt+312YQPLKiLYB3PHTLb/FJzAy0GzFphVkB4DOJ6
FHzRZtuJ3XiJyadNTpRxuKxXoADPEr1npXrRAwS48vFxruoFBtqy4WpDCIdt7T4aWfI/0car2BE5
w5U3w6+sPg1S/m0INyruPsW/wMePaY4PpfFlmvita1zTO2lNwlOxFHq1maSYTWJ41Im9HB1n2Pn0
CcbYUv0VEml1lKz0YFLwnS62OCDYuTb2qcAK0BdSMDeA5FXS39YusapvPp6eKb4Gi4peSd5gN91R
XH4G7to4b+COJh9H3bG5Tx7ImE0KWyIM5fc1dh7p4fLrOrL8QXAQuq6HzCW9QEoiR+Qod4jXvut3
HXmPHYtUdbGxrlgLIwmOgIkm45A+mgIasZYNQwrWP/FyPPadv7FVvJ/jSYIQykZ+QmsmA8E2uq0I
mofmylpH9kEUdF4DGTukfr0vb+F3sffqR7MWqdcmDclkvCIllfu1ZEbQT2d3SqhfxvXRc6dB6Ffn
Jqsopij/GY/T6FY4jsMPrE15QuL9645QlntZ2o2IOZqBUTP1Ii1+ixIK/x8TlIGEYo2UGAiu60tI
pQoxKPdl+l7hrFK2HJGKVj2KPp7o4j4iT4EtLOJbkUTpRONzPQ78MFXTveqk0WLwIyPvP9NT1fJv
EW7gCC9hlx593xYCTMm8XoyZFP22KODija3qTz1RMIFgqzNRUsoBDqeH5qqLoL2gqLBmg37QrWfl
t5NrSEtnsek6PiQEXdf6FmO26LyPLpBe/04bPGZOfoVpYxpe/r13zAPBvywx0QQkFA16B7ZklN5k
DOUJ/AtTEbmA2SFuD0mOun2lDLCvzcObq7dbSUdbjQuJSL0hmDd+sEqe7W8Jr1V4SJjmwW3ztB1M
0t4uQ+Nxk66vDR54rDuH6TLCB4Uq84XdIezMXaae0+YGmRAtbhF9qyy/9zkRqIwiHncRJGGughq5
SD59ixLrrbkRgVAPCZA4P4cok5Is2scosqCImgH9b6DvhAh7eswbobXBkxb2zfKJMZcyzfSmGmGT
z89/K6gxdpYHQpXeXnxeb3iVAP19bKUVnkXeKFnhA42qmMDDukeV2K6SlNXI15uOxsbJd4BVxLgo
Brp+8xxaWU0ghcEJbcNex7hqbAS0Zwzv6WGALfq7IDjugczFFFIIduoKDvzI59zd6Rn98pjvAcXz
HSCLWy5A3tyxFIBeClCFWODRWzuXZQe7iOurKY1y3eO3jDEPQphI2zamxiMRWSY87SrydF+okJ5I
fQQVHCbhc8LrtgoDqB7+j98bVQm/drcCwiWl12uLEUD5hFYanrKbJI5onlXqZ0SRkWHYOXhBUb+k
rIEhbt1ZNeTob3Cm8ojt4URgStXeWkmsDEW4/rt2vUOEDoWulFVH3QqujiV2qmLh0VQGBEWKjYFQ
cpmLMTYdgSs4a1ftcM/Me8mLaSLgetja0QAdGSalQEYUJxNFBSBe5z88qXbEooZFqfMWnMlwML1X
NDCV8WNYhzHzVnzvPe8/gMnSEv8F6ta8N+tq02qSPPOcmpbVJDfvdFgJJm3NmwLTpA/AxUyaCaT2
HFWxne6yMu0e0Pp2b8nSgt8bHXLfq2sGyTdLLkuc2vDmKXUlpel3DDYWjRA1Iwg88bz7O9RqrEqp
XjkJ2bH/s6/m+qfp62xJzjF1t9Lm0w14abkNF06hSID0jJNKVQgtaRhq9fOayCj6Jp61IL3A9p6X
Dnhv94j3FAw5zdieka0HXBdHlCfQ2fUmKnvTpDnPitJ6Vx7k60xDbTdCuzOJTp44MpijJNaacoFq
bMS4/oUWjQ2KSctnr6qvr+LL5z0VypJT4FsRe2uQii5QYLiK/igTyVTGb1RGhlUyhG0PGw97CwW7
vlFJFOGUkLfO981bUnyhOJecOrJzCDw2gZ7meRpvLdJysMxJHsLxD0JKtG3s+LXGOw2qEHdrnShw
Jm/zkviGsUZJJ2DL9vrcZPMTUDPeejG+1jZol02nneiJYZK5zcQb4PQJTyaCC5kKgoB/Z0aF7dQx
DTLBMjIgT4Yc1PhTqJbI2QOa1YiRbJNm+6dmuIiu4JH2weXkZFpb98QJ/1PEiwkbHVovprBN+vLN
XK3axVtSXSzVepq/CPoPxXU6TxQ00tsJs1yCluyON5W3Zs0sxIM3HZ1P/uJqd5Xo06VnkQfc6JMr
2g7Oa5SSWdJ6HEcubzpNzSQ5yos4VQ/QiR73rwwHk03aBvGi2ZTOTeDyHZ9UYrYo3LPDKuV08rm2
Jr51UX3Vl+wnODbAG67BqOFNw/gBiLgJlurEw/3SOFnmDl8MX689zCGyqoYoxtlfV1tM2gnfITgs
NOcitczrLX8b3TqezJgg/1qztedEGlBjkqDcvH3IT/bxqs4G/fLOU1kn3lodmXVAQtNKcMXobyka
5hF9lIlKDP9aIn5mm8p8fCIPDaZS2L2bq6GoNP83IyBiTm2x2Rychg6TjlW22XSg3pVKwX7icYYP
4pMU+ESaaHlW/Woq4tRr6HiXIz2oxhTfw/zJ1aCI2aBOffUQduKb7rUWZr8bOpNIMnrrFMeuOWFX
3oHWd3WWQ79aBJvuK5iCfnNrd5u5xL67/zC15N5Egj9WrSmqvJqd73fEJwJwYRY2naV3BsxQVs1T
UlhBuBfAdic81E6MhVZdVIEVYpRcddGOiMyHrQNxBBvR/JJgg+cxbUro/eDm7R47a9Pu9+vu/Ic+
/4nEC6CPWzTZ5j9KX7bCx/8Q9O8+o9vwBww6MORcAdHQ7PFcJ1WcCdXd61yqSOko7vSI+FfrktW7
n+3BTtXDMeWUV7EiZ1UADlVJZ3E66KsLYcUTJne4/9NXtFXTstWgRAXPgdX1aksO8Nczd1JTP4nU
a7xfZNba4nzPlj0DerUsJP2L3pEiFqrUSEITyFLvcUumkPw/Inhiymon0nFdvZRdKKAiM5d1Mzr8
lAcJGnTYZor5KDJdiLsDxFJbezy1bXpGz0mt55Ew7rUQcSlm+lB8cDb/xiF5TvcHHfxShtyrbhKh
r/njmp44f/4dWBtOrSbaYF8eValhOTt7W+Sc7AeCZQpC6OqDzId+YbIjsUjQyHgt/bqhw3AoZ5be
o71AT7pJAPYLGPkALVm69IfVjl4YPXRb+ehp0xIYRpC/FAyExkzWObJKxldIjmp3+NxCGySMpo3h
Tta6K4ARU+TTgdY6uP6VgFRRlqz3aUwRvSph4mmFRDC2RE2zL2da2faJr0v3oWualcSwAFDFVMT8
0ju6hNLm4UnHZVrmjfrG6Lbof0g1O5OtREMF7AT+DnKtttXemcPe5BysLGT9Sv9l9ZF5YxZ14630
jqhEroYlEkxVZ9Eg3tIjjyl+6RTWFBL9N6XuzXq/FHYsDbw25irCiQr57SOJpKo+zOaK/7Mr68/4
5FtxPDVCnSBPLfh9jTtHCG4NZOPnPric75yvkZqZKE3FTXGOaqE/hxzusMYGOv6XVOVcntryiLuF
CPRuOR6oDXyugrGGX/2QoPPbwAu2VwbbcbKirQulNII0+nX3m9ThL3SX3cFKzMawUZ/0BJdrImw/
reLhAmWO7jXjeVkcYyj2Eq9Rd5e/ql8nfQM50RRYiNothjN9m2AiRqzFIw+i60VdHSwW+MXiCsHk
RxJQzB4mJeyrNTpWBXDYdIjJT9v3irAsoqTDl0BRzsZZ/2dRF2yZIN0YKeczvT4UqAGNRclpaee5
RYFhj6yguJQAIvjkFp1YXRZHRsZefid+XsstTJMj+r2K+q/qoMnoVNvyUXFT9l0H8kkRIyX1tEyM
P2xUzkGVumpLHFkLp85NkG7/ckGI3b2wiW/Dhx3PUojsLJzEgYIf/hbwR26V7Wrla34pVgPZQuRF
F3pyRywu5TOFsH5TS9PBNr3kXliTTQSFsGohbxGQ1pSRbmi+gfNP2XBzDtXIsu3N5g2JRMWPzHkN
ym7Bhu091BL96VwLIcFX7TSu89FYPdbjKu1VahOeTdvGrxz05JMs1OSJWdO/MwOBxmB1GMq7QyPt
rtmyvAtcUgNx/AQEw/RQ4VNw9Tl30fRdKjntfsp8oer4WlR8gKq1JvlN/tq5OTRGe5VzCIjTiT8r
S0FX5/ZepHxmZhd0UYetmhyOz/ggVQ0aTGPfiuBMUmeDrmhrAhMw7iMiruwaguuttfwUXsCv/wDo
a8560Jgr80P5gQUqNa5kkgvYnTOEztJhMH7kaWHP4bGyyvCFYW7K/sdz3oGkuGLwGFMHY5L2Z4YL
B4B6RLc9gqVmbWYyYoGS1N/4wWDFxvzYvrfHi0MY3wZf8efP53zS1SX2ghouqqB8ubssa1RfF5Vy
rvDcYcHKcJfnGwRDrlVTzuxexkGzwCCZFF9W1GO5SrT+H8DHS5OZoJ5K0zIFaU9v2Sxq9W7u4Hj5
xS64SrZtnr2TsBBoDBWPcP3cyYNzeavJEXnA9zOtkt3909LBqyp2mfYYR759YL9AB1qCSwjnkkIH
t97alAfVn/KMeY8/HVQGuUSoKJEVQiu6RKIxhBUtuwr9ZwBXoPmvY+qRwrBG8mmk6GLjOmEO08Hb
G6qKS0cFor24Zfraf1xY5xiItDxVSbsVQYGe0s0FxHH8zwFgmvd/CWV/EJosW3PVuqOoIyA8sS4d
n21kPB4v0dBBQQWWdKhtCZoIaFKtti7ru4c0Ta9DFiRtoDPIy0pst2UUhsgPlI777unY0NJE67Md
Jl7CD+o/U6c5+bigTDiH/9sjT8ZaNtQQsTm6uJ3mXLdlt1srtScVIiAfQAs6pyFTW2iRNc7KmZZL
M6Qhu4uIaC3glYwOaLGs44YqI9Rr07X5EFvrtIRPku9aw3qeMTMqFjFI8iboXoidcpzb7k3n/ot0
CBCsTYr80nz8N4pHn3MBBDXUylP/7aGc2ie/eRqVp5MYQIanfS/Gn909FRd4q2H9m7ItAC/OiCSM
7fJixnbPDH1XZlyZMtkp7+qSNPfjef7jrcvkZH68PkFcClJUGiV002dElZQZgbafgxwSBxewK/7H
NwOjYE8AFqJGE3TqLh5MBue5uDUbYeygxEF18YsPhsIiiKbzbmJGhRRtk2uUnJ7I+9PwtH5hpFNH
fHtrAGj/0RevwQKxuFKqsGr6tm458Mofc8v+fwlT1CDC14IIcQX46CcXqrdFK8rLYrIBk6o8KoRb
PwokHwJw8i3O/qgqtY0piQgKfgY4eiO+G6qTduA1q37Pt/6nP8JHQ/BQs+yJrKexXWsqhbGUzeOu
eUHZ0IQLkXONa50NHgMvFpuFVHrBtBfcDWDIyB6S73jdjPlDeIb32SNXOjWCqN8l0fyz7ULD6LPV
LELx+wIEPpNUE6OIjkAn2COSzzat/aaXq0j7Y6/imak1kTPdOh4/YJ/GXbnDw45oGQyktIQVURkO
iw5MPpFS7BmxJnbgsIRSPJ6K4+Au2qU2Jy8nbkvb86YBtGu2EHSPVu/hPjdi2x0WtZBPbTzF8IWf
/qt9UzA7fgxZGv9izXSVE4ZLb8dGywjZ6lK2p/YPV0Lf1jwWJpYjCo1g3qXgexctv0OMbC1Nrb7x
UdC6UqpX3mo5Q/Ob60eGJQqH5e7YDvISMFRNOjOwo2dPg9He7MT1s9XmiiWl4F15nuY/6KCoqVe9
YWih9EXit9hojojTJhtpTzKuuhcWjm09WGxeI5vQueJYTTcUpamtcsPZDwfafZGl1RIHW+N10Dl7
cEt0cjYa24CTN22cfN75XetfXwUkZmzusw4uo2/DWL4JKNvoWGRaDlyzO9zXg0iPyi/ymW9+LA2N
C4J5sKXyMdry6ljd0zwjEB68gmVb3s7XFwjUl0JradlaOhVvwr7ERbxwQ0IXQ2x6JPrMmgsIsH+x
ymNIowyMI2FsFd6S3bwAr9z4yYZkL9wSzyQ7gK+NgCiAAOfEtdMCpcQwN0aIiN7IU72kOZ6DeeLE
H9KWR2TsPUEHiuHFcRkC05krYkcsTaSoNJHx+2zXEcm5POrKcbCjYUHmzcjNSvIkgNUN7FIAvcN6
A5PxLuYa9sNngsPwGWJ26mtk5EFZL07iet5GnIIB/wQ4+Rm8M9+vDcpm2Fo8PURLQuNL5pilUlM5
wpGzF39A17zwJjuob3wotntslHI8E3hZueemXSQ1ecA6RZ/3F5u8lR3mUMU2bxZhgQjhAT2g1qka
uYmjO9HyWKDnetlVKQRjncc4h1W7JQvgdNZJOia8UkeIKOk8q3Z3fGecf2YmdSCc/o7XyAyT9ADC
Ywt2e/J58lOpYqYWdgj6IFT6gXN8SnRw+cw/RLqS9JizpwkwIYWOWl6ue0eojtQ9sAwL7TDJXRgi
pPvGFjHoIFCMbQ/B3f9Fe0un6uH/GPnRUV2onJYzFmHqxCJzvRJ/Qg+0wPKaRuE/rkmd5PkKQGRt
ZGaY/RhzW3DkH0g0hLwFiVdrO/qdeJtSsUwm+PYfvbLSWtu6DQnHLd2IyRSdmAtuywm32MvtS5Zl
tXrSsNtAFngeBHJ0zbcac3GYzSsGtS4gZDQIphXQH91JlU4KPuSmDwe4vNvkGwe2eKv8H3IPifHu
N7mYncphTMDtlVEvrHi3NPq655w1jrTNWs4e1CwcdkeNqW+PfRGCInKrbn9wg1jD2U5dECX82xAK
IcI49ftcmbsLwBpSFHoN8TKkj3CZpoEFkcXVomcNWDOH0eK2lrni0AtPTkadYVGzrjmr061nwwO5
nc29szTda4/BbQQPKOpROu4rsJajzSYIeqz6nKcPedhWUPO97qrj0QnCKAIYM+X86wOurHo1dsng
SDhzshq3dUWwAP7HxmuHlLIl0nqNhye3qrY41Ay3MHK1gFUjhizBCBcU5wo56ND995DioMoOxWBA
GqnWFvHSLAKsHCTQ2Zd+aOusX1k2h9IUgQOQnLOtJY65ih81nPhFMYqvTgZNN74+ExIhkUcRb/TX
w6Gx2csTLaaDCrbJYyDDF7xoSNPr8bWcCp1exgY7HH6x7H8QPYl83yv0LGcMpp09wZM6W7oeJOwd
waalxhiERBoT5/LEvkhQ8IbmYVWjAcF8ACQoUl+aWXHjdXlnV+vPtdUSvHu/TBWgqgi19TIJP4he
LkccvMZQeenp1yWFKfstkzHoZ7j4FpzkGywWlLmZ1T99OCUXSO7eAusndhpX8UcLch6o0ZoSqRF8
azI2M9kvHbGKwv9plYHvEN6WTfgd7uqAXRJZ6ug2LXQOwjNUCCNhV5iPNTu0RkZFRyyiTYqp8nR7
v6eupoVkkW8Sh7ZJrSRN+9orsfmGJiGVOF238vvYTaJubza7Db3NDjUJWeeNpmEC1ch6j75AfoVF
yUD+o/x//QODcjadAWVWNRl73xpwfxaEca2VmnRFrYR2jzbbV3z7a0JCMaED669HLXkDv8LY13fr
OpLZBDl7XTLkCL1Y94yiO88OFptYjWjHQdAk/H0AyxxQ9DCiVEX5BwvtPm8mcvvVkIkP+ZQE5VFi
FkqGqb8ZJL/ITdsoMGJussphbjp4aonLwGEpvq5EBeVnv54EMqWsdoX1OYppYfjDxgC44CVnzy0Y
cYa7EOWMXCTZBL1RteOjFjlHxT1eed+4ctWBi6k7t9zkW9mnKRMYdE8/tP3DRF5fwwelIW33tlxC
aKIW8HY1Om0tNb7/KGUegAqzebFhuR9Dj1K2PpshJAn50FT63QV+vug9jseG9IYcPpDQv1pvoneN
99Eqo4lzEkAKaPjU5HAANdpgWmzJCk+I9IOslPjo4hBbw9W9U8jw1T/5eaMupubcXfKLMRHuIkHo
StmNamIjZVbN0fjQOmO7pFW51QS6FQiAJWwzUmnWrzAsgtNBLswaPUsuoTrsRlOanJUrrACWZrWG
GJR0tqxNQkVpCp2KZJeb72LNAKihaES7LJPIBkeiCqJdUkUE9O/LBzCwDksMZcUAb1yrYQ6YV897
D+z8ZDnHcgKiWOGNGMQIa+nHiKmXoAO3jx2FxpUaR+G/X27JTuHJAkUxTuHe2IYEqXL3Fzt74nXU
hdLH758qY7CLU9ji+pOtfnwCLWBb7Oqw8M0sR7Ml/4TurLU8qHXAbXOsiaIEo7gFMVK8tP/IMAUT
M0Igfs53SfU6yhiRCcTZb0XxLdy1/zWS5UbwSmVYaQ7hRYJCwhMxuP5wiqDQZF0ONbSMIakZbB+p
rgHTaC96Ihdo37U5+QCbjhkwS1Q/nhaAy8zkrpfq4r9WRinMloNKpPFpNZZvYbHqJTFp2voPUsRP
Kcl0xM5e4VJrbwndSVqB6f5AR36N1VzI2mPO5blUH/ghxG2OacOlV+NA7f+jkzsZlQDk49WV+kBs
Pt82IBW3H6EdTRcFk4sUVMY5bgWdlc2x+OKSrw+/pggusUEu8W5yRkZQL4Ks30yaR+u2kjwkNLlM
zr0GbhsS5q3vX+ExKMO+ctG2m5zpzyzcg9+jfNO7YcHjkaaDyBt4WG/MVmoFF87Chr9wo/5tymdC
YnA27VKkvGAKW0iRFoapeYZjUnGgCZxInmTD9B3Lw1YiNn13t+lLhDoH8kUbQ2PQli3WMU2OcT/N
7zFoAQwdxHcbnIg0TQg212ezt8g8HRwTsOftpmrjOYsX84cVzNv8zEwrlCzXDAQG/QdpJ5xiUHfi
9LQSz42oSzXg99XtJAvqTW6+EAzGd939ktWxeQacC0B9wg/nupXA5MptyU5HgSn1Ll0AZwjNhbo2
pXByFagefipXlyGmizn0ZqZOGe2emmPE4eowmrBXuU4Q6Z6Vf8ZzULq2+HCYCCoTSyjHHTx6XIj7
KwwbFOpaTkp+Eg/j9V9GsVAHh430lHzeNe5cgRlgMNreYqeY8JtDm5qJ9BX5LSMt9vkntgneYmBK
oXFVF7QX0sRxLrkS++eG8atmav++sl5goSee+8MmIzfw5DrMo3nAHiZQSSgVTry4T1S9pTw+Otby
P1PBXAUQBxNr4tYXG8AH2C6si4k4l3tlgQUNXKf1t6DIEM+nX5zfbk9CYItBAIo4ujpI2w9os6gC
hO8Qendh6Wh1o7ZslRFXDCdTGXGwjS02Ts9KmjI9YXiz41dCJcQTgrL6uYJ7w87wF/9tklM/F+oh
AiB4/MF/T3kI+TiHpQbgrnOQRYjIo99sZxpl7ro3uV5xP9WzAT0DFY1ISDBuvudmjff/1qSbNUx6
jAp8tKToF2jZbwz+mm+QWwuz8SESo3dxRsZVmYD/4T3knLieHIU2VkoQI3Q7VHc0/+FbM2WfVq4l
qf6TZX2RRSvjy63QecIe9l5Kk7+D2YFsU2rta3yS7zv1/b8rbI2jW0NK8to1sh+9B6yiM15RU7PK
CFNcwTEsnEs1iWXnwATQnenrHp+wbgeUo57v1PMCLWPTjjVhFijGRtCYOhzl+nUcEWB8XVpb49Sy
33ViysmjenmuyYRTtNijyM3KhgxlA8bfygMxtqPc0W32eEUTfJ1PlWWJNfURSjNN1VhsXlMpRt8K
UFHD+v8yF0nVFe+F/g7eqvRHs9jaG/hVT3VUclxf4ZoCaN+be+cvJKCGnjPvAUy+R3bIBd/M6qnM
KF/YaMYlvxSbden9l8s67kBjPpYHiU/atfA1NHJ7K31YIymApMKy+5ivHC8wK258bRgngQQjrGSi
ws/SFC7+dE56JUdqteJ+4iOZy20LTlAPNGoB6Wqutx6Fm0tCy/neWD58pnIHi946PySe9Y1v2/wU
08ke6L4YF0UdCqkPOdGI4/iBwUVUAjJlJSIaNWbxGFID1mqNPB1uqdRa9+NN5ZSFQ5y6XKoGUNX8
6dQ/sz6VePYFkLhQ1CjmhmDBnFRzj1zgvJWF7V6oPT0PgUuRpu7/NGzVMnZwxjRbsnFOtx2BwKr6
8D1KsXz8mdIl8kXbXJ0WZZV3erK+yF0LWhSdp0Uh364F7CVpKaUebtJdTuQE1bBXTyUGP7libjXF
6m8mul8yKxS9KIStac0Q3N5haqCmUFyv0IGQ5l6eNHCKYU+IPnbr9Hh3yWNX+8M8NYIomvIlHh8v
Elw5h8CfsxHnOQC8KzVXmah5VTzUy+25GXK4x03TG85Erjmw4BgaDiWIAqh9jwFbLcbbZwL3jcdC
UwcXt9r//hPiu2dJyOaUPCMb0Ny8o3FD8ezZlox3Vw4D8iZoYOHoTB/sHFmx5Or8OjmFayUMDX+G
HTtwLJ5FpdXqnUhHv+mfbk2Z4czS0gFRr32bj7fJeKSjlUqlxr3ooZzuPKWnymkg4v+Y182HuM/7
I7zWIW8AV5vnXl0euQ27e1e2egq1MIlhdudx70SE2veHSWtR6XlIDwS/Rhti+qK0sIrjR1nmTSPc
6/bLpYu6YVQN09xy6t1MSUktNfXg3ibm5HNevxF90bRPSaPqMW4I26duMAsg2T9D2DnYN5HE/eza
MBgy++FXngf5bjsTnCI6CswZ/giHudFaNDxN2OlVZDBejeiku/gxlysRrQIAN35VcQGPzuW7rwPJ
lccQgRiVVt3+7aCaslToOh/CTnPgHFa5gzbbh+N/MB3NDGUYtiN8+ajNqfiehbJjffz3eUOlqEQK
5zBS5Ic9O8Af7Ji/mht1DtvWcS+m5zKJswEDmPP1qlDlsR9U07mi75jZS9fAGxkYdnnkHOtQ732j
pTkna3W+rMqczlM++glLjfugEBr1ZCBZSnpCmqBTricT04NORehFPpL0qCu8B14O/EWzPTeEpck0
9dyMzgb2PDwlBzYvqm6r/QqnFMXU0NKiJZthhNrQs7slqOfQyP3FwFWK8KR942MdjF8/Mjjog5hZ
1zf0h5+u2LemqaTP4122KYvSOdfC5olQhcSMm7Ts/NhohCMMd9WWSUIFF5WVOVDWFU2kZkG14BfO
pjnOqKLfKCwN8nMNyHI49zZ/n/vJtiMVaH+7h5kcqZgLnnTfL/I7BW93mUBNmlw0xhhrChWLKZuO
K6b4Z17dHgYxkqDOsc3NZMxkp592FTNs/RPbnpSVetkFr6wqDdDOc0v+9FGLQBFJUHvj0RAuzNpP
ZYLgtErab0z2rZDo9D5sXYFbNRarn5aSOHHSLDbclLQBAY/aejN+rkyYdJAzY9SmcjjLp8M8iD0T
PnEnuhMSgPY43u9fWBvAiQs9a3iVln4pTkMYJkoImYBhOXs/JD8i60sYllnr3SPhFOD6RV1mn0Do
mh91hoZczx82qAquJl4GzCoVq0WJzo7EuNlPqUC0XnxNAcGjNoN5ssq28g2cPXHtg1uETnjgt8lK
PFy147v+yuuSNHE0a/YnK6obBhRT0a+AYDHlELya7i/QC8HrTKNQH3GwgVdRmDkjVXfvEvd08TJv
rs0pQeCZckiKZ4ReEtrTI3LoUkoEGnHeZ3mI3JlYN6dMVamTntbr4ti8aLxnTWduLHUFDWe33jVW
Q7F1egns7AO1st9Q0qwDxRsEs91vxh8jTYMnmIFKo2D+qVOSiolTnsdLLWjJPixLPdu9Vc2JEfUj
27wh3h5WYF27RlBSLBvHg0abmP9hryJMxmaaYheKWoi5vvq6QQN9UUFj+mTIF5GIb3iUQ7TQZGoE
cdzgeGyizysSkXanJdZV5+HfbhqSnccJw2QqKGCyRsJf36iC30KPJzoQatdhyRsb784B5u2bkAZ+
XqMQwSvM9UsNE5XyEFX4V3jUoc0lrmRAjmRQ9KbD5XD4LWvGbTzibsFzJnOyq6hF+XfC4bhUnirq
CWAnwMAEWPXr4qacFmk6G7tJzNkjieMm9c7tIGElNyz7iilWaIJk7a+aKPJRAhg9em5uIqRMsypr
rxgs71k8GnWuYp2qT6ZfJ/xwQ+ynuY1jltX7PYb32zcZcTVBEgovQehErPJxyjKb+DDw/vgrcsAq
UBFe6kq+rukPrUWp4B+xAopv1JZVaRzcg7cH+QI39exxxnLtNbElMCnsj9YEZ0YbfeK1CSrA7fEs
dtw2mcPukeFyQQgt3s1MQ73VnRlMnk5IUSlQdwCppoBXNjIUtYnzdxRIgh6uyDCmlQrM1O/lYMvJ
wZc4q91c3DJ3BWte5P0jzBj9TkIg+EuvGFKIOaH3KrpudJNeTnblt0YlaaQ7xQXpq4oKj8S9djM6
K2dJgJNAURj6rZhtT1g/1EPzg1yj8Qr95pniroTtmaOTWUVM1jOVDfdxaVpofTPN+3+t/ULfyjSY
1vdE8Cu1+p0jss+em8qhzewfhQXjRmQRbYwrx30q3hnBeCyo41vwYFKnjLwOoWM+thb0nMvOPNvc
v4CEZ/qcR0xk8CTux7dD2fpk52Cnnc9UFfR/h4hi/8Dw/mDIn/hlHG9hqphZzyiUi16a+cbRBgGe
HUkWzz0WNezJVHXBv2fWhZdv3qpBzF4I0J19bZ1Y0hGEc1ckK7sXxbqFsbWWwa/Fw2LdlBZ618/+
kDXhETmjzhj8izDeH8kJf+q+Ly2V/3YOfAvJHMavWb2HUTWsUDl0J61nZUfmdYCs18+pAXS7nBu+
CJumX+0BjlVLZXjN//NGU66di9EfQWyjubyyNBNSSJZKlqvKanRPj5+cf4Um76t7nMxzjq9kJnGl
GDGQjNded0JxIOmhzYxw9Wwlttlm0a5HswAxOwvhR/wNbivXE8ul90b8eH82eeATzPDzG2q+e4dM
A9MxN2pDkAGJhFpJ5j9EDCz3T1v/zLsoYGhYebS89rFCEMfILSGc9AqxT9n1SsjeYqhW8bS2PP3y
z53KQ/RTZSaq8lO60sQ/9duE3MZX7xEOsIQJ14U9mnOMxEb7EEY27e8ajLNQp/waFDWEamGczpul
+ENi2x6nVvpbdIO/zHKtPk+2L07zvgzcV3uQeVPdiAy5Mh8b2BlMFhdI+8TziZlFW6rQcze37GiV
SbAK8E5DiSEADX6Gl1Ft+Qfp6J9hvQbw1GcKWc0AdVTMyRI6RoyTEFN//ijmn4/ezmUIbBm1GBbu
PHyeGKfYYsr/5flpcMAcdYr+tkOY4yXbbPX3H/4nP2xzcIBiLMEXVTeqTTa85WeQxOtTxmS/x83t
Ku44Gp+nkPJjtVaIFZcVHKO57gvs2JzzAuSci5LtN/LL/NSDvgljkU4TUIw69t0nWjpsIwWGsDIX
SqlwiPjHEnGKbgyHrHFc17BI/fFg49O2iLC/SXom15XCt+3mpMB9RJ6eZAQnkto9z1ow+EzjzB7i
aAEhJEjvSk4wDZSxJ8ivovcSO9qMKLj8ca2ElJHKZznRK1fM5BtDOMcCq/Ojr2Eid/rzCuOyTQ1W
kRySQsHwWrj4uP3cKTrs9VU8bj//C6cw3VDS4Wfr/zshkeSobIH6C+OAXuJxRkyZmD3iR4SZwoUi
L3ya7rQq8eEptBCDpMRRd5VJLoSbkQFHC4tg0ffnw6lVmkdLZ0zNr532Ghedz7dQ9g7YcCoJgj5P
zNsLRfzRWWAZCBFL8+pde3FV/04mdgszFvP3LIZaS/jifmVOx71fo4e+S21wUiBFTv0ChyD8X0BR
Dldd8tDUZiEzF/mGEVjrwkCK2D0qFK5nI2OO0ZadYot9fpFFbXMRNYqrmzKnre63suUD0rvTJL/2
ffqxyJjw3JFOscx8DhmCyigNV/FKWiFnrcljbdv+/18rFKaNPNbzs4jR3JQWQR3GsD4CUcPTDCTP
UukNPxPVK9gVe56r6pufSJOSGBJYpKuMgEVpUAhHLMvdEtDpVQgeP63bA079SSESlAt+aMPuJjz5
e9s3p/Mb0CmoKUMpJlsbocg3q3X6BkcpCYqPid1SHkE9vY3m4QR4kKWgaoFwGTlJuVmtN3mqCmpO
4yrmaDVvR3JCzpoGEXKXchmqWxtppBb8aZ9Rxj8TVJsl6jwCilyXROeqsSvkPVRyA0xvVSSrQS0I
sLXXmWk2ote645X+XVWhaUhLgY9Ywh8jBXs0QfDvdb9+eRQXM89k5CK6qQGMatUT1EGoNNOmW+vM
fAYU8bpDpgOvPZD0FZa8N2IckbM7gQpUPKQ0G1BSB3DHU0ym8f03AA8wODLKQB1IYBpvfcYrx24T
9StO+WHSXWfgEjpnrJBG0/eFC+OVTSlKOu29qzzjpyFxGH9yXyMtoNRk8D1C3U2hhx/jL+vIkg1z
bntVcMo0QzFdJ8ooICPWOhDsEABpzn+jNWsRPeLVHynQlk5GxqLi0YKtGx1264W3MEf7riqs1Ymd
IYS0JvDjWRiSK7s/kfz6gzDnvapnWXKdmGbSvn0+mm/s+58s0B5Hp1siB1QyToZ39UpFJzl7p4vK
vw8m4bLvaKFvzTuM827gN0mnFtESKgBkRHT2rlhfkNzrWAN85jFWv2Jmd9xu7snTpLT34taJnUz6
ZwuDbLM6icS1bcO4n6TyuO8FucLwgbRnVYVWFa/3r+wUq7i0LeMgwDxAJNdGmXzOJr+cbrAbqRKp
AcH7KYkvHRRoYbpzNBrK3psSaeCJlp7LqTt762rF9no6GaYl03Ms+s8nWAx9270UHrrLdjiz6iH4
mpxk4xWAbaR0/zBPDtp44iuGWyDTN47qOUJx1iEmkyHphcrv0N5+V917Y0sAHrjEJlwdbWMymAtc
KBNjyOoVWcn22UcIRGs9x26m5lAAQlvel/+Tu8GTBBJiwcwcIOp3dH1UfJKRo2b8k9hqM0X1TH9w
KE1TK166/mU2KfwMFVj2u+dTc7aFwa4tQeI1LVfq3kxY6ZTSeAXO2sN1db2QYVJFobKB0eQ+Ftyc
yl48SzKkdaJ9L/StSs2qvnzlrpgEqiJhAS/lMXB/vdVCO30JYahH7NmX80S65YlsAr0WI/VEpynA
ZCJn5dVurBzTgFlVYlnjLUIitRLlqH3VmMKXv2yWARZ5Bbqndezn4AqgWhK7rYP8sY+VzAslmTtQ
XtJ+diSEKiTag8eLJ5uDWDz8ujAbPt8lFYm1CNtiuvD04TFskj/fsq2QUkHcxjvpBX5ZEGLmKQ2C
XrpOJYlLtdfJjMYiFEotizgR686Wx3Ky+f/TPTYG0AxZyni/uatOVWZCKeJHP4SKg4ctML/SxX2f
DQ5cJViWY/sYEBLwWuFv56bWcvkE8QNfMb90Jp8Dj/nCwCXwdX0+Keq64wa+0pOKgH6OtIqKTAr3
e2hHlaq/5mssrX+jFhEC13ei512PpGRJpT4VPT8mRKOQPJnA54sR4A5CcsATEKZ4FVsWeFu0SjeM
D8uKdwCQlCLdGq5kKfePj659AO127Zc580uUTnbuIEm2WIge0vLrz0nEwgBJ0bvKQ2iYziZCTn3o
UdQUseBDDSUcqMVXKXGVOzl4Kn10vsetbEdnwYflqcl3auJuK6qibcHTggkOTVzZvE9tg8/pA6HL
O+sgI+nqQc9bbwUJvRkEv5zZx9bUyW7t1EulVRFfHVyjZvAHmoWAe5C9TjAVevBA6XWcbEdIj3l1
F+5AVlQ+bfZaEvvDF84ZZQYpdh2mWZnM+5h9MCK5m9OMCRAl0llX58Edc0JGBjBMf+UDYY6+HEau
gBJIfd2Vppmr+L6WmkQWm1Zvcnh0ncXQqsl4PpajlA1Ee4ylLstYEiCyYnG43ZulYlxXXYme8LL8
HgvCufJeV6hHng2ewWkCWIWeq0gcJx9lgwSmE3q6bxfVoSTTxLynenT4CzxXsey2ONOwWPLFiUHL
aixDLye+ENWlP1U/T1km4t/TrSa5xnCFkbYd9PLgw3p1fuZIyQy5GusEuJkzItt9lLMrhEdxKVUu
/GI6Mu8CqlhQQflI1DZ+VeAzm90qZvmH6/iGmHPyPHj2hNYzcdFP8NzSEvd3cUVFwYojURbdSJgb
XrW6R1WhXDWON+DRuMQgdUk6ymFirz3vuU7JeEhVWqHVUb4S+TRV74ghJwXYHZNl5v/eZfsZW3wf
IkQ1aXwFqyb5MQ5rG0xuWPJhbff9/DfFyWaw3ALFKzq5gv960k12G2+uveEq8VkGDwl3cpUPtWsK
ddSULJFy7iZ2Ioo/W4Z4g2Lx1sahvaL4Fhp3NDa3LEQZKu70ysvFdr1QjPDMlumRk26Ctbuny9Ku
iaHyx+RGOM4LLuC9IhUjc+CHeHe6m4U2djOtVyMJDaRBUbDoZdWGBH5b0+HlU1E0qdlO7JuXLXzq
mQ3fHC14PKYCjS042H6ezZx3YfzQlVhpNVIYM7Yl/2r06Adx30VG8Zr4kHgxyq5c6pHJCw2e8xY7
6o1dPeCNT3XsYzNv18R1UhshWRPXMDvmNTGNMcRbRYCDoRpcsBbMWk9c6CqS2w4eM57NsOmpfmb1
u63lnZgCz57jD195sbSUXr5pbFGvf0aaKFDbdNUGLwVL09uSM2HBvBluQHLMRa+PPifG20suzGIA
EAOPHJFvG/MQwWHzSpilRJApYAjV8FP09eOCLvR9oCuSIWDNPMz+tObOPg13kN0GzEIMcpEu6Viq
bJ3lJ9EATAxKDvARO4B3Mn/x1ODjbccIRIAZyHby89NkJNaCw86GL57laQASYqdq9ZTp4S0hRBN9
0TbCoQw8DMNmMTZkNHMpZEwtHPfMO/5cNhjzPn+/mfYcxVzjx0l8MAFDy8wim0Ny0qntIVRM2Z/m
p39BftUhmrHLeKzY898fxi1ArCKRQVdn3JGFjKWqHWCHIWjaiv1NbNBz+c/khSfYdMbtIBmQpj2q
ysrhgq3gK2aVK/J1VwkAxl3pYMQ0wBGRuYL04fhfduRmQeru95MuzQZvd+JGPrj6mGFYJiHaoCn3
XjvS4ujY1uU64t3EBl94hzITsXhF728GnJoQfwh6M/1HVwuMCWJGZ4oB8y2WNZpubGPkQdqsWL/Z
9lDrNgPZ5Ya3ybXHGeHMOnt3zX1GN93JumTpMsOyxrpUjQl2iNKA+ozBi9+Yzq3DDjJfgG27bFu3
u/AIsx5mJl+/gdMZnggV9F4XZoQSuERl2l5TGQzv/fWnCPJucrJtV0M8c6dHt4vnaPz0AxtNnLP+
WwiB5mrjVISBS3JCqeTW9ey80w0VYonVe+r2F9O/9mULYOZR/o+ILXOoncLirGelQYkA/tgQHfdN
7kvff80kjByI1O8R4uBwvLOwyaIqDbE9AmVWQVaLuFZW0B2ifSgVDRGi82KQsW5MPp1qHhO8L6Sr
ji5uFl8VKj6+VIVHc3wsS8ivUygdE5WT7FrNgcAQileE4boCNuxId205aQL+fybX2Ut+aTWWvUTp
yqplg/IJWgzWDl7II6jRJx0VQfPoHlWOx5sBqMRCnwnz0IEC36CoKQfKVwciN6mqWKV9+GUfftgQ
2IGt6KzCKFq9qxr13ihoWQksYwbg/2zF1+820StcDT7QvDcMGwIOBoSdAf9XpqexXE2Q8YEz0oa6
6C8lpSqUpH6LOMujbWtGQurA2JTPlF+q/3g29e/PkgrK7eu6boLfHiz+sWeUW/CVTh66WaJx/LSq
YioFwkKe/zD1MXrPeHsUSvBVvAirWR4rlwVwnT74Ga0AO3I3qBfcLQtR5rAUTMf7OIYC0rsLn0WN
0QJuYFxEOQg3ycbRXH0JIG87zai0xLLz6smWkwk/cP9Wgb2KZBwGBz8LyhgpJ8vr84eOHpBoQeUK
CFQykLL7WprzBg2BpNbJ4TZkbvkppk8OiK6QTSSyhWkZo6eTLbcxBoLxdyA6RSoTNZ95/MCsek7R
Zk2VOD5xYr7P71iL36UAco6/peb3cdhoJH3ymfkjwPjReTubtUJcPPQQNthUpC0FyDzj3vDH9z5+
TNl8YuB1c0d43Hej24a8TuMhBj4o5rQo6QjTNCFaGanGaNQiNvHYNwFxXCl02hhP48eAn/sCGu47
u2JDndoHa0QgUtyfcffne4c17vb+/V4KXbTn7zDjJxATejM3g7eRL95tRlRQ9PVXFWD1/t4JTPls
045cipXUTDZCZVRUmdDVWyY0lYY0lptf+/Ny6LQO+Rv+ce1eufJe+xv6EvykTxgIqs5k5c0BwOQN
5qfvjQhafLBpkEgPdzUAPRxFq9xgfbOLl4xL0XWxXNG29/AqRiYzvtKLxGdvwTtI9fByv6vqM7wZ
Okft/CKcKSjvlrkNYCELyHUTE4u0OcZhwzqw6qxA2y11Bz1jppn/E29E/oqtch6UEvINQBvJ20Ao
fk8GYyf23RFx/7jhzLaf543jmIpMxHDztgxEkqHbkuLWft3VmqEaiQG08O742ugQWIeE6slwGwux
1MvXsoU7W62lNarHZ90pV5K/WkRFmy6Snc8lEgHuLWBuy5OXxIegazUC+qY8R6/gtKQaHUVlJaI3
hzTI43d2g+4YBFM+nO2S5mIIYBt/Rt6l/qVvoqTZT/abSHuVJhs99TrT8R1dTP1LxT+xnhcuVp7t
NthKwsBoQgADww7x1OzemeFAYGmogLn5ul1YFqPWVtgosyZY4BENvU8YhQevubB3RB11h/JkCcwl
Ko588AciZWicAhIQdHeg/R8JP7eJ70Rew/9AgMdxZXedyiI+NOswp34YJDAsjwVJDAMiT4SvLKdg
ot2kt6BH1f6whN6YEsj6M0ShuyzwYnHPgUaz5GMagDde0sls7khW+cIXRtR2BWY9bNcdizfQtUe6
9X9al3ctwlaJMZMaIt4j/P6aMy/r1RujLYVkODT9pxlF6Sv8OlliNkCh6fELO7To1fiNykxU3s5j
4+gYMxvythRLUxwS1LrabYJe+uuMP1nmTd5t/2o5au9hMNFxvuMGNi8T4z97JaiK1OgU+7BldbGq
X2bYI8mhm7uxI9AXcZ9eu0bopdzHXDR65iByWXLWx70noXfJs2eQ97HdvKIZoza91fprulMJ9TOU
P0vRx+ZiM21e0U02ZqhmQtPvd7BpQAfIXUNIbRA40VPXpmHpfqLrGjHtpZWGjouI5NCrXPve68pG
ZmbCPgXJA42A1uG8LXy62iDuU4Nl/4ymzOp7i9dvPfJ9xDOf3R3gGmy/027J250f73g1beD54fEO
pssYHXySmo/1CedNGmn5sdqIgX7QrpK1D+ih02t0Bi+08F0iOOVvSiRuXEHWVQ3qaAPeqcYAlJWD
VZ+usIDM6dtdpAdaczb89vJXzloXW1YFC1SENXBscLQ1zJP0facOCodQA1ir7FMuGkNvLr46gGQZ
XKKCejFUC1QtWb35sn817kQCEdx9fR1k0y+l6VADx3XnKFghXplDJ0+ShdMoDs4HSYHKQqtxlPi9
x63RSaA+Fu7/CEdlBsvn5fXCfy5XbbOmxZSmx63wp29ZZxvtk+/cA1+qnLpbQ7JJfYVZmTtNtsTJ
0coI/5BnX6J2jNLr/JmC+VRdEQRwo/N7U4R7AJHei1V9xRSnDwIZSLPxSpf9c36WN8is0YGrZnDH
8vXpgp/+HNiftdThA9XJ6kglQO/neVaCqBdbIebKI80SjHcYFu4RkAWkLX8e8rgp03lvfUlHOgMR
K4iJvB+EnhEpojcO6d5c/4O7Z8yzmgLEY+ECXRzATn8dcyyYUjSrMOhip+Z1l0Eo86nc90maY+Wn
4JbYlLphmqN6jO9BR/ywuNgMJzHkl8feIBT97T/0kyejOhQnBtfa8nrM6OVsXCHBCdE1/vUvxeOB
74mb/qZovIv49dQZ7KoopRKrDJ9CJirl4xkiihOOOvviPHLeC0LVjuFxR6bUWY4OVFqDcHTKNQpA
lh/XR2ZsOoyrFKITCYzieRqhjogGQowwgFDO/2pZwguTuk1sDv2AJ7L0EyC72eVaS1HiWEcn7Vys
UhFzQCgGogegbJTGyaYzQ07Nxik/yoy7fVqPnacrEwlLF2FoyT9caMAvXsD27Xnddxc3NUD2shkB
Kq1s/eUMSL1ZyMmajwCMFVeCFjvhom+VxWfzLDT6xZSes4NWWM4sM0/hwtSx1k/sKGefSZ9iorKb
eXtTE+DY85x3kYe030uWAAGGgoRuvsLcNbtaB5EvUD8wE5Mm+1NEdJNLDBLr5fMKvOXRUkvl2fo/
Un3fJXGaqt37kRgW9SIf94V68iIgLj4mnzAxpZnPeYZpHo4yPZjrJCh8RCzwMFsOoHs+GQELmCGr
Dipz8pJY40LkVdP6Vz6dlwJF79gFunF2UC3lJip/q2oSsWcpOjqQQ9KXl5N2vmWkCdaCYTyttj42
gsORCiiCAikc4Ynb2aiXmBsHhiXxPdWxoG6MiszHGd+pr80y0vMtwohs3jsFSV/A6KMmpUme1T9W
oEaW3xZ8ZNP9kjNSfa+Gmnk9KM6euOOQLO34E1iFaisxuVp5bGiNbIktqunBo2iu/27t08pIPPiG
VHEZmAVlIY9D24HLRVHud6vbcDD9Ob6NSk6P/KVtAwCNusLuZszawpYRPXkECWwfxlhMlD/6XAeF
NQiOtsj4irNJghWijVmlxw6uU1qLjGzGbEKQpCn9tOgUdfwz4NvuoLLdeJ/nA1ut7UiPxeN7evDI
rR9RQI0Hguz75gvTa2phRX+Q7FeoFESkCo8+UQgmS3Op2dGZpR7iPH/2tfaAP3CiojX4lFFKIO4B
TqX7RcT0ql9vLwvmB5fIZW+pqnGxX6LEdEZDSNWDkfkrm/TZLJjiA86ekWwZ7ClsXvR2XpUI1uc9
Ky74HbeQT9ZChkx0KzbhvZ6+6bGMp+N+WtwZ95bhr3kquoOj1wDqGm/nAdF3VaR6zmy2lAaCidCj
r3mVoICYaYqyoj8C+kxYls0N04rTC9tg2ndkr+MwNNw5CfafNvxWk1+GrrAy8wDPu6/RP+2QN8Ha
PsytIjCoFd/+llPSsPuUOtsoYLX+TOlvYVYhoYN+Sqhfu9+nFwHND16lG5TPcmoAIRU4+ydVt8Nf
d9xn1ybaDh4zL7yNGoLvUdh0HYdkwOczqMvsfmiSw92kR+QOCSw+KdN5lN26r6jOXPgDQFserz2+
Tta6smhkWY4G9jzdZHRGIkOAyP0ieOJMUaDJr6TVVu7WUHfcw4jvwQFUdxTDkJr5cc7Yd6ApebTM
r66AuAwjGu99R9h3qCEvRsQx5cRLPU0FgaCt3qFSnbhIW/7+K51pUVtNBT0LOF34HUEi+KrFsxkv
imZGS6hKb6JlntkTMjmDf6DwIOJLJYWwajqmEZWvd2m7jPQ37b5n39161jFL2dfw5Wp/xx8WiMyG
jWN9x8PglKpZtLJ21SIueIbY8BzI9HZxbfNaChP0TwSiL8qDlDVguKtUtTlRTuiRDjdCwsO6cDlI
HrUINotguoXiCWKBO1fxDGUYybabiZmc3VZDR9YuGKb3GAQr2o2isXv+E72flU5+S93D8eQt3ETw
tpoEtBC2inFmdwFzjkCyhR7Cf23WfQpAaIInu9Pli3Ng3XT9Uf/R0IIbOHctpfzWq1WNsbar1hxI
RkUY/FouPvTRDAAgmUFreW9X+CtxXzvf+bLomNuhi7kCH5CpV0PdMzAz5Qyr52RujRF/GT9e1vrM
hA11Wt3k0JM1k71rq7uG0SWJ59FMNbtBZWWQkBsmNWz1sIV6jTX7f8JXw1llXuYN4GasnwWkmR9m
CeXCY47DNEq85+dfarui3ct3QDP6lU3//AOnjrX4qYaaclvj+9Cmd19/hRRWo4AHshOSR1B9R9iP
x52d4ztQm7m9On7Cz6hkVQgwIfXFoZCUmQRkROOOoU9eikg3a6O3tl1lra0HmVZGvqaKNRbsMb3/
IeIy8pGtT43YLqdqdxEXYahcHxhN7SGkXGoio9MjoAhA5fjD7M+VzZXfP+UJsUCx106Pl+10cSaX
mwXsY0I3XDaWYtAOgB8U1wxWYQheD36x0YpyzWFdCDCykBwAXcTCkNV1JjYip5NtJ+Icze6nor+e
w0ro6fViCOBl1Wa03zxtOGrtdvNXrqcw6uJPanoTg8sZH7+vutaeL3EddAiA7Lf+fnB4YSvZGp26
vYQF5jSlfOg4xwPv7+fs+btguXzTo40mbM/iAPfrqZhEur+V9P/qykjlErDpgM6m2cdGB48KWjKM
iRPrN/htsSfygDMGvjzyxtkeFakdLOX3sFdPsnftqkwDbR4iHLEjW/yGiud/BrhS87erfZs5kKyx
K9KB5rxkgpzIvtBW1yPdKN7Qkis6Q1fL2HUsq6ItidWIq3p8VDYWz6EVXaZ/hcbC/DETT4BdSjFv
NsuT8It/X3SI7H3DiYFPwlVNZXZyabO2F/tlUj9e/fuCftNGKMHelChR83/7eUz5aAicBwcyCday
WfE2OGRP5S2caReVgmho0mazNU2wtXBNOcyymhN/ldDVwJhfviceZ9nsyCHlfoqBIBINJyR4irSW
Pt1NABqhMvPBpojb5UJO93mICPfkM8tT+qjeX8LDZ9XWqFTczyL38uxaMOQiOAmJlJwxZUOBe1uH
XUSDtfVt4zMpq3Gm6+if6TYq/AfzpHpJIjFezRUi8exvZYTPi0G8BwcmRLlLnnsEvjpQHHJEUgVg
RZF7P8tiR5JevoTob8fPFQozdIR++Y2C71jfcFteqqoERutWj4FlbAJWapV2LJ47T3d6WAbqR9kr
OG6Eljt9XIu7QfN6/bu/1zRTJ05+Tv3QUR3V+2TePtf+nJUb9QCKTVKsYt8Tq0ZlKZOSAhAeEsFs
CJ2y8wWO6hDPBJgm1MgnIQ9PmRvyJ0w2sosHyCaS8hTDDE2mHgnRm80LqaVzVrirBMc502883UIj
9kqveeAFV77soKP/HNYrrRk/1aJC54sHXEm6M4Cs9Myk5tZHrg0YkmNoR6qOzH/FqZe/zMYtMQMF
4DfG9RcRIo/+NZN6QVRvpcItU9eYThRuAcwIaacr4KlJMQN3JO6n0DbhI9uaq8TgfEx0AdRNLHRb
NqA7ZdhWMst7v/qWCJA0IgiiAIVuv2Cavrx3Hd9JyvQTHgDnDn3zQxwEEw1XFRKFLm1iQLA7DZWl
MFr5USWSovIyJteCHv6HzqydKw0bJPe9Z3lQwz3MpJKxtzwDQ2vpNzCUpXZYLRmFfA+vFRgl2kga
FUjPujeUeWLL+W04LDTgvCkxMgouprJIlqN9TWFvZFxFgR5qI4qFxu8WLnGePJ3Yt5C486MoM9ru
r4kc08+xN7WrJnCatPk0hMXFsCnviZdaacMutCmjAYL1NRVtpWQ6aTYlFNvbibmnGKhnt7+whbkW
BLKrcrVjdArk7r1gzo6R/ZNBd9RnIOxVtlg9aOmHXzIXOPZE8O6KGu5p9WqzZS3FCJ/8oLzWfvg3
DJc1ZAJ2Ztsy+wvX7k3YWMgZA2raj50FUJBrLRXqQIwytV6zH2GWVWRFsQsHTE9229BZybEox9O6
oJKcWL8rdTcpD7OzET6ydPZ1HmCCirxjyJEPl/t8MNCirBplNcSJHyyUHdKz8NBTXFRmyaSGCImh
ANULAmu4dVTx3IqnAgYt4iW0+MbyLqRndWKtQsMzFuezGNA9u/SeYX+RmCSIQhZ7Fxy+4FmDu1IN
XG3XBHs+JTB9Im6y9Cu0NJPkGNrK1MF8chCZ+pC2nJ8a2SwieS39e297/AjMUai8TXWRM+cqiZnQ
5GBr0dLu7SBL3QIYIsFMagk0dtJdAyR2DhELLMYJXI0+2LXiR9UbORmptVNGvEL0O0DWHvyfg730
6gGJBoCk2zGWQVdvbIxNwnKG/dwN5yN7iY5ifY5vA41gxNbMpLk1DwBN6pD6FOQIvqzS3VRo5QHk
7k8IZFInqYu6Mmiu6LoolCbFfSqSf1A24CsfNxb9w8CmScGH59mx+1I+0UFBLdRShJ0Y6y4uB/sR
wjz7chAnt6fPyT3AC7xAl843ovu8hfFXAudzuLCLKTydmlwdU99wms1WxH7z46zPQcJNsd3oqIw7
ubtpWt4GNvlE8hGqvdnCJ4VBn8C5/WTaLfH24gEPj3esMyYX0+UKaTYeI8yX2amYdBYZ0lDUSqDr
4TdEpie0a9cMF7lPwqXS4SR9XlepCQO29WI7W7cKRNGP8go9LkzsnI7AxVWLrJYCYbCKwWSEkNO9
YteknAA0Vm83ezIi5RFV518bRoJhbBjmcZoEiUvI3xGukt9Ab6Hsswj/IKRuH3ezXA9IwH1/WiZx
bZ0fo43yO71e/3Ms/7b2QySr2zwlWf9vf+RoCf1goIh/tp9HPO35w7NHeVJm31OFjqL3utPmO08y
aKRzqyLybbyOoNpAPZn31ezU2VG7Qvpd4c7rB1cOEiCuBoRYo6fMkGl5j7PyNQLGQSYhY/GhgAHR
iZvi65PFn5Koi7pz1mUUpZpV4ZHDFPcZLr8DkAwxGjJ8k8OyAA8bh+uo2MZPwT0WYc3OJZ2h2NBi
zvMQYg3BYR1Oht/0nIbiHefEOu2IFCsXjWbVDQ+o/QCsoJadYzIKLD/i/uW6rF3wRD0hIMzbBOHF
oNm7NCD4T9iecGjBOJEWIrDPKbDWfXHsx466w2zj2KVjVFPR0TaMtCF6wHn4v9KwdeVPKzqLnwBw
Z5EhhkZCjZXiVdReIx2ZZ08wOTFtCwvylvWanZDC92dUSBOZ/VPPsa3JiO5q5UT2IEdlqBHpyd/R
NrV1Jy37+2piI2rHszsGs5C0GOd2A43XM4C0fEfaN8cxvrFieKhk4enU6R9s74xapDl6igVU9AbS
gS6veYGmb8ZrUUNccYM4Lj2WVwRAAI7rDOCLHGMt3VjmkgwkbBD/uac0doZVnsOO0xZ3pOV4hrWy
lQ9IcCgsH4DNNTYBXmjRZ5bttqjFOOdyxWoLHaIdo4x2x+STON4Ys/76x7KJ5MJDp9lSWebaNZhB
qH9cOnNhHsRmMN2LXOSwHPLxNLFbunnl1xVqHU1JECIclIyW+h2UqVbe+VbYroVFiyZK833Xsryq
LvOF/7nKVthnsNydZF1JMo2nzrndCyIEhpQO9tObU5p7ApgD9xvx420dU/fKEZnFyqVgFpD3Aal7
4bwlJD5SrfkGgDS9cUeVK4Oe4J+iJk6cXu4soAeDDpLxYXqMU2cbV+Kf542vlQEV3hQUvz4vC5c2
68iyW8fR0hNANhOadlHEoPO+cXimXEWsd1DAKsQFuEu+1++IpZOHjG53r7dOD6sI+m4adHIplmXd
iEZeUHwkUqHSKdMdx87R4lq4iEFfyDXqSwNWty2lx4yIOV9UeH0Tlp8UWmXs0JXYeMk7K7VSIt9V
aYsJ0N3eQydAz97hnPBZ+V3CLqd2fsHkH9INxbpjXTOHcSqSyozKHz4wgtCSPPdvie7ItuiOCHZ5
AGUWcWIip17gGa5Om6NO8DODykzHKl6oFkRQ3qYfqiN2dj/alcXf1UgetJBuu6pux1NQBZo+mZkk
uZOgvTCeLs5whD8USOnMnC8/oUoRUhMrDDoViqe3eBGM48OWTjQr0jMhNOu7rp/4w9cqWHTCJk5X
DLiUrIEBNb/Yp20OUipZ1DQ5KfVVMDNkTcQYPYlIvaXn3DpZWvjxIenyGq4XqxlUmU7gIWtt46X4
O6Gjneap6oWOZuIjEaUag4t6VAt/V+BYElsH5t39dXcNIZHgbnMvPAjpSnP8lWKtPzprDgRCkepJ
3z7+aWtql3+nNL0/7SiXMF9AUifJ7SgCi4ZKcF3RX7fLBP8nmlFFkjfAn67xtRbYx4NickMltCnI
hVFm6OaSjJ5R0UzoAOdbBjFdwVZ2jKNqLpUEXS1AKQNSSzgqJQcGM+VuvdMauO21VzOyU+GrzCPH
ERhD6AtSSEWsB1b6DmQkZDS9GawSta5OL1kcHCuDaMa1GVLGrQqmmRzvEwgyn+XMBBJludSyOb1b
PfF/iHoYGggm53ayBHU3vto6jLdfNDRPOF726LEJtyGQJPuxk/Ww9L0rMr3AhJMt9AKRsNDT7wsR
huvulU+CG2idv1Ssv+7CHf9vJz2F3bQhpdnfFKHrA5T1vHvUUzUEeo9+LZeMCgUfISTfvnl6xQjZ
dEfMqkCRSh16HJjoNQno8HCcn96dXpES4rVHaLIlIIt1mQYCCeJ/txpV6cyOaUqLu7u2q4IOMCa5
fBayUzWsRdLqCEB7PanET6/F7ZP0mVy2FgJO7DE9FX4thZkgOUr8w3u809mMFLZPd5ghkBCWh++n
E5iQfHNACLiwCTXX/KXNyXedGVS0vAmBSqUB93EEzS01dfGFMfTrXWKgZ40zv84HcUqJI3lperh9
B0B81tUIV1AQlJrb1FkdU/TQi70nIaxwK6Do1XWm7hFflUsgky0/IWx5K/fmd46NZ3ApZUkYSpkN
6eg+SNY4y6SJCf0pWNfq51AAtG/BwEXfJuLivBUbKUn7Azp7x2N4tcYc+bnwrfixiUz1QJVchqYL
AVdAOtmsimnUmc7ZL4J7veaiVifiRsAThVSaYQXLmnjicHlNiCVuFWhGd2RHrhXyEfdxJ91N3nqK
4YMiVx5sisTwOuWfM/jkbt5GZM5p0hJvB5yUOMT1HBeXA/KgavNWLTyY26uF0F1VGFqUfhEKDhTD
/rQcO+QRt7opfyM/oKXmFy0s6kJ/sh36nODotTMXVsQ2LGOPuddGA7w2Q2AAczz2VGXSuma2Zh8K
5QOskbXQJ3YCFa7tis8cUVXWYHjxqj030+FJ8uSBn+tMSEBi+rPWWowHFpaB8g+1vRNpSWpMmvIQ
i2SKobitWYzHROnIUqfyz+aL/FtH9veFFbMxoEawZyJrTM0Tz6PWaHrCZIOt+/b1jkwJl8N4ypoW
IqxICOIH60uKhumCRK5hU2a0WObgCgIslnHoplei7le9y24eBEm/XCV97FDKRNHfTlzPMlbXNKVE
5kGND7rrLcQkLF8K067TxR5QpQGrkbvoV9qoti2Yjb1PC4uXIVFUWCA+KJhBM/RM+t3SxRk88EoH
zfZ1oMGr9Vc9oFHKFEOXb/9caU//yRnzyv2U/21Z5BILcqSjw+sDep6C8D2QlR8ivPRGsd/sXQtK
XBS4+dl1EluFslzVf3IIdbJ1UQwyK2kjX9UjNZP5bLFqzuMs9QBNmAziz09KHdi3EdZQYbW2BlNX
O0KsgINbfBD4COQI7s0+PJU5iYG5X9bsO9wVzIcofpei0Rt0nJv2bXD6fjioex5Kt9be8onW1ecO
17Cmp3j6t3GAUzqFp0IEHLw4LIKUWpU81AY17gnpQEN/E+PgCtM4HK7oqwFF3Rg8t6CknbvD+t64
mTjJvKm+zAc9P4/iGT4yLwHpPTFgs+CHVpRQPR6/pSCYNHoJlY0cA/bLmhxRKdvkAVzbEZbDGKYK
TOcDh5ngF1VrWSHYzlhR4Fpuvr+L8KfUTEJ+65gQ/FMBtgJwbFab8qNmkDal0Z+4tr1mqgQhqeYJ
S2Ia4/XQguLMl+arym7K7sE9B9FN7hisBUEXTObk57LVEoiD7xvox99JFf3sGeVYNId7DTvY4pI/
QLx5GB+8vMv3NF9LX0DFudUX3u23Z4A/H6leqnkzOdyMUS4iVpvoIR80+eQejKvZRUpTs68hTm9r
fjk8ydrcw4n/zEC2XiRVOieYxNmIeAsc4DdONYmt8CnGjmjJHpMU/9DCiy7HztBXvSPll4BgwFax
tVM0yf5JDQ3l/YUtAEXpcV60s5J9oUYvz22Lqj0t2dXGZLVmMyYAx6zmuyjgZIv5iwv3bpnclGs4
sK0YIQHf34G5DdIiURz93Dar2ryt+PHFlen7DhdskA8Vr0J7Zict7RlHir6ta9XdoIIHaUn8eimj
Fo5xfnT4fzQUGvpX215bbFBpmUM5Tjmr2yO8vJp0kjOIuzYG2kXXAqKBY/vDSyGew29I+o/RfwI2
u7LcGu0N5i0mMMA77lj/Se1J0RvHspUD+OW8XgJdDG19eDiWABjkdiVSzMkTOwsdCV3DmA/r8GSk
rthjuciCxxqnYTggkw7w6DSh38SfLOCMwtlPgUu28ne4p0tG7LAaw0JoMjGP4j/inxxv/CruHMrk
cFrmvsRPKywUQqcF3/L83aIliQkUVm6p55uaY9wCalugSNO1aaUZVyVytOPIpa84bYgUSJvnaOXs
N6436N5BYPCte/TA1OLppLCsF16CeatKWO7rOf3fvesowJqlyfW2AGX0Wgy4HhX+ClE1rbgRVkJK
PNGzsRiSJJYTYcEG+OX7+fskT0/eyzb3z6X/krSarfwTelHGLiKOVsfvML1lOb9N3zF/oSNdK/nn
JzTUcXPBlZOtdubp+xKAbGokAwGih3b9ZMeImw7z/Ov8PzcNnrsoUJ97CUDGzJVsl6vF8CTB7id2
gyZJTudjBa5/G4AcbHBlGIAHJtitVIS0uoDc/YkzdnkZ1YVtbQNCJpcZZJulzzwEXJZf44iiPGKB
JbyjNZWxa5n0wQujQLK3UkWdw/l2imUUF0E7l8iflfH5FQEmi95XJfSmv4G+P0uB/orOpm3m+ITl
tAKrGVz1yAGwUqgQwcAHkDrqt/NBZxESgdTtGOZJgQNy6hIbvCzvaMwWtmwhR70RRJwr1fIj8EFx
cG/lpjNv53dWXk/6k0S4L1lSKa4D6/al1EWkHRWvYyxdA5srxOqyZhzZwLZSzLDcley8k6pIIes0
b/kv+wDrxEbxw1H4+JAlyyMuEep9HIKIa6/Zv/y/dsIe4tCtO4Lys9njvOsCKu7/ELZWb3rTML0Q
VC5LV7GK+yLKgSHDM48zzcL8l5KOhMJACpBiQ3radkGC4PZDZwnqygXoBlwvGPu2XJt2AtDZyh6i
t3kW6FdoivPd+wRLNQ2asxsMH9UBnpaH3qX+ChffrxqJ3dFnJTD+UL5yjcV8SUMa0I0n4nVxbRKU
extsWg5OpZAs5BtEiA3RwP8ThOsAQYcUOyZKc7EioZVTycxLztjLPEQNPxCwL94c5puCuL25cD45
18NPik4mb/yeUebPwwUtfjtzqczsR+4H9U5zBCIohbivXkSEIr1FsPO1GH4vl49fFRzgHu132eGa
4QwzkWCs384lXUbK/Sij8aNeH6XDJ6Rm6vU7FVG6g7+zWO9h1UA/8nvyjgHRb44auHcsAMvpmb15
/ihSFPX1t2eGdMEte8IyD9GnpRHZHGMxt/4OTAq+olyCO446fabvFoxGiDrljVFAndkFheShX11j
BnAJulW4hYBHgXw9aslX4z3U+hMouTO/7h8GYncJLPbWyhiSsKlHvx4xc7QZ5YLP+nUArYb7e8a0
tCKrDsjV/5ZySbXyzcjkLygdxD/zoR4275R8ViD/6z+y4qSsLhsz40WZmO3Zt57Rcklgh/4RQs1D
UcRZvdG65xPluvj/+CrZseFDO+XL7wVrwvf6mX6izdZrXq8BdY+7i35JnCqM5vjKWHWIjl+X2LWC
akKq4w2ABUSEtRkoGW2ibFRTFZ/gkIpFaQivlmt0q6m3lD/DK7bMQblc08RQPJxmSBnZCDl/yEw9
nFkko79QoCzO8lBM1EUgxbzqVJBi82PtQgLqWyqnbTjrDxRDrN40dof9jirWf2a39qYaa+6CZzMi
Eob2W4Rnd2rei3v+fJdQj8KvtSpstYicI3CJiVVxJCZyRZibTMzypmxVvUci93Fm9RaRZUQZQkAE
wwW2m0JnOCj9VDvRUHihG/UZnr/dYBL4p+dtt8OWrVWR5VbFaRsoLWl7YiuxX/H8GlbG2CRJ4Fxi
dDV8zj5moXUPFxeloFuXUiWYT5xsiDeGT/FRiRNBzQpDlI9yPK1YjBvd4Uiyu7ghd02/l8yN3NFU
pokuoAUfYoNrd6iO+KiRYplRWVha7+jLnXPtgWxNnU/Kbn4o8ivPGA1qFyWfFPouphYXyNS2VauX
CFMIeOG51KA31bo2W5eWAmcOIWmNnwkf0oTCzDYzMh8+QbcpIS34TxcgFlrjbmnoKOKsqnhdafEs
0f5oWalMLw9GRZEpMzDV74HyfMKZELLrfjDtuW29Ws7M2hYiz2A3ixKk4rUlDclV8bR0Zq5lHK6L
0Y5dPIoKNQTFldKh4+tVQzSrU5EIJlXy2hAH5oiUrC5nV6egj/DwFDponH55a4CUIFwAIlYkol0c
zj5Z94uLOA+zSkFkVWBraWgFXAoqHdVtWdYNiEg6bvRWVitM90eBXuXWp5+vyVjtDLUMMOkxwPx/
q2WKnjy5jysLURLhiu4lUudfRK1b/EhMffROqBhBwnl3Uvx187hI9YHUIyaOrUApcsf9z/bzETb4
OWdzdruZPbu3F1tYof/UV8GKpR6itW0yLtl9wu8XRU6unX2IT0mvNJuzdiSGjfIib/dRs4x3nkbc
+MDTCOu5PPcm11i89SpSeJjKXoUj1rr7Fsnacr8OHZAs7Ct4/EG9ZhBjSms8GuVP/9jp6wZ4XhZ9
Rhm69A+e5uZ59T4MX/Pdrf4pZPdKZ7MphVuI15RCQatgl3pY6eDKKugaqLxrbOFZdEXTDL5Ryzvh
blnsbDmSF01MqbEigvDIw3+B2vAc4naVuDbiEC+AnEbOBrL4SL2xo4QYv39fsT3xWpX36X22gBPY
vyOe+3Mq2zqShQGpuVRzpIz2ZES9HyMM8IXzAfL0nnsyrJ1tFyZayziD5JzibZDgSDMpUiSonbgK
O6F4AiWYTrzceShUHFwnKRdrJE7ZDOHqjiyQv4geGW5F1EoZNkvBU/SIpRdl31TKwO29vTLAPqvZ
bL2thCiG76BCFKzFuIvH8xC3S7hPGg5Rhkhmbp7PRgEfwIN/y1dXwc/4T9B3qaQo23PLr77KOqO1
8i8uqG2jaqE4Ffg6FINB93ziA1MF2mcBJ9J+oKX7BE+ukYKl7Qy8OPxvWQzkMh03JRywV93zGcpr
xvqmcCepLNGze6T3x1vPUAETs9n9AGb3Z/YrhZb+Hw/+jXorguR4K+lYMiGbLghjNwQI1FkKfXZK
mK2U6ZdTJnVwrCiKqMN2qWr3hbYbRAB5wB8vpxPlgstGLNoP8HxV3IV5ElPe3Av1MQf6YPIWZSqV
yp5df2ngLYtbxrIwzdEmIroTVeWe+QO93ElKsju7Ec8vaA+aSi7ZnNGO2mRBRM5+BnXTDxvQTASm
oe1pr6ntXXQIYCu92+3IonDzb/tdmLm8iRXdfRTmcMWRwJ9DHiMU1Y3z6YVbW4h/gpWLNaqeUX+F
ENETM/9nf6qiq5xSWwVMxxUBQ80MjRs2sto3TrHHPs6mYrCZF/JHCr+ia/mIOIJ0MkKyBtP49ypm
HUesnZma0ou79DlmHfcM5gnXX+Gsj1I/8+/slFKPQowbYWjrSDFSiQ18UQI0tMwj0K90JIRjDv3C
gYvunLhYaSuGi3lRQpYCWYwldWXUxgWMsA35xpYhziwJebz7GKIW4PGk972iS61K7kpdBk3AUlz6
ZPgBCBaDWSYV/I/+Qju5GsdjnASGuBRV3lv6U7AvrNOMx1bkF+0Rkx+WuDG6lNnDBzd8ZG+8XcGB
f1PKDHoEZUhnEw3FMXci1VgnFlBvVO2fT2vDDYZsdw4l4SXYIATbdR/nIFtVtedI9XzpOjy3iwNk
HAjikGiMMq0Gu/Sxi+pRop1NBT7mWxUjaGlhlfNdwjgDxdc83VZDiAtXCSHT9ZPRTHfU2ebptOto
/utBw4Au1wkOEtsXqe/YbXVv70p9iqAOM6OMmzXlGoJWeyE3yP4Tjfr2CMmZDYJf0yl3fHZ5TUAg
dDFCxTYa81sJ+dI5S19Oo52iqc+UYpkBMo/gxNUb9ntdcL/IawCzMEOJdhDjX6u9a6VA9UybjqS8
BB+hnf2JdqYVFfjDY9ivwa7EFbHgAS1k+XUYpjj3chW6AoCTuuzglaVd4HqXxriTcj7BCyp/7Qx1
qWL2zRHeblI2nssiPS8LQ53g+IRjDX+XQibe0nUhRhzRHUj0WbXImDdpT/fSDohA4NobBaXq+5hC
x3AMyX/5qk1q9P7smPNt7sVndvNLGjELaN2+T7FQtUpU5qIkEnkIdCy5IVy7U/bnDGCWoO+ICHbT
ccuJ9t3ErDcweQEkpPzkMV5EhYFnJX9/zC5tgcgG20UJAl+qLli6y63BBzdrVq3U6mqQMqcIWhE9
b2RctVwedg668bQmU87alHq3EUNYM9rQT9AkEhhbOENiLlKpwwv+c+WkULApxxVCvBjY9b+eD5+v
d/Ts3CsTBvopRG0IceyJVCL+hVRY0Ty8LENWWKhYPCTmEnw8Y9IobWUtviMOv2iPkEDV6LRLFPCq
P/f7Q48HgT4pc7s/XCLIz+r/UEWxAZqq68DMu8O2G5JDuS0OVLvi9Mn9VuENtToX/ltNDhkZaAGr
y4x7l3LbCjoZvxV5KDsQo/HQ8+eoSrNEDvKtWz9X4LDX4w7yr7ikUFiuczzQIvJ6Xed1WX8w+B6D
bF0dkyX01Ph2yG+uoLA/5TPT6USuqL1Px2OmgUflcNrgpGsxHTISpJF4qNvUSz0zgX75Sbg7KR42
hGg56yxGb8mqvjT1h3CwUx2vFPO9k29huol+IICST+aWgDzhhrL1jOBdZckFcnjjUrGeqTRPRmu4
xBUq4ckT2Ff/6FXqLW+NO5fdcIRHrC5wTYzbqERG8FgafjvWYgLKQ61iviXIS/ItECnJbj6HtKgC
VnhoOQmFD12dwymuK/CieoxoaUOEvF2AZtyYa4kL34ML8UyLKThfwed1yZW7BA/Yj63Iz1u6etMr
MaZz+KvX/VkOrb4tyARi0OYhW5ulPdor5tFOv3p57XR20Jjsuhx70WJmQQ8N6drS222h0WEtOCak
flIifClTh4b/I9uAk0qswVPf4tZRSBKax2PCmO3mZpVhp7lN5bvElNhoDyHjAy7cwSMSwCkFKjw7
2QIaEdgRjMP9371G1ivzGKKsA271gNmyJeI7Kmx169oMxDwUyWoF6wGUDVrDAu71DizfZqQUO4TM
OD5AEjlhArcZLEUM4sTRVKKHJw5vxDteq1VPTdlJjTK5JIlq9rzBhGTMIt2zmpgUkKpPNpf/TiFX
E1eynFORRW9So1zNVoHmJd8ajcEvvEI8riumnZ1vASN1cSkL71P/ebbdAswafS1Jiqo3Cr8Z1/U2
pLHzoy5PZHCdCAqbGhWr7kPAwYfsFuwO1ifnJfNN6zSaz9qLPJb7gARZnRjbuHC7OpYHzkqIuD08
5M887+hAjhZxAN7rzOR1MiMRBixUuB6pAIq5UxmgGB5Gqp/fYcQErgT5d6jm4j03vRrsh/8VeBkx
ohgjbgNS8c66CtLgdHlQ76DQ7V1yhNvRNsuORF6l74mti+naIn5/eLUzxXn2SP3Gg+pE0fXRp+0I
9RfaX250xtCA740it5sLilMR5LD45ILwsjS2tuZGPaG+7+qFG0uDqS9JCV4vHeuib7+/Rbj1+T7Z
woNIDELbjnNV0+8KyywApvA83VaHYYCA+SrlFJWl4GXNQHVAKrw+5U2T3Qi3QUD4cSAz2ZvDFkAv
g2VDJqcBa1BYmfcwuWQBJXvKf93b7NLEiULYc2nSkBkwDlk18l7MhPRN7zQ4JMnnKiiTKULllEbc
j0Oo2GVOOHUsNswlAXgcbvTItMtADJipgBysEqzNATkeXJgM7K6ZKLcxkV6+REBxrknpwW1hhUAk
bVSPzfrxiZTLW25jwN9hLgGBBRqxbU2xMwoHzI6rfjo8dZGJMequmM/1YTdlvIzj1WWYNgLGxUV/
XPNrqU9rORpbmA2tg+uaf71cWvvntFsf0VKQtXBaeLPeb+N2vLtVB85sgRTP9EvUC/PiTx23rNxf
3mYdNmBZ6hQxCx0JPRg9IplCNDp/C2HTTJtLpx7Vla4lH6Ogf8r+Z8rpOT0WlwS+4zXTOtjQvn++
VcB8XE8wiOB0gtUkdqyo3LWhRUpzHqhZOV3oNdhDZzDpzFPpZNVRcOfa1m6b8gq6C2G70nQnMEef
bFy2HvaCZAS2+3jCC5bL4zGIGIP2QFVHrm/O08DfEQY1V7IoDUb/rGfy87mWZ9bowG/PopeDtmbw
sxGTJgwhKvhHb1vRglXFTeB/EjqZW/220lLjmszguBSKd5Td3l7piP5VbvgDF7LKn8j46GIy9yid
Zuzoq+eZb9Cz+6Udi51thUlHJfERAqll2bUOQ3KgNdN/ZOcV8gyxJFEaYi5v96FZK+c5OeK9kQK5
5b/RffXQPtrm70qBE6qay3OsjXFGMYl9tK1qFTn5HNThkDrdckbzZfxc1UY0a9tvqjpJHEvEYRUG
v3Aw6uncaJN1MKgk+UmIhCqQ2y7/Mi0GG4YLfkfTkaokX8dKBNl/xShDm1RLcU4IDSEi7elIfmrb
VH1z2/rL64rKeJH1egQU5PCcbNr2KIY3bvbrjRtz4ORZhT7JPL9G7x4oCdfcL230ab+y3jdxS7qq
T9VhFF0J6YhFoKPGKeIPzavfDLE1aCFKi6099HcumXIn2TwlMYrmSr9xvov6TYT8wljtEAeWyf3T
JlElVjmhn79VdtnrW3sX4obmfYddGk2cY6LWOu6tmpjcyMqk5TH9/5S5TksoViBCVTeLNJXCFoNp
+jTOyP+TpmZm5rWSZ6J3OkSNP+vVJ4LIsUcSDgOWGv7gk702ZDXtkl6pbYFE+k065zJ8eRzOQhe7
kdX/4cnwRi98K9a6dajNqwpiYJOQWEFQWHr84hxZSoJ4vB4pQQaYf55Eisr0Y+Li7bW1l1bDT357
aKDvZVLpv5tmZ5gj+X96TaRcmV9/nXEgQPWLVG7VDG8QwHHvO3J8onziC5bAGSFnQ0hUPxFw3ril
k26Jgt+SUVAKTteHwAVuvOrlRWAjmBqlWozqT9ILQCpEfSU++ZArlwknbW6VIlD3uYj6SYjHLXOv
JmOzoQ3S1VeHhjFU+LgpND8YzGtgM0DL+Y5bFJHuEtFjRvnKR+c5eH32hOQxKkz7qMZjuMkO7Sy9
D8TdfYTXJLSdS9Mqc5eeXpQ6zu175+RdoBxTx7SdUmcZmBZ3h0vUH9j9RX3Yo+Vza4LNp0Ckmqxc
ewZG3vgV0+jESCISGJe1xFc2U7xLCO+iDxoBF+8kHbaJ61o4jejkBDmum/mExbnqu5nn2E3ncutv
69+Q9mJ7RyVM2DSAjOmaLD/416NAOBvHf+v8rYo3nBgLGUE3txhU6T4mwL9G9d70tDqkECZmS0jk
9WG5Yc0DgAQ52Oqgs6ECdJgx89HJpBGSBzarU5vAvmUMVWIBEZ3NsvnPJAOICd6/cuPzNted7Oj7
n+5iHQUjLjvTQ/MPphu1VgwpwftmiYyTSvvSLi+X0f+1l/PudHjS1Xx5rLtKuTM9/Ct7dMrXDRVf
VpLiAKQ5o/j/vvRI/NtAlUJSwwl9Uv63rxQGj3Fv/of0PVPq3tQ3kE5SXfVW2zk46NO2ffyQ9xHx
KwJbn8fp/JIBo5JDAMQN3iZ0UHyVsFVYZwWhaczw30VuGAFAwF3miT/5GS9vvndKLkSByTDGsOfg
B9Pz/CsgJ8epFJjEVzKE1c25YpIVJwRhuSuL0IovPrmWDrOqDxmmMnPbW8f3wKd/SRj/AHJYzKUm
rV4itLyU/BdvXsQNk3sTMwO/rhyVZ3GDpx/Q0njsZrwGZYz2KuxIZzbAq2urDx5/2vSJZ9zVJXdE
3ntqrs0Z0GAUPUUudf3zHn0Vlm8Rw4CdhyAcjc0h4TUBkRKFl2wNAog7ogecM9yPyNWhcCBNRub4
FIAhtvNjEjNz+YjUZ2BubvKMErnp3+7mTEmpzRwqCo+FNz+Gkh+dC+K3yVLgcM68ifPcTLT59Xzf
Ek+e0dghIlBZjOKkQ/HOTqaeUwZU4GaKOW6uHJkxwtY4HAuWU3+I46x2fXpHdiKuHxTj0Ylk+I0/
KNxUMkWYrZYQaqvwqkqUQ4Z+1oT0Kt4eG51vIfQdG3lekI5orrZ0TRFzb43cZ1dYwCwF9geOclYm
vg1JNwRHEYcXfjbKzmaHqSRso6OVbWvu3dnzxmPxIoIpKwoKpMyWKRtIpnGgFFLxq2zYUK4V0aTO
JvMMU7CDLUrG2xEvH1ocKBFzgvbq4EF4Pk2ecrPww1fK2lOOmKEoUG9v0AoRYQJGspdFmSYj5IG3
+zrsJadSZrXHQMoy0EAcIOWsKHus+foMmgfqkZ3iqDMoR/mfFJY24MYmwj8tZQOTfRH6uDI5HPjc
3Dl7Dl5MY/WhFBOyNtJUZwcl2AyH5RP30vZKs/UrkHvF9SLJPuwAzOwfExFr1ZYvLkf1yZD8TImI
7IWatGfibJQ1l5jq12u3rgXz1IFrCWHi9d0sZ0vmWnQF+P+yF1ysl8hdt5DorORfFnlMDYryWelx
3DXeGlIk19m1RX/Getsk3Pm44UgGXo5WicPASZPnfeNg9CcO0UXAhbaz+IVi9mauWdMrzh1J8fl3
25qHqhOYASOnswLb8rPAQMZhXXU+igesIMxz1MeIrKyrRlDE8y4GSdE5Yz3IKZPd1q51E+jTKMNB
nkVZaq2ASHWNLjpnCxv9zmVbh5MnfQCyWDDaZnV5+xoOrLdoPjC9dIZHZJH6YhPXFtrPLwJ3tByQ
z+AESID/4eY1FAb91LtaQA+X99yNn+yDo2hjtAMyDskeskh2tinE/6jzpJf0yY6HEgW6XfWUanS4
GNfFaWS8X3KOO+OiLk1eS0hVsKFrL4/wT6bAwlrgLtrikbFZGaFKaEfvplqXjqp0XKhyqnQmnFPe
0ULY17+CdmoYNgAyEtBp660Wec2nDuRJCTpyAJVRnw9abhsMjuGU6erGQlRACla7nhRhIIVf6pPc
QvWpKc3STNRP4QbFbNfy43A8fgkMLQ63iWH81Le2oZV+J95MjrdXaxxcu2q8/eTIZA4tLaG4A6i5
KoqQGQtTlo0G8RX3FC9bF9e2lMhYzaU9VYLVkfCyKxDH75hkZceVbNWHbNaQ5a/uHO2+BgsNn1a5
RnTEFjX+uFGlFelh8u0VHX/PASAAh46KaLYlGbFYhJtbs3rf9lebEDUNVonJsnbnK2fgcRr+WV/q
JSSBLkapxmm0qZC5CDMobqKx6CzkU+cuozNT9DO/AnKoGlVhUJYQYd64QL/riA2Lr1w+p4gnTbZY
JPsE9nvrWTuk3H01lOfJ1b8qhyhElezvIw0d5SxbEaY7nwZahNN5UDUYTlOe4NUtJpraYUGg/fmO
CMyqQprigg7ntecvXdm5YhuDJj+qWmvOEBeWSSpg1e+TGuxUXKCmqqVz9CCYZx3RphQT18Uwct8z
taYRgLUvnMU00vowQCncFa3tCk9Ug8v22QguK2Wc2iyB8+6ZgisJ1XXUH0uuxHa5/0kONNwX432M
6M/WXZrRu2MNs4SQ3KCS4J3cLC5eJNQj3B/Q2YncNLGyxyi2tawAZkAOpG42rt4ciiTLmIm70Xu1
BGx9FQ2zjBi20HazxGKux9HwOeAV7oUXB0apVYBtZ7i1x5zTD+8JBEXZfUZYxJJVmtDmKclFtM30
J82OUz2Xk+/Jd0Gp45WM0v569Afj2EYapy9K7RjuAvKR/7YghIdlqK5yyxwFa9SPWhcYNPWNdaR8
MEYhdfZqcMHoc94qrIVEWm5AWHvBG+DCjel8EB+qPsFPDowAwWKDKqSAcLEcOOALndktp7UDqLz8
qhrlSPSYALkSN3yELvQ6qg+hIyv1H/6ArwPEg7ppvVfFmAiI4HsoZWs7seSsC4aRBqXE/Z4EZSn+
YZ1kHdUXAEdN86jjvhUHP70UPXtRC10tLkiP/zTs4LkO5yZM/Eg82eK77zvYL3G/FRMyJBCPq6+4
FN5JhtZ+zzSjeyTKmZG3D15Ro10ZDN0t1v9FmzUYWS4w6OW82NGgakdP0WEfSCf5D0/rOpVsf7EB
LpKzh8/dzPGYlNVAkgxGOwtNtZlgetwdy6KX/smrsP0weSQsDMz0q5JqMVUBTmG/4oqQb4Fau67V
ZsnhGtCaOtQ9CBoQgzVgnxSHEPV1gzS89VC7/RsXtQqThyPct0TXvwl38Fx0VS7wATy2XsUY4DJQ
loLvQ+1GKZlyzmIu+1NwbfYEZmdDKiCQZgIzbakdCU0elJt/MpyNdH7W4Y3ErIf0LRVMy8EU55I/
CxKzSVVTBs6MGxdCQmYvhT9SR1Sp4Dpoyu0BlPDRyfAgm5Wk5QMNqwpRzLFbZ5k2OIjelzOH19iI
t30ITP2d88fwDuewtrDUYZsflHGobPyeUSLaGDMsp88npPqCaOtPx5Y59urby9qGKE47WptSPkjT
j613v9XDWzwf9ovjY6N5mSRGrOMlJsi1WdbDCC5A6zWKCuTm0nr1gBlnMZ+w4n5nX0lVvnRYOQoP
erPjXUtFx7mLs42JqSIBbj2cAuEjkQDMW+eoxRLNE4zvYhS4Oax0awsELvTU/bPjQgrRGqR2ikXm
9vpIoqEGNLZehqKdWh371ING9hDBWcbwNwQWgR5os/jSeLXXR4BW/fwD7ihoO4zKQ4Sc7htipEYK
RM/IgIxXgtIgG76SOkUXwFBh/IiHd6rNINaw+JI+H7m/phCW0+E/sbBrOtLs3bzwqgoTZNw3U7R4
ioIOb41GZ8c0Ms61D+saOGKiYQxu/EeM/+kfXe1ILDxujVRDz3/Habdk0s6dakA5RGtRpxZVRcyh
6JHW5QJIs6GP4V0FipuflOZbaUkaxVhvXmM45RwtmXh35MrkRrgzftEcPwzjV6eTQLPsLXb4hN5R
tkwgqUNZkpnIbw+B7BsLv3hHj0vBpUL0E5RJJ6/ek4oGlSN+20u2m+WhVg1wKqa9m/p2qf4aKvgs
nHgBYOh7moiesog+Po+BGH6OA2f34eTsDQyrnQhKHEHQKrG5rlcc1zW8ExUyJlXPeii1HHkSvwFI
gnMdJmP+MSsXCPc4s50/k7lPV5hBHCPtQ7YIWNjuSkI3umpwfGl/HnnZSBkKbvYKMJ7895n00+LJ
8aBt53xEzM1hW+n1J746J94QSzPksRkUdCEw2R/Z6bQNgpYRIRdr+mEt6S0Vv2lj7geAFFf/zYtH
GIIOXPrNyDsvfdeuy4O4uxasLjcxlSAGr9/xfy9b/fBKG8oNMDN5mh2IjYyHHCqKbOJLGrUfVKz9
+xgHufpeu7883lb0c+aGZo6ugcBeRAEZvy+qLieNuR9/1Z96lmfYK3K22qxpc5CeCm0USjxXRdy9
7R7m2/j4Zv6unOGGWpqK6YWtChjTodtEe5l9XMUYv+SMLfQjhMJF3P2+FUSg+tchDhwBFIUqivxc
NwBycaifv5ZmoKpq4LuZbW/t0VwcRMDGFiiWw0a9gJxunpIJ9NY73GpUK9BVQ7qPFUzbM/MeaCCt
epku4ecnWKX0ihQn4VsZf0pJGLyeot4O0g8cGq57yydtot0J/GohJ0AgL2tch1KqwK3URhP+O/9F
JoTwUlgPKvvev8jqmrCsEXXWWq9JJX/Sdu9KDs6u3FCnC4/4+FryG7LV9oAJ9k9ApKdI2UYltXrB
8lMvjPVXA9Y1ipdGS7TwtC0qI99XU/UIXk5BlrwjLZK6wKFkqeqduuYfCbcbQWbUQZs6vaXmHKj/
WHTxRxhU7LrY3iugXrh1eVDAbLF0ZZnucRrthhZfWzEh/Iu08dT49jt/9YLILUFLuzgwWs0wTwMm
k3FROvGBc02UMooi1zqVTi3z1oIKa/zFTn0nsSK5ZIo7UH6IWmI1pTuAQSKdWwAMCn/rsvqYGfb8
VkRs42irHV/xkFXt3jgF0HUJW0UcScEvoe3Aa9WkorgQEt3WjQBDPUNrrdZYL1zVdvI+KjBDHcU+
mbs0HNYUSg4CmEZ1QnTr6LO7e5WfWF2Io/R2tF60Y+j8i3HkSAzsiYpBA1MaTB/vo9+q6p29ggLb
oxfntLDev1mV/wOOouvkAyTI+V4XqtBPsfwJjPIlbXuVT/kKbebal7UawkeHrxxpUVnNIEae3SRv
/L1KrYNhA7V1uAt6WgUFWXqQ3OnVeUvu50A1nBen1oR9rwyoEzyNEBOI6j/aS4QDFtk8nyijZROu
KZ5Jl3dohyoM0hYynNyIcCN8wEpYKFBIRfqUX9F1p6rdzf/76mBwEW2ImKIyBBd/0djhdtGVk7MM
Lb5eOpx8S/XMddnuPwpLWI5hpotDZU4eJW+lAkc4+P2xHcekC+/AzCXsb5OSyVT+KtyBv406S9O4
D+Y5wS27BmesJPt2BCDpdrRgiQ10HkudylTfthx8vRpDIPSe1+8uJ8qk8aIk8S4Qqn6WMubfT7XE
BZ+6GLHG8+3nDAEHceQg7sji7pLReEmH8e1jytWHvW1pWedsL+RTyWzvWd3g3n9QTSRcp4KgQNsi
is3Dtv1p+ACveN37zoRW2aJ8cxMjEzt0g20hMGEwjZj2nvZLe5lI5orfqZ16RLHXJoJBSw3cefkt
i8RC8phA6iqF005wqtBWyJ9dOjliPFIKsHtj1znxa1NwZyXEPHqMKGoL1/aVg7qbCnX4x0tp/0eZ
shVvHsTBjEWTjQlHbOxPtYDswmYbOnX3X7WLExLyo/77UQe5ukybWhqSDk8FUv1Tm1BNwj9Iejd8
f8G+3T+bY/sn5iIhk1+NJhoYd5f/gXEcZ+jti5Tj1DMgcvtWwnraWhcIl5tt/UTMIkjGzTUFYqVd
+9Q/6LL0DGlRTCQhjbRFx9ZRN5XbHimOWY92iWJdZQK91jSbr8Nt9PKKU1N+17rw3cX47s8oTRbc
DXbaPKOejPT3NBc+72/K9V7He7y9zhLlddyhInVvJZ2gfROe9UX53DhsqEMmyYpAsdj12QSK64BQ
U0bT63Vk3vPzArRWLNfkWj+K2iwuaWwCv19khjqqhXtLgah8cI853ib/8lT0moKHQd5rxXKjCHNu
bCuppbu86/C3bTPOOqpohXkioEnHYn7I2e9UGrU9yYE0EXsw0cD+w/ahfAL43iwRGXBgBxn/elKI
Uq0x+2ZZ4r6PjVMPjpv9sQx6WrdNbOS2waYu3vJleCE/xeYuc6YhXmWlpKND2tQB6facmAb69Jyy
LMwMO9OIVy5wflKGReL6fkhnd3zAstq4jCNydqppOKziRWpcG9q5BM8DmiGDP3/m9p9OK1d5aM0Y
JYBQKtuOTw5S6DAawpqki2a90P66p/1sNGy4L/Vpy8liGcYm7ymS+5pPhbcl8wojxTOmWpYouJ0A
m1HHpEDyndu0Exa1+EDN5qX3GztR2K9hvKw+Wv9ypnoV/hKg8Adp5+/xhtntihvu0dGGuTGLfqA+
pp7x9tQzOzF9DHeZPLPGYEcyMbZlysxM5Ss6sSuIEywBDmBX7UbE+wKznvOgmehz0kSsco6rjmUU
9Y+zIxzbXyGMjqH+HmmtkSSwmNZLmGdXbC5hi/oKTvBkhMPX3CnjZeu9QndIq8mMS+lJoVYPA2Ue
dESKbWrNiRayrw9nlqM/JuBamnEKDhY7vvB3SBGWvWzm+X00//QrgMSw4qgyqWoNM6lAiVosG9sL
0RYhddAAFj2SKRI/5L/N7blLzGcwiDwWBxPcqEHuZ5sBsyLxd5rqRw8leWpcgep7YHaYwyX2YLpK
4MUCAO4QHrATYWfjvNhnYQluTFAoktbptj1zBugZmMdLOMe8p/VCP5h7V3CpN5xCzUowdSYyPtH0
Dcb8s4peiAPiFckcNtTqbdMKTd0Ue4HcChlWF8ueJuwho5DpovD4G0h2JGfT5KuP0p2qifmHm5bZ
Dy4Os7IFIId4DzZV+LK8ghmwaHg9uCFgEbkHPC4TKqxKJ3d/SEsDfqZeJlYGmpmoP+iQoklWOq0s
agQcU8CV6P5pliIGk8b6UAU2ZwSDUu134pS6mLZ4wHofEV4emSQA8rJF1eBhdx8P4+cgrY6tQuvi
5wCWBqcbnWWvTQAeo7TPG8KEiv/SG3KSrtW0cpVmWVY0g6F+wAxNlw8v9RZL8brdsGKQn2b57yCz
5A6YG+mji8K+hYJMVHXphA6Ct5FZTM+6ojrXiQscEGl2p+VSIAckcIhjutLB4vgiuPhwugox7iN0
ON0n33qX1uPkmS6HKPUN/2iDubTTRvwyBuiCHoaqStdSYaLmVpdZUX4uKpMl0/NtwT1w+b8+5mhj
Xa5ku0pk+gTlRjOl9jOiqzjWV8Ilj6ad05131IMQpXmDd+eUJbbCSCgtNUT6jsYZbXS4pe5FbClB
OhgpYyHnwwityrbAd9tQEZjQt1+uuRcfGBeH8OygEKdfE/Q3LPYjGD5QoZjYy8BjlpdyIP37PHQX
fw/xPSs4NISzsILGFo9le6I60m5ocFRsPTY19KSUpfahCemswYpY3a2MluGKaoV4BKPSobLdxl5i
ZlnmWWDfPaZn+EGtA9VBsPy6DKUP0Lg6LwksEtTNzOBtV0XppdCUue/tBo5Atkr4TBEb78eHJGTE
idBf9cFBzMEUAqmx9lksJyJmlPK+G9PDndlzv9hBQR7zrrJ7dPJ/ae4aAYfMVRq/BjQuUdEoJMmD
aeH22Td4pWEgw56OIEy7zWNiCnvJTyRrNmwDm9aH+kaVhPMPvPLXuNs6ShPE+6ZAz2D5e0lcoPcR
W+qqazmZ6N+xoGPE4VEyPOzzuAQSWrP9jHYrutF8SrxUvWRxD1Tnjx1z9K1UvdAQfUXLR5Bdempk
iGh86fHWldBOtABv7MIDPFj9ao8NuLuYjWhFovhZPYfxA/leRwq+aL/JcUc5UDOsgIimf3BiOZG5
ET7tUMBb+xTkf51V59GjOS3wU/AlphzMttVIN5ERR+sTL6xXyY9pWfL+A7oTsDkzm79EPtbAulhf
cM4LBINQWCYBWWj7raDvJteSuIWW7aF6HKlobc+Cx9O+uzskKOIzHVSgjypwy/DZhiA9A5AI8mg5
NQFIoimLke8gbo+0o/QXVYa3HUvfWvxFxnhGKccNIyyDJIb0NO7VxcfSFcQ5WmgzVCp9MRaJOCvl
qusDdl2evSqqUt8VqA/O1C+H2KgC8lgn/HeRJFoCyNQPfX1tx7efCUR+ziUrlZG8IzxE3XfUEBce
TsNI09VIfPwNJvszS632nATAHsLs88b43BypgHhUja1+CQmM+Z/zAuSz4C4zycdrcaI+Xr/Ir9e7
S4o8RvbNtZCEbwDhZj8+IjU4H91Bem59TLCFcMcLdyPcObBj4jatwP4XPeUNCHtKN4MaVHRntr0T
di7LzBk/JWTgga/J07e566AJTWcmjOgm5rWvuLQxJJYKcYr1AMjquLTCkV49loBzsm/0qy4+yBvX
EdKHYHzpovrD3CKM3m7+EmuGb3ID/WAWbF2Pqq3bYhR/jm5cCBSFuaECnr8aSmUQpKVY99O0TZ9B
PeT5lhG+G2iV9W/8uYQEWMiTWoew94c2/WRRrOvTZfOZ4OiACVvnSYQPM99UH0ILc8s0MapE0ERw
7ly10oc/b10XOWGwhC5eWua8L9+47pp1Vo+NJtNgBo0msqTS1hR0DSECz0QxWtdE5qqT5bA+DPB1
60VKYe3twYG4+m+ApplKXhfMlWqUONF0P/eZZKsfWC8+lN9JIJJ8tB26zPclyyHJNtgH1E5t7r78
B4aE7k4Sc4Wx5S86TKFiKnYxOOt7n7RpVj/gPVOGEVPabj1bNogwJGLgEQgreaXJ/I4IxOxY1HSe
THuvw6YOfC39837s2VuTiRsERPUZM05tafLhggmkdfrAcZnXU8+19aXdKoq13FGlELqtuQcaG/5a
mtZy79FetwrNYmV6jibMyncYnHv5QaJ9j7bBJNqHjBzTHZlDLIgivPxmvzxLzCyL0SAi0WzJ9ZTm
NaxtktK0mm7hrdnuQV6NyQDIKkPxe0jJvPBWA654aspzh39Eycg1FqNli98CZ0U/uZcgP1HbsFpr
hHru1usm/AKtigDlkorwryrtBho6umSEClfKt/YFmdbQGWBo3yvHo7oyl2+7OEZLo+iY3CSllxLD
DJgTdWsw2upnhCF5dlz6sHf9riMZNp2A4My6fvHcDjTWYD8d5PDFpLO41id/jWU+BfKXPOX3oizr
t+OaFSLHbZWs9JDKUHr+JMdsYK7qMbdgGHlNUazLqvmDS19lx46eSuUhGpP41TZDEqvXYARenIwX
aP4WPAUFcH5hAtzH7Dfjwx04X5StGfEHhIWui9xWBKyF+zk7ciKnIU01s83DETO1j6DYm1RUmFsy
nshae8o6SgiXqrhvNldVcIIOOELPmJdEYSUDaYlm0Tmj+61uZvHxOB0Q9K1camNM+/MSV6MABJSi
WVGS9yXfb/5ctSRBgABIFs1aWi7v6DpT+FiQmkf0DGY4KUN3uxJUQsXoD63+AWpytvjm7erMBEW2
6JxX9P54F9ObuFXsZxMDoaWnlFJeIT5reBQ3kAJqlB2hTjSkxfFI1kGgiB+UGMc9RwYc/hodf5Nn
n4b538IfL/v0m8fXIQs2VT7Zc/xaSXAzpjBMBY0c407wm/o21Pkvrc4xj1yDMHHwMAR/1jqEDBw3
LhDgXU3selGqrmQrzXvz4EgYyEkBe5MldsJxMUrV1x4n2D1LVXEi95wkIY95ulK78Zwnztm59GBn
BhDd3572KapDHjPwhgHCJQdbxf7lrvUex4VIorwEiwkBXiJECZgN5qu4yfo/5B4B/0HP0B5vggvg
zCXyp12rfKb5DxL6rAG4ml+u8OILaDNC28f2SkBLr4+Tzq1KKKgGWL1psDvO9bPkxePkVBy45/Me
KJBcMH1mT+pjPvVSyB00q2ukh56jGzdXIn65RzuZwTxTKa+rFGGIpwJYGMOfWD9XFpWHdvH4caG8
NAX8K9l0c+X7ctckm5Y0iBRVe3+Lv7whPf4VQDvNtLAaFY/GDxHvqFN9k1KfK/2ZiPcALtFhc2DN
g5ooGae6NWCPvCR5x/H5RvmXLpEITuxflWLImQJyS1AJbkpP+RXXhkMb7F2EBQcC7/uY691GWuia
MnXH5l8bmDUVXE1fzfAahdGRF3+0QzVC2zMSmpAtLV5IvYHdBDdA7W1T28m8u4YchrAm/B4xwRsu
AWYDhL2+Wp2pLmP1UGdzYqEDMikWWYdzbIPaYRbf0HlfWaJr9us8qjVOqkLa44XPZqvqKjxnryQY
FCmgzeAmUE2MBv1q2OwnsO6IQt9+8gMYo5VVJ8Jh/H0QQTAmGcvTL40qlLUzKfhicnDGblkxKGFN
TGm59bsMByPl2flk4qZfubgZ/6xRu+uRJJSkq/6ii3qfXoMMohfzCQ53YCOcTf2Trdguwj8NcVu2
8D4JZJ34aXFcw2mm/fagtwAiEcm+GVn1PaGebv9RTlsCXnXm6lIe0OWSUSzyJnNjs4RmKr4qlbYu
NG9oJxcoYYX9mH/egr3Hoeq9wtvVWkdahEbXeQtRiQwLK1nYxxqAKSfJdZYgSzRQgex9vHI0AK6M
SZophC1A1PdgfLhR+UdWM2ZQQ6PFVhnhV8EzztxlajuO85IJfV0gpAdrap8BJWMkAFOnLynv+QdD
xw2D3fDhkaAexAQM/hARlpl2LatRXUJ3dsFbOQp3yhE+ONpbmua48PrTXUC8eAkSFScum+0tuXQ+
kpV2uYKAIpf9iCOSiNZI0vG0IC28EILH1MW6i5f+kUFfYHrMccjJj6qE6TzyyCxNJC4XImZxQYx6
qB53/kdZg/xDzZF6R9EfTDLC9IWFaHyRnp2LhxQNmLdhd8DKh5ut5PZf6DcC6fa+k0dqbN/Vue9k
+h2qemLQeN4/APJsogjLtjc3Grp0ocza9XTMwbK/9EtQx1bR27vzjfHLpaq3HxGtSF+/jruO7GLC
3+SbJXH0sgju4GUgm9Gr9PmYgeuAuDDcR4KiLfo3jWBJ4PU9mZMrBPIiFX3fWT5aXZJewcQPIQbA
PLdMPO53Gq/0Fb6enZG4rjtD4wJ2ZKjOfBb6f7R3u+0Cb9i2kt7H0G28yR01Q+1Io4klQEAz2NIL
jRAci/cM8NEpA6gS6JLSzjM7+ZFGcUg+xREQWL+RDWWJuhIzF393Q4Wnq2Md4DajBJ5QiHIB0mIH
vG1cGwNiPDTLrPOsEGIkuIUs6igv6gJbZ1iyD/PLR8UF7RDlXjrbiNWz3LYsCnJbrds57uMfMG1H
sZ5RfsP2VrG4h5dGTSIhIb/dExPaYBL9SM8sHoOrJgwUQf/amLUxkTlCPRVCMphyQp4rqzRMSRbt
zxKlZtPcrHxVxuwkbMIkwaogX9KviI3jmEvjFSXbYXdzEoUqZMmAQBNzWWnhRQ/TBS24dnt7ljZ7
l6tHesQtLkl7BgO1AekiK9ydEGCKnEBOYCREEu/IUAwCxmqYWHANDtie1qlsDFWNE/YsxT8gSFYH
cGce+kqSSD7fdf4IpADL+wjufjgmgYnqnEZlzSaclAzvaCot3bUS7xS9+MTST7ziMdghY7DmsPPI
EsYIo8UidEJAbYHdfpC5tkW/tqD82rVEJmkKWokSFoU5aX2sldK9pmK4p7SkvjeHauq8lIEvYE/C
mzLEuxsAD+IPgFVzEpVs0COqizGFkYcju+J3/csIis49ZOLYtzBwf+w/x9r0upVDK+YWJYu+vTCr
ZIRNjg7IXddSYud44EpJDtIgiypohoBDQJ2ns7/++qTcfxO6G1qN7BsrVU85hc8PNkQ1lesueNFv
VwwHYt/hs7qVckqiJQ3XHKU0/m2/Tv2XJkldV4Pjf9UFco/dRVdSe2Zc26+hchmX1IKf4anPWJAa
k9lWzDQ3C/nFwmupZvajKw5c/rLN/fEL0q6EzRj+9bazEAz149Fq3HCWTSmT8dxVu1azlUCDhFoi
8tEGXZvopZBzaJ42knBoeascrcCjDkGK/t2mJ4ek9zxiH7/pitF4g0bO/r/Ma9OSK9DVNmHMo2c9
sPAfrsCmys3leNy8nbNybSF4HIVRWGPTNr6jijqs+f77CQnot8I9h4SOliXR2pa8OdjxZwX7o0QZ
k6iaUWtGa3Aw9HBsZQwSkzsbCSJg2lxOi/7FJq737So1w1Ag8o+z2yXM3eD3oTYf76QnTTS7m46Y
bcj5E7I7MmPQoDMm6hTma6+BGl+l5hhljCKJKUZZ76Tli3p1HU1X6DuV2LbwRe+SOc0htKka/qLN
OJmDVXhwaEQqm2d1l2ZGOpIbOn4c//xCd4yMWFW7izFpUf9cCPVrKuGDsjdP2bElxjNxm14IH39o
Du8lMn6AizC1EM3/i3H4gnrjM4DR05yQTVGYPQ8PVHytgt6IbieYNNxy3snkHB+oyM+zTY+mhQEF
d7OBxVBvoDM4SDvKKbciVZHb3Ft07CGmXmlrJlyz0f1AZez/2eHFxsr3jFMUbSmBwOIWUQlQjvll
xrxPxeRtvXKzyL+3n+p7q9ifmnv40NPxxCdonRc7Q6CZMc92BNK666rAsOXICmFAUmaafHlIrAL0
x+FgtMRi8MWPcAMVmntX4tQi/bL9lseFeBYYUdUXz3ltMZefOyd/E7HtfE+68NWSv5Tut9AEltUt
l9/cf5HG6nJ1gGqaSF7JJIOUySIO7gZj/aaTlQ40Obvhl0Tn0fI8XCX0bFHUe0irIsaFjPmkWTU3
Dz4vJXf6OeeyVJWl2oUiHxmvKM6TbgDPRdVNoGFQy2dFFSeBBTXHwrVbkDsFZrj2y6JQHoxiI8S8
UmE9p0BzOF5GEjxRVMh57ydo5HgLjWlMqi1s+9+2tOBPd/WaeqkfpXAogisRzaU1Z/lPvH1v+5R8
5Ywm9NOGr+MonUdff8r3O5bCevmhhafEFos1x61Y7oNFAyyugVE+ARIsccE98v5gG+ibWHYZL1x8
pHASCEI1bThYpVx42x0HQ75grKRrv3LPA8vj0IvLW6R35OMUpGbHsSz7Ydmi0gtck3965qMqMR9i
ltZrGGPJj8P/+x5hIcU4otdN2+4S+tfN2fr+VxfPozdIFxwjW7/qgAbJC6jfA0zMFhmF4PKHyyzu
HquBrdD/A4k5Y/ZjZsU+i0QHP8vDrUcNS2+BtNJT2yDyGlGng8ZxthHfGNfbu1w3kLG3H+aRnh11
C4p995P4/TuNMv5JbJr5CXYwvuBFzljec4FWGcLSIBl/od9d8hcmo3+qMvZS+x21mwgKm1nfEMgV
SE5aYAZ8cn28QGuVx/VbUV0QXBJKoX5ysllFcX5sxMPl+0p/sBZgd1Ca00wZq0qw4eWslpRSCZpY
bihDzv771wNJaPr9W+aa3C4Xx6Zd7DbstQJk5NQsycSbFt7l/pXqEmRq8HmIBYTigikjSYvlfkqu
toONOtqPPeV+Bud8Zg3+TcuSDccxLC5jNMPaalgjIqBKGwieXCwJrL5Kx0ssjCn0JFUbDHE3YIu4
L2/OYxH8bwtST0DrIV3nysKFZtU9tbI59/qdiI4XGPOOfzt2UgssckxiDQVZIpfqgAMyDQDl4Yew
yicxo4pWBbY8A7xMbCM0POrrSytV4vxb6e56wAeKXeTmEUOJfE3zN4QjtVE3X9lLHiWaDzIQDbSf
PXdsAA5gS5kaOTxLO5aCzJoHsfUb0xhllyAC/NbcaUmD26eQ/UO077uMVafB6BR00vdYLlGyqCE9
arfFnKe9Y5UBtw9tSpkeU29pcHLIXMk1pAc8cFmUrEWHx2BzllE8aOiWD5IMLoRt8nO/vTl5Xt8P
LO5lGsh4A5YQfFtrskOQHtV3+aEQtdSUclkbOr2+wjmLUS1KtulGikgQkfV9myi3E97Q1E4h6pKQ
FAWdXC4HYa86+XwZTHBsid1PJKOZGAF2BGGtKfIvIYgDrJz9ueo2c+Kl/uUr3S3jz8jRhO7KifQG
uV0k8hPv+FB2h+D+eCXOSFDVAtRK6mjjXb3uxh7eBPu5QvEjv0y1Qp2KooiOMOQbQ/2PxlzYitF4
gkwCxlyaEzLwIGeUc/2SIGKiXHiJxba8+8Sx5Nfzwd0Lb4tneNtDIakSBbpDdQNMMQ/tJv0xPqp3
E06nkIVCk/Ha325gFIhMxQos0zhmbxpZGjxveqh3ivcPu0zAgzXl6Mnyd0x9VedL75ptiksjkekQ
a68d97e+i3Z5zKdxYe1qmohfjzf0hgN0rCDkn3LDSCYzMn11xPEO7onassjHaiHPwxWiNOkTYSvQ
2HVKWXRgtSD/mNyN7QDNxRG079ympqxUV4GG1pk5Tnfa6AAmqE6m598SChcW7DXvo037Zhj5xndv
czzqjesWyFPf4YzXOpukiXee4iH8cP3T/Bt4DVdlIXtH5FDxwAKtixBV+H/6lBHKTV24LbWFaf1d
N+45Xwjk0S8jMqDC7R4dQO8AqVVNnwIJko9cLugKJfX72/BVeitTCbQW9Hzj2JXOPcxMPhd/bnIM
sx5RnaApO2EyMnPOfROxq8PKB9isQuPFOIugMhinZMdYvitknBwQkFwDc2DPTqCPDo0hyHoaXm+G
EyNGX7Wd1yNpiBmMVE3EoTr0Ysh8L7RBXlntHGI29sLb0w9DWdXSrOOKtRnpfObT6PGhYIAQ4OBy
0gaG4u5akjXRD+0uw7Q9+53CI3fB7NxWQg7FPkxJNR8YpyUsCzJ7FUyx/ystsut3ntJ01dKQbJTw
htcoffZxn8UN7XveAw6DXRH5ZZne277aKbm8yhKJpQ7iQNLma9KlShuqpBod3nSoaPrL8TRo7dRg
BPJwb946MOPXqrroq9dzz5oAYcq5vz6jsOXdXqkjQ2U562yUlJHye1YN74gFCHvLFDEomW33JwVF
SA8Koqg+Sx5p5nZ4dGfCCoVDereA2IpeOM3aqpVB9riD3ZolbLYej01e+x0Z/4+aVpJa/gJbcjSv
xG2/yq8WGbHN+qZ3gBFgWBSbs/hYN9T0e505ufW5t//OXP1FcH4MnNWIKiR5bRJaOa/iRbAQu9O6
c5V1e9G2dPm1sO7KF/iziXA1QsvtCMpGNsIv675/q8c9xJ/v+jX0E0lnyC0to/K95GNzU2OBfFfV
I9KsDzc9QtbcbLjPsQmE9urYtI39OtYsbwdT2vDUWGb3SNJh5bMFrudrIGpObvYq9QiwlONLVizB
cP8JBpAflxaZwatbXFqs8gt76oGrxcCa5DD0Faj3fdGJpm+exKK0qfEzzPDq0qMkalXbZJXzgoDX
V/0cWDfY/WWNB9T1ppGNUByimv+ZpCG/0dP+6rN1RCnoBTTF8+KhYc/reteBbmLcAXCPzD6G8mJK
VWZINB6K2UZMmeY+QpA6RSwTfvI4dzdkT1isl2QuwQiFAf7hKYba0sGmHxmIPotOpY7m6ngaEzup
U9Ou3vxh1Tv7Sz8oE92IMFI7nreO79JY6VNtj50i27carUlXsN5GKxAk1iTnkJovWlMS3Jcprsm+
eOOwCo+iA5cH+KinjnuPwV2tlls1sJnereuegpPnVNwq3lU01Pyqv05JN6JbI49QVcVq4L1Yk3yM
8/ye1dPvKpShhfNrMZlEY1Ifnng/CPJaC3FMLPORzFByX0LBb2DpcXi56yoMMmWtrRGMMGLabLyY
Qi3YI+oe8cxZtUTYE+PYuOmY2uUHGQpae11BINDuKNHCbDlxV2OKHcrE+1EXuQ+OJwVv3Gd8WHFf
NpnhbffIFG+YLdgPkMYDepyHdXalzC+W9TCAaA2MisKhifxqQJkQQtI54+sncIqDiDyCeRi4jYqj
XpDwXzXHtqavt3V6GLC2vW/RuiCeIvsx/bPlFDMt6tO3LiSeoITsnTu45SRqQoeDYttQfOIKAhE5
8hync8waS6w0e7PFWIufcdZX7GKTe74+LUbmy0kT07HDqCrCboQJqCKGD1znGbKRhocNd4Digbj5
BBdUG+15vHtCjJvnUCQPReEP9QsoKUmUAmfJf77VeqnZ3152hHmlD75eOsE5w3Z9IuRi/XWkYLCJ
OBClFRmpQplG87dao3H+u8Evlw4ozvn1u63mpccuOhhwGHdFaECdBxDXOWb+WuuzCnJMDbQL7UtK
+6J9foyER710qaXlQUC/u25onFE3V5l4qU8+0xSV9EI56vNT1IfAmZa33hcEyihhRRyaFQsNBSLK
RIo3pIbpUe4YkIBs4XRNhZto6Fe91KMWxDhHrR/6jTed+8AYJcqYF4wN2SyyRVoKwrGSOCz7Xsva
NStCnIVp1R5OSWufzHIajGjMjApvsjjmATREOlKu7C3P8OLtCB+S9lG4IfPqV8OSucoBNRxUhjub
e5eNwaqfWkCjnlHrIIyPaQoMDbtYZ6VxciwvctA+rtfItGmlLfizAvRAgfmM0ogzcfR0iYu6EJ5g
9YthbveQSIelbf/O1/+lnb4r+xyuM+4jrP/S+XBOBvvHFMNUMAv4Api9BZHxMXnqo3QJ49DYzywd
PGqzPe0nAXJ1YEkBtraTyGswoyH7l8U+XhRezU0ybA3lA2o/dMi8fVal8z2KfFSZWdohJR4Ad1KD
SKzQwKfoJb14IW8+It/kVTnyhJxemPjCh72qRFccU8f1xFNdI6o10gGuenb1jc7PyxWgNzjNAvGw
3GffV0ww1DKKbCn9g+xSKkqqOBx5FPtWMB6xD9mvK4zvyP/bbQU/2b4sa8JiZW1dFVb8JIrg32zA
gdQTKIcpsceBATU+7R4HLY/aUQ+ITHvsh9VdhoGc6C28LyXNOV3YV/W70MiDMPdvtZLCEPjqBb+P
HzIHoELeGm4aAGzmBNHeGOeJvabQCmMUcgalx1C6kFbd9yZl5vfu/BLcwlrxMrexi182mPIilpky
3dcRcrPxNm6Hg6i0kQvfXGMZtQyECFBff3Htdxt8fL4wELK97Oqt9GnBaqG7HgO9N24d/HgINuf3
xMKyvJC2HZX9u8yJpdxUpb5t0eSEqVI9HjF1ng1Kl/jbHk44Hq+XDlpFtohpU8OrF2WYv9eFMvXv
LNmzdvz2fnwFJQJMnEDsqoTrce5Pqgoy8Pzn4Nd4d7jGFYVkxTbyrbbCvTJDJplTRYICT/PFRkvx
YU5bokg3VmgO1jbEmNuxgUTnhlfbKCEqB7gom2u5CmDDfQCwoqTzI6Pe8tbE7fI1beLgzfJldK0W
dcCz+C4QjYWPpWF8ltHz+qKa68uAsU2wxnUfVV4hpPqqqNpho52LjQRSQEW/BG9roGRd1Fd3bAER
ceAM9XBkGvtU4LjLaZb6ugE1GuhL73e/sQiEB/jDZHVILFDIFXQXBi90kxi1ZeUyhPD0X8FHr5b6
IPx8VbbjfPe6+S9R3iztaSazSZ53tfjakY5KAgvdQIV1t8EOwYZNRks0ex9bBBTZ+ld1aXIT9zy1
kQ3Mz9TMl06rA7Nux8WFQRLIG2MdugmT9m51ISkGXl9boIGkvZsWPJsCtgfNQ3e51xLNQLtL1uf0
XjnptQ8GXjUr5QCclb8fQe0WQUQChXpYTmFYs7sESkcFYF1ZRbx2EtlC1K4WBjcBF9BwXdsIlhJb
4uQ0puGFit7x+HMK3Grw0LFpcul5bARX5TKcmV2DbAzDnyafEl/P1ew0MTZuRVTgj8kxf/ys8qSr
cviQqV6oVw00AV3qKWq7Qnma3q7bVNqidRTeq3ylimAaKFDTjb91F7XrSj68W8fIbku/GQ52HgTQ
6Ewc42CUMfUJToHHRuLeqrxJIUhBMtQUt2lN3myw2DRP1rdN165tYmlHxxiueqFEaSya5Q8yhW8N
cNwoywCRXLuvLGESrD0ywpOnhpyK1F8oiIu5aL4/xeIOBzKj5yS9u7D3G3atV7dtKOps8j1L8yaI
6Dkt99/DLuK2rJx6/LnaELGKjA2UEEOxQvcuXJyGtWZxhamtrh7SkwezbubbrlyV1IgD6U8A1ioA
Ve47SGkWW8wUM80vT8/Bl2KOh1hCth0+yiXwZXZ0YFxxBhTUiTdstW0hSH5g21A12PWdxvKESf3E
bo7SIYVH/pWn7SnuyNVx0V0Q+IiRn/FM2XWr1/agh3WUK7xz3uR5o3Rp4hDDw9GH6KEMTRQff9/X
jA8uUDIa/u4NRH4+EQZPu+CII2Wtj7o/OoNRL4n5DzHdsbPR0AvW8/crQFwXh1nxqaOfydLFN84H
YbtSOaCIX+xabCXWGZBbTQKShX4ZgiXRPJ6T/zUEj4PHNPOvgfjmLXrMUo3i0B1p/2QJnA7CGbp9
3KrA2KvXFTEMZrvpr/6c8044WO8YASZN+kBQTJbILCseY2TJ/XqvMdRc+5v361HF8GEak8rq2b7+
YTtaUZUFM47NH9rvybz04sf5qcTMvyfCUwRDxUqGkMi8Qqqu53dq8YPTjGKVpGIWIFjC7RGIR41u
a6WBEFT5LPaBBTl9Aq+HN4CKnmiyP+Ma8955GGq44UQZQ00sf2qbcPpNWpERNGrvpkd9oRoJ7d/i
/kntW3pePAgY0OlC+XTfPeL5k4qZSqfCWYTzdwcZQFJFZS2qsIIeXK9/wyOGRuQB4WE+tGpc4GxC
A0hOZJUdDV7gL09Ml3gEKCsx8cE4h+ppPjF06gaQlnJ4h1gz+Zde0bSAxFTZPEIY1f3x4vUFU19Z
5kOJkdZ/CKHTq+L7zxeEjywqArxkpzgL+mIVZc49UVyiFMkVFsUPIFz0K8JfD36UL9NPVcekRAn2
bHe5/9xaDh1Cxt5WF6FGZs73l5UqZOvX7q2Mm6p3jv2qqHObqySMDc6qt5zvCDL1wWXaCWDFIL96
OGDORxcQ4yRByeHAkuP30zYI06Tjnz1LE7zYe3izyVQ2FG7CVowXtVUONpwZB9+3M4Z9YoGb1heV
blLbl2SYikvPLGWLFzeyby1GiF60H5wuQQ++zSxcoiId6b7hFbEHY8ERo+oEd9Oh2/XZsoo2lzfA
PVexnz/RTiJyMlBaVwPvtXIdGCL4VJt5sJRspR8a15GLWtAoT/ikZ7IRrU00vaatfiulxz9f2Wcu
d/Ihyng+TuOL6CpI4MYw+/wWGnt1L4g57HlzuCHN+EGkHIlFm/ynqZiX/oBNPmih/KVaIg/F9o+g
UyQ6JWHUz61e5WFYjA9fcowtJj+es2qHwzkBy0/8j3NOpT6lvcPm2033dzjC1AULr3moz+B9IB/f
VlyzTBm+VQuIXajSp1KkEq/hbCBDBrAh7HI+tPMTF368tTfstZQyybcMh50Ll85+uqklEV3pgScM
Oefe2Xzlh+uSyP0dKQhgsI+1I5oH7bFlibrwgKO1sN1+RILfucO1SYlLhwKKer0pqcCzC15u3gBc
rLcK7jOFmViBY/RQ6oDqIytytUzqAp0y7TNY/wE4z2YGGXq1sAFG9sPcTHovxBgW+3+G52GLINZs
3t3KywuJKred+mL8ZKSq2m+kw5kBRTF2Xk8gbvMpTUVwhq72QYSUthgPrcjwtO+pZud6A50iNk3V
27GUcCYThOuQocmhsJs74pIfGPtisj0569c8kAPCLgqYMu4Ur/donC7VA7fxe2mn8YlPuSu7Gg36
M1ZnoVmw1l5qw30VfKLhUelD0THlo7bZvHVImukYaRBqozkaexe0qPos9ZnZKVOvEWd9XAEfa7jj
RC8HQdZFYsP1TFRP/LnROfTfHZnQMOPP9m2ABg+XrcIq7wvjJhT9hadAtBeQI/+8gzodKWNsDzQj
zN0PQ198BLjkny82RkcUaMIRvFJbNbjslk3CE0FkZB0+mRUCRiZSS+1RUezd8mRFU0T0mVcjb8zA
VZvGv809mIulLIq3Ta342Cjn7IByKAcOpPpjq6Fr679Wm7HXfmSHxQSqHzv7uZY4KYoU+nYsZDxS
gyosP/ZY4QBuL17jd+2OgOMzMydiFd3XYxTaE3n7/PLAXxQnUCUs6rKuNOyu3o2B6DhwvFG3dvKH
5JMQqSSiQeWuRrD/trkmpcN9w0rxlZ3CrDLwaUe/Ltqv6UiHRNvnXrpAcQ662+xyVpWNYtHk/Vc7
3jLDaCuasMWkzhkyxkIu/HdZgZgksHBqcNBGY6tsmQlpRK4LQz9FF3imM6h1T7StTt0Pld7ySJ/c
DR6GaoIEhrEsUqqrtn/T5MMRlbtP2qv+J395Cx/JAOzbd3oXAxYxzsdpN+arz9izmeDPDyJtArB4
b2v7A7gWKYr0GUXFJLZuuViVy+/9P6wOB6S5ipP52jbLeoSTlkCWbkxxBAgnr0CFbw3DZSi+rVpe
XHQ7kKsVcWQX+Zyvi6AwnYOqjRyOqed3YYScTbWxRl/L0Ql1TFyklD/6ekpgwiOhvoEfYW/lrVpq
KJHXIVCUV40pH4Z1OVKvrj1aFvrnMBfbZGU5+IXDHPxH0FrJ382xabBnomv3lNxHjj0F3BPnROxI
ZofJjaxUi8GBQdnzA59VsmdPGqOmosIbDVQ7yfYPqw9ukUTD0DSsntA9qNkFTst5CqGF9FAA4Ozf
ezwL99j9NuaveIwLC1ER1cCJQk8saG4KAKnNgNTRON4wdojjpa9lDlsxX4FzAoZP2Q9aEFz/bHo8
jHwZD4DzwPsZ+CEwctDtCw506s6WalevW9sL6yQEOGFrpcwQR65lt3wlBBb/bNpYf4z3rYzZqCAO
cye/xQPW1+jeab63ZMq/eB4GvP4vjrbvJ5AzqL/PVnr3MqXvxALAoov8rLK3wHjH2pu/1HtZkrke
MeJVH7vklXijCTGuaEUCaoVxJuxZg1bUmnZC7EHOfK81Snt3nAY+36ofQWYkBRxP0SG4tUHlXj0f
dePxEFZIzRJJ8Y2/jtcbY0AtpAk7fSMT83kBv/AEJ7MF53mXiijP8jv8XJpNHMlUjdgfJ6qTYU4M
PuoHTrhxwNz47hpHtwhHUSylPiYywS3b3j9+nBZen+nvA98XdpjAo2T/QjXgpw5Gruy/CBXx27Dk
tLVvVlBanMbMTk4ekvjDRxsGbFFs+HEg1tszhtE4+ceKjv3bySI0LOp1xdYMZwN8wK+fRPjCWdvn
PpXFx3YPUoTAzDP4/gopYnPVyQWN4sfXbqDP0ACXpT7xQxJPByrIKZVD5FnkHJkHSUtQAQ6Bm7fP
uqDH2jrbzh27O+SfLXblCnlUQMh/7u80ji0cNBH8LOs0JW46/hsXmKzvbQ4pZED+Q4zJ67u8uvb/
0u3pYWRJoltEoPCAp9OLpcV4Fzkb3h6LRqQZs5Um+B5pMtZPHhIEHEa5/hRFeMRwfUIXJEfnbAds
F/B1AFHeK0V49kYfWAIvAlAKlbqv8Xs9P8A+cUaW7X+CKL7XUyvONQHR8xo3NmQaakdxloaUD/5l
utdj3tQ6nNoCI/KoIM7CDGNkWbpu3KPBzk8ju6ffQn4ce+pPAj6wAHyzNMekmo05I38CqpgdpSjo
5VkRWFnYWvm+n2O9+sHEZyq76MTRuFAGZnuZeKaTbdbOtNU00+0gW1f2ctr7RGik7nKXzx9MBCgV
SQQlz1hvovsD+MM2ZZtjNZ40o3qFuwNhJsxV7H2nEy4TH7g1MQMh7fZgI1D1yRnwgPw1GYAT+lcC
Vn8vUl26kh880MkO3bXLyOpXEOXyQ8lzi3Gcv42Vw/irj9VQwUjOG0XbWy/PAoCeVLZbi3KSY/+I
ryC2guUcJxiK77CcNz3TSDYBUY6f750ce+DMKaNW8Asfp0s3rAAe5qFS0TlYdHId6vyrSDHg08pM
b+rSETSiaZbUCcsUq3hH61DiWGRNVJOgIuRkaVn9rhXYzAZDfVsIjtuibeMQrwvFF6TxpIDY3+uf
UTyW9JfJ5fmQmveJye+NlqyGYvnyOHqdIUNMhBhVXBU/PUF/++4wHSUC5Wv0S7wMYtnLsydf4WTH
ecZLDuLwAEPwh0IsW6ZXLZxZ20tb2eAkrQpu7EA3+ci2ZAPTe43W8CQI+vulA8vVlS82j3JO8mDl
oxfvlMJ+wCvKj3a13glo+WThUGEPC6/rVcIkUm1fORX97jAdWfvmO3VGceMeCIHKdllQD64xRB2l
DTwLaFPOSQRl2VLAdu/bn9KYEfMjWsueYXAX2pSR9qvr5ONdJU414FSskSfKgCYJ9yhjBp9ow0jL
KHf7mdkHe61W0w9+A5RMZyS32EU78c/2+1DVJXFUko5h/8y6xMm816HKmxEsIxA3oi3lUB+IAqKh
B0dDyEyAqvsgfOGxjSZTyvBgnd8eigySqdlRMOhI3YkOCmty+mh+lqj6HKrhGRK6rH6p/j4Aa++5
YXX3h+VoM72oZRxuO4WgvLsUOq0oN9t3C1uVb69FRV5nETtlHOADyoRGo98AdIivyBVKERVJZXIu
UcJuYgfV9OcOOft3ofodHB+EakIjSWN/FkGWxK6O3VhDzVQ1/hXLDePuLkbXshQ504GzPJMdA/3+
HQAtGROUpOhqwo8re1BWB5mmkAx075PwPzfzefuZ5H3OX4lewMnJqrUSQofzyEit0ZqgcVTMwfXu
0cKKnzyd3Y7vVHeJx/LfzKiBL5IyfgTGl+oRdU80rruHnEgn8SZtilKo8jksAzD0iq6DZePH/+bF
16pX48j/PubSrfMOeMBZKW9u20cnhoo6imQU6RwpMPPgxxmBgG+aOLnxX7fPoHqH4aPTI8vssQVB
gNdDPqzz1yHqa7tHv/q5uEXzO5TYt4YZlnpg8DNcHMxI+upPqWS09daS5nt8X6J3wOs+8Dx8UzG9
TixO4+tJ/CfiCaxb2+TxqxoG66ocgCb4eLpZ5iGcUIU/IAqj48QU6k+NVmkbgrYtz26y30nVXrys
7MeckA1ljsDRCOI22OHiLBO7RFhdP6vyz7lG5xtqV1FvlhJi2/h0fPeuVlUrNQdBpKPJTIhJ9oe0
ISw9sfzPyZGEQh2OKbzZ0KsKIa6VXb/qSqHJFOu4DUybTeyn8oSLqyPxtWFoUOB3aIPg9XVut7Nl
ux+YWVQY2LujLc2sZ5K2x50V9kf5jEoj1tGAG916TIhdypyRk3B23nSy2Q00Eqzi06pGTzSWaDi/
a3vdp9hKTy6aRHndzYT4XV+tibeqR9+uOofOVYF79/0H09hCTorZ0tCE5SLnTGPkCE7dphYNQeEb
OZY5W+cDZ8Kf94/7S68xyRMaenuwsQJgxrEjnTboRzgJQgyt21qaPlb7AahxFGt/1uN7B+fOdUWX
mqECEyMnjwGpXp0TjSqdwGuNb7tpc3NyOX/U02zbsQ6T5pSuFEnChUgoS2UzfZG4Yh/iFBQexWyG
XAQMy7nz9XZ+8pHAH9gP2samPUs2zLiA+7+5JL47Uj7dGyZFaj5+Yfz6N5cbXJuGTEstggEx3BXj
lF7CNCpkjceu7Tun24Zc239EbLZflLbofzUluNi7ebYUmdeJELT1oEjPKom6aWndcojTnonxzcEi
Wy2+qYh6S57r5srKACjKmbVopXOrqX4aJACyYHI24yXCMCeLmUYh24rXNpPXCroNS4cHmdlOunKz
ozqO+l9J579O5mEmGGFAxgXZd2yifZDT9kFy6WADQpj61A0tP/Wkhw3KlwgTACrfI4CS9Q9x/KJq
rOracoJeMmnjyH55EP85qryT43+tiz9i97OxaIJa5ixgzKv5vVbS76CSMTf59qi3j8JYsW4o/91y
Y/vvVBEpXzlqCiNpjJzdNpK8uYi+V/SNMaMTy8N+DaU+22bg4IRcg60MoMAiC99VQ7WPYxG0hrwh
4eRDa/IVyY2MOD1/wWiykBBjrAj6jahNtXPjopiVdbsDNvIaDysbc9qtdT3DV77g4fZnIgzbtiqw
+jsj22Qb0Q4U2j8kCWF5n6HhO6I5ag78mbCZy+RmB5ipdO6/wvriNRcoPPUb8v4hfNxkD/6ewWkM
8OfAAB+0H+n4okmp7SIjXiq8rKOnc8KlhHcyIEA5WJi/KPHlz+jVLLuV+UeMgbreTocACqHF5O3+
iOljyA6fx2u5oyszvE766kwPyhVb0Hau/nTU3DCigjrxV0fJxd8dKiU/EvYlZ0DNc96tbPYrNlGI
WmDQNSp7o1tBTZoVGfsBkqonC53+b3oOJY1OaCGx5EV9ibTH7SLFrNF0vt5DKRY25Pgz0AdJ4mFk
B3baHVkO1YEhjKmeeVlZzdU/Ude9+wEo+u1+Ds9iz/OIMRLlOsIA7NA9Mm+dy5rMHoJT3D2FWpNR
YktbPqhzk13KBfVwz1SAVcZM+ue6JJ/HBwWSSQQ36tsrhdXmSAWJ8FzR0mo185vkvQfTwvsTXUpT
GXDy+9TtLnRQUOzGeEzEFvTVan1+vKFyHOPF8EswYDOdh0zBIqbgOwhnCZ0S3yB4ugsMO1DekTM0
/H/5D349TzHib41TWds6YmLYMycP0WjrBo4aKoO9Zm+irAYk5qggIfB1yXsiiAW7olOn+n5F1R17
QOvZyGn61+Wms5Cx73PCyJtkIH//Au5YGIkaZyNrKEFJ6yP3izEYPXUmpr5i4bvUiffn84RQEycX
mRcf/Pd1GxiN4GgLNOcq4py8Bo58AXVgxd95u9gadzYomPLRT7dwRJq6dZxD6n6c+s7YGwfRiBPe
0e/5dyh0JJxIWKiR+oSzl4BZXhwj6M/Zp42iVZVMCaLWc1V4P3Pp6rzyObUd4rCk2YsKh6Uj+JIn
/YJIx6sAcD0QC4Ctfd70OVsnZW3X8GTqZYCE2E5ctEzLlNKDDWrbNWv+zn9B/8TsYYvjsPh5Rdzz
D8bekhKS3GKCErCBef3qiAFN79zks2gCTwWFcmVyQyDPoyY2q3+Q7mZ+iGoQ71CBM3csWQDGyOZv
n0WZP/TZoTpioPb+u3J/nWuMOgHs0kbATn6abC6PmqcdcCtWIXnOn97Hjp4UHgYh6EF+gdN9Jvcd
SHpzFC+5V/CuOkFotaWXG4LzWP03sqro+BICUzoyN5D/swY92tNCiY+YY19/qZXWELT8QMNvjLrN
52xXKE7V24pVpwFb2cot32QiLHsp/s4wjUOERa2OBQkr/Qe3SpzxWbtV9SMNkiA6b0Im+gL3vjur
jRAZl1ETuVRJfZTWAeYzBiWiujVWTXjS8xIEsdUWjaIvQ3QggSizdbaucs7CHJrXAi6a0MCWfziq
Rls8ndU1tcs318yzhNAaAMHK0gTq2XPgEgYj16nFz3EOtsM++QWxuRno00ddAVpp1p5nuIQY4+VB
lJUevqqah2fie48UkVIpWPQzX+IL/FV8iqPdAS59k9aG3bCwn7kLgbR2p1v8yFAUToTtg0dre/Qs
GnLoAbktKDzuaoHXLRAEYLYcGWmXgyPMvwMfT3Ps/Mb12cLgahOBSJes46MEdJJ4R1A85Z1vKDPe
L+fTFOSm13VGAjvDdykgt5l/eVXoLRjKZI7Wt8cH6kSAjv9Vl+hMQS+78mc6h0vuecEXM1SJQmN8
ooEB+Z8e0SXJ26FKh6wPEIdT1OkA7BvIz10+DeHEZm/6KFLDVmqjtZmRX7oy9LblCVDjTX3gw2M0
w0yybhUOK1DvW1NpnnXcUPHTY4jMFMHFLOMpjnkQAVRbAF5mse9itpks727pEu+gW5d78nW/PG9J
ZerqWlpbvgyNY9Ud5zS1tpugcGdYj8GveXKLw87aGEqwJ7CNN8Bgc7WeCwUlsCF7nydzSQN9bxgX
D9Xju27F7O+SOz7ZNXWJb1XJm3t32+uewoZfiyxc2CgvfDTROABVGC1G8URvmVxn8kj3HSaoTvcl
0yAKZCjJjHCqrOP1BI66orS5Z91r0i6yIyVKlFAbw9wOwNTvd26Oxq0uBG+YSbrJ5QImF5SfpVgR
vz1kL7u33nxwENvoVMF2xdfLz7aqfuX0Sp45qYzDz8DJ7gOee25T8yEalpds3SrcMtOli9H1NqIO
vUGNy0IcrCHeV+lE0Im17Bi395AH69JQkyLWvRAYzbqS/SAMRHEihEt1E4tAUOlA+wnU4WkFswTn
dgpcbj1/THIJTF1HC+Hi9sG+ywPXX7MfCWuMFome1HmWEeL9mdc5uxMZHsfOBvF9I1dLqGcG6YVH
3ko1b1xztahOwyRIaqdgKSzBm8P8ciBjqB1dxhJBbS7eG5KPFmNZYJ0MFiT4cvgPewexOWl8MzLf
vsZwAJ3sawr1jTfylPhLSPbVbNFS4vm6JYDqIWkZj7wJlYT3Q9Fs2UhFUayEbDFgufixrV7XdhOa
wTIFp50cJjU24UBp0YQEt5WHubDptiGZ989XkBIuoiv/TmPrQxZssvVO/xLjlRYQKZWwxbwUMQ72
tYrjMI7S3gQB/WSzgZwOCTRVJplfanxdM/hgtrAfQmo7j/viviQIVfKzlzX8ip+x5mz+PgyF+8no
cHWPblb99U369AVO56imkIcd31roaHAOoBGahCba8V7n6WU4rLgl6Go5dSBefrdn7Xm7f4floFKM
yeUp3IqDAqp1YeBNEVTJ9TJcCqhwPVslk7GleGTlKv3evaEMCCAUYfAgTVupP+qZOEe+VBUUrUxD
kWP1gG7RH9TcXxGGMdT9F4t0LZXMYZnqfLhfZ7NUWpxHT8wdepOVv5k5K4sSW0s73SCCfIZTuNTf
NAzubolRm0Fg4ksKGr7SnGNDtphxJPpMBOBPzGJ013NOdnR/18AeTo3qbJc2K4cZSFOKPsT6W4YY
htWX5L/GDre+XcK1FumSS5vp4XqkfU5ok85jFb8OZtOJrFoKReVvw8namwEXbHZh/uVz7SXNf+6g
Vg0+Tls8onRW3Qa6dvcgwDmyveCGRfXc96Toi7YZnNva6BGJZYB23J3GHL3zeU/pfao1IIlwDtit
0Tmq9msCOczaDQCsgfm+doyg/OFWdWF2wfjNv1YTYrch4t2fDJIXlbikvyX6jw8G4EodQXf+fqCp
IxWN+mEvmXE5vLk5rjRZuRhA2tpXy5BXwADIA9LWqDcPDiBNctob6tcB4tNL3K1hdIbKWDKKtepS
LddlryqdKEWc/oKgis0pVSfV239t/NYXF+DCc+/bb8JeFHQ2uSw02XZQ1d/8YI/tnAfKjdFRLqiU
HPDfT6Av8MfR7IZeyNM9dcEWm/WYABUtfZbafotOIT63jDUavi01oqDzLqPuwOMAZmJkxaGzwDpH
bRsfjSJhKIvWZvkpcKIJbZniwGaskDqii4zN7+qCy76x8LfdtfPxHQTtkZEZkh3q+kghG7E+M603
CYKL5sQVPy4YmhQ6c0jAD9AmSuKs+N1tj6rXDIMh0w+QI3ouJ4tbGo7A8FgOqZBr1ouyqetcsL7g
xURpv0FGrIDIYK6cvlDIHTapXwpGktSmVerJT8umcEBmxWxY6THpsLnyrXbeDOF+lNvE67gcL4af
huBJzHbMwComXq2end/ulnR/UqL0WxsRhGJy/cwxp46htfMOiuxO7avDAt9kWRG7ZpzGyCW1C+jm
kppo6Iff8oMtzVkt9Pvov1aHHbRBtJfbbBy+rCPmkGW9hduWY9cTH/9iD5zln2x/4NnTSTVa05J/
Dy+Ox4N5OWBpyptLRiMY2MeKzPD1wd890O1YNswwsMzK8O7/U22WImSXj5eNv6YrltqUuf2NBDbd
ycOlQYelURrhjrqnWg5tV8SqYoj4nnzug9+FeL0nUGgmwA9OWittLQJAAzUU4cVmHA/fMqZJqoa7
Cb31JMjarTxuckoU4Ub/jKTa/RGBoYjPJSrIDmORBL5oUwrXkuCanI0ZDlH+KjmK8I3AFH+A6Ycm
n4StJRASgNZP8+s0vZk50V5uK2WEXje68fjVOlGJIsnfE2p+JGmruzKe1S9/wv3hk+O60Ay22DP4
Aj2NVJspFJZegbol/xm8JvgxNF/jrkfV+nJvkDh8sDfW3pb9Zd24O6fOd2xJzy/o+Zxt3yJcUMXj
EGjDj1CjUMd8kU7ooGKFvKU/xLUQuI5vGICc3lhtXO2nDYdfvSPHo0h9yAYU9X4nyFyAKHQAXzUJ
rq3ictApOcl01T/6hUDwgde4d/nZUP664I0AnLSm0LZbi9JzQN7ZxCDarboD5K7dneaEMCkuRjO/
3z33iQAY3c0O7mTxIcgNo3DSp7qYV/qsv1DDKavWgorpfeNayDCb5k48fonH9ywh76t0tNcYUR+G
Uu0Tn8k2L2TRN76OHQVevJzu+l8/h8gjH/zCLB+USTFORw5DsydKsy8qP0fOoLU0LEw4wF2rbXQw
E+bZT2eR91GEO1yIibgM+GsF5oiZNyLPczvJioGMujO3K9lEKtB39dg/fGN2Z/hW0IZN/IAbSbj+
Bhne2hYIP36B+O4QbBmgjoRfHOxsp4RhIPyi18OK9+AzYBNzWp8+fjsgHVTNUvXy/gyK9dnkrzdp
V0iO0istaTiFpInMopDOKvYJ33dWGo64m6wZPQHDeEM5vSdvytYBupijzLwnhc4UX1PdAxJGZNIA
olxkmBrNy6TFdzB2lkDilmsE+aZ2lAC03Ork07qle0MsITAaoOXgoUJfJHPyEZlhKCCGuF414xQN
ItZlmzccDAWAHpK71tGKgHD0AsmHG3uVp2QacvnIWbbmkFTEaMpgM1cVsOXUdYWYmDkfR6jMdVPo
THSQSxy6mVAGBkPmDTQ7Yb5im350dD3M7jajkyj4cz/vQwE3RaWw2MzLQ4WfH7mB3hQrF4/xpujX
BTggg14pqrCYENlFw4ly90CbcW2mnAmJy61M7YUwg6cG+Ofg4V5q8reEjjEKBTmpVhdT+0FZyiCE
YgNncVxGnzI2S8nqDdVp/OlKXgFJfmnaRzNJxI6kgeK33YeIprqjN8zTcNwBQZtdoHmvw1aLJ2fs
9+VaD3fqJ4TgcK+vs1XtNRbFe4VSKEknW2wm+e4aCjTgL+EjyHvLjkHcb5gmevvrDb6rUZKDlSBP
nTM0zV9TDEqSdRC7ntTDcDlawHyE95G1B0PDiZR2brY29fQuqD4PZKNucI/g01WqWhUpeF61Zph5
jQRC5OufMCwoCBi2qpN9laowF94Mg6imDMZr0TngEllGwm1APrOAMX9BZU8MaEVJ5xxvn8yctZ9X
Ec3tCsUFy4fU/7f0rXY+2HfPYSNQQlXf6hiXNgYY1VLYqjdc8nOUYkXitsy6hIMVK4k3TDAZlKGM
AZO2qT/rk4oG4B0K6yNjlbmn0/KRbjl7BHFmIRhLpuq0UNREwdWdlzOSA0/di9uxj8wX6AWZIAOr
MZM/+hNMwjnsvwBpgOqrrHkHI5EKTT1kyepbQjAA5aygLc5t7wiBXGVQcGxf1U4q1tXnvGnvXcKO
YRkK+xyVEpWosYg1lv0gsx7nEUPwR9Ew5PVI6GlzN5AhTeBTz8owZcZKcWyi5H8UpAJru0ClOwFK
uQBAbV0fFBaofX5BhRml3QRXu8HmGyRcRIn56xRDzDkdnqeXSvyG1Ijdn40/vXU1nyBCKDnMmQid
K93Fckq3V1WEDrTf51dYsZEh6jyUn0FkwXeO9fvnCRPt3dmEABD8a6bWlO/vtIn4a6h2GfguXL8a
V3gBv/HjdR7EUta8QEiKfqiL5Ir3npZeM+c6bbEdCzlm+gI42T6t6xtzMLiny+I4c+CnIVabehEx
IzyCr2i8eS0J/6pHR29Moi6CTIdF7gWy65Gcn0BOlv98whbM7ItHfGXhi6cLq1FETw2a6hHr5hmm
GkH9tTZUIB3n7mgSl9pDWuyy5I8gYgE5Hfekcrb96ez5JNIgXuISQw5UjNo0Ew0/8VrZ2kni4p+m
a9NMXAg0vae0DPkdBM1WCf4cR9/3cUf0MtR6JLf6SypOeT09hyMi5ZNogZ74PrlB+HRwlxuwod1V
QYSqM1FAlXJDHh7qkWY6nVgZA9v1/e9mQprcbBzB8d4cgNd8njogpRFzFExehtXlSXpo1N3wAc0Q
XjAlAe2l4LrSdRraMBa3Wajh8aA+20TzIqlAbwv4zmQLCByKPqdEvwM54KBStVIokuudAaMZg97R
UEUALAzL1X5KG9/rvUDjoE86hlY0oWddfYKl+bjnCr0579nzd52Nps3MS5LmBRvWYUMMk87YNt7E
jOp22QMb5tD4gF/p4PwOPS9wqA7GMAD5LJPAZbM2HvE3ejGKbVGmt12H6mNGPNL8Z96m2UaC5MYv
zllt4niaZnug42HD/e/3W2YWkB1MR72DwnqmcptzCMWpSJDTsEqqErWDtDQe9elG8krn1wSNqy6z
FowfygnsC7MYQqYSkbmZKRTfwTlcqbtT+c75ilo7gAWFnZLbghNw7vI5chGWyClcPmqlrkYBs9GY
ig1IYGoW2so7jciEEd3kv3sIJjK2y60taCXf7WAvt3kKGBJDS7yDCmkRT2H0LWeO29iT5WytHwXL
0QYK0I0Q1M7jKNFB8B8lRoe+ex2RfLkbDWjFHQLOiIPDwwbg9opJRWqG85Ty3nhzaBhSAHY2bMhD
XhPksSJSTWB6XLDHTPY4/Hh0yW95HGxeYsP5yh/3AbFdO2dS8G25uyGh7B5cch4VYepgCcF0/EbW
cgEHzF+ZWYsw/4seUl2OUmSems5sLO8TkuEcKtXQrywB6VKU1MKDfmD/sJYWtB+DINfQhEiBH3WW
mbSRym5nBVSrfG8zEdpTocDxby29yNdsYqKBxWk+XLmrWMXZo6WHpXuTXgk/9eqhTHsuaP9t4sZk
ED1sKfDEbM49ZHEbA5tr7gr0y7UlqzY0Wim06tLt9keitAn9Spc1gY0JU5xUMAV36/ZDnqp5DW+W
uHZMshkI61EhktWRR17oc+/7gv9a+AhHOayq3GKLrbcpXIrGD06O2awjLScIqQbc15C5BVNoJQda
XFerQP7lxMTILLoyKZDXIMQTKOkSRa+5GGdQd3UFjAFUs58rgjnaImDn3mpk2fdYOYVfJ5wXE+tL
1ZWgQICnKnID6dcpJev5IV2nM4x1q8sfQNYO265Fwelu0W0XXyjFisnx2Xe8t+/EktyB9sjZnlvb
LA5746jZJHnxkVk8mC/s2kTH3ZVF5eBWbENEa0n+HzavpO8MEdnCHu89c8fOhF+SNVjULYkTaUr8
nVVC4pFiQRCpZyBWymiTX9K1JC5f7vPOrHobcdEOxzh45rpFLMMyk2aABYa7LqzaUncg4IDOhxwe
6VLDj6DSLwfE3TQ46d5IfZZfqLwxJOHyO7YIqk5DwbXnzSiH7MFDBczdOizYQ29rQYDKd+U8XOg5
PWah+/Tk7RTEFHFNSeDphbKUjsmlqb9IMqtdf/Nb3TDStVcuAMpYBcLscSDtgWSWG3O4u8wUXoHV
wEeaFgWCjve3lKyDkiKTQzDz/uJzvZDibQmI98uJj8KMz8lCaeEAjWB46bkDuLdo8vVqBXqXqPau
WTzkqoiQqSWTwGKoKTlR1zjPfk4nFzLJqop0OMGd3D5X6mlYq1rJjC3mNtqKyKpztU4rPG61mxHJ
pLfNF0tKbyGS0guE/JO6ZpaRXcLRgOG1sG0OriNPXlCIjTjEu1MsufXidFZNcMUBc/2STCiOu/d3
6hHJv021p0JmlQRTBZ5hAJjJoF2hpKdWu6hWIfh0fWQmQeDM5fXnhN4AD664ryNvCum6I2P7tkaP
W9w3nVefoHVZHSJqkjLO8cMG6A8c1YU2dJtcimOEjiA7USf7MU3uxGBUA20bgYJ1U73nZNy+tmFl
45RDEqAK0/CL639mIbCbs+lS0BXyeCFeAS6C90xHOcRwh5E5uZT1G1HyrHKGHGi2eh6UpLVMAPsg
KrnLhd4e63aN3xFf/OV9EXVHWQUeNWluoP+++dOmcXc8YcJ9z82yDYdxstsilvTSCzLq5JqSPUkb
/VbM4hyZpb0KWItHbNg1bhYaCWinAhgY6fMR+2Uy6Gg7Cy53b0mOD+wKteE/URuI4nx/ueYm8jq7
Vs0uqpQevmcVKXwE6+RE8lEHmA2BEsVdsBEeP42i78Vey2W7toSzL4pvA4r5Wy4tl1//jnfeBxe3
5z0MHIJ+k+6TyQbVeUzFGqCPbjGdly/b3XKXyfpfKmvZ5hhyozNSJQ8bvhuORuNbNjh5Dp9yq/1C
dLk6SsplXTHdRKmALEh+2V+HIxx9JLMGgrIsifLC+zQLWSJA2L6vJuHrVLUmO43hOciiksA20qbf
JB9q2TGA3JtMTM9GJIHC61gV/s3Nj5EV4NRWUtKHzE04GBPOPs1jsRDU7KWFhTtcYjJbJlR07sJp
cIVO6wHtq5BZ+uJXX4TQ/YmhKTqdK8UcsokZDvTfCDPkGEdyJdtqF5QlAA1fim5VeKnjWdgLGAiz
ECj7kcjkqkpcSZ9dHP7hRJUV9uk+ZBwsBBbA1C6WnCMQWRR+phzLbuZ7FIlEp1335rFP/5DOHEpe
m/kqwgGkD0X37UCcYbgQSQ9+kUHoB8LIG97/c2xRKUpe/xk6Mu/g+ItzzrktRAlbxVdYnbKpzdMT
fv3bTvO0t2MG9L/LT0mB42zL1AL9zsS8uUnvkFk3YtRwrP+GpFZcxEU6iDb0hg8NZn69nxiuN7qZ
V6i0h90498YCWmQ1Pkre0fjlf1JOeAZIWlQ4j6/Hwn5PjPBCfbyzo58xsjGscLLPmrt8ACjJi6Fm
3xEFFzGbAgGV6umWd3BqeIQNw/dICrf4qwA5wh6l/FNeFn3ovJ4hO8Bvnjpt7bmwyZUnaNYkVycy
E1Udea4WXSJpoisuYbOlp9foIbjoxTuFPBhfX1suJL+Ys4FYJ2T2uNX77Iwr2ud6QjR5XcWwxyL/
eT2bPoRovJ08dmgGshNvv/nJ8pxWdlvPB0yfOALCKFYyTLrWCzPeYpz18tXMlJFD282YI3jveKNM
advJpk7NxNtPkzy8FWDXw9FNCt4FG6/chpghl/4XLrNpg+oLA0LfY2S8XOm8YFqZXnNBlZzPYcIp
mZXWMg5z0GmPX9rrCUMD5opsiAwgWHuKpI3L6eb9Qz2oJ4o00XA/awBZbLI+DRSUaKtIhfM8QlsA
qzN8rPuUz/H2tKGuVvalVitWT1fmEQEVAMxTIfuSo6HIS09mTpkRf7WRoaiTHolz0EOAnxIKL12d
h4GYJtb0IPhQE2KdqkKPD9opSKWTi11iHZJzNuJHLnx03zgdYTQ5RDZ+/4wRDQWs7jcmAUgfPN/k
8L0cgVyy1zDTlD8QUjny80kBMXgnMB0ofHxksVuV+FLq/LmV5OFicOog6Y9/WG5SRhQroZyYha0+
vs6Bg8QB/TC0bL/LxS5MxmjMXJjAJU+492741PsV2YYg5g9nQOAZdATrjG+dffSVb3U6NJjugkOn
39ARGu0ShD27z85IdWsE8XDzWtTUsWl3fXH8dO6mGVuFocXFAJomagoO0bESmPhFohcirUbqVcKW
odJbOv7oXqH+eOdb0X6Sb0zMNEg9Fj6UWpKMqoghYPOI0pqVvZsNHOs+qMjO+Lln8SKr3TNJ0ZP+
PgQxfVDoo6TqIk5EVILb0719nijsB1iG+jICT2185Qo2+AN56CpwWliUfy8w5Xx0KF3GoPOELfqF
UX5DrNWw1iXIhLSp7705MT32NVAsAFkp7l/aA+UXiL3wFXSmaCSNgxkODFv/6A3ZLwneZBtHKK1o
rtcmbzKDWgWWBM0MDVcU2AvVxlg2nus8Ygt2CuC4f+9rW5kOGJi4ZeqNxB7m85SHWHykGKcQvTs+
yWc8BwDCgPOYtnQ97k7wM/xI5zzifdyeH37DmaDOa1ifRrB2C295TLnt8cUFO3AbQiYJz6YjdGUp
rhLL+yxgfBRtSM/b/A8D6CoKc3iMIJwTOs5TfR4X22tWfX/ccEFLW4GyEUnKNoiTiuZB+W/fS7HB
VsVkli1nmwxG6uQpAaJUjt0iQ5odp9L/2jDGDTVkNyxG4SjUVG7N0FzL74f7jzdt8C5mQZ58awQ2
s681eVGPLeoS/wius0Zox2pqrfYCTc8ggWNqHwU2Eh0aBbde5DROQymu3vEPoiqSdch1/icJkUlz
ShpXcmCtm0vR1Z+bX53TUDUSzafrkFO56KgZCg1IWnm0rCTlVqub7Iobvk2DYhQYCq0sYufTYOaU
zggpdnERLS0iT9hkd8oNx+FT5IOAttIZjA+ij3S4bPvw1cmRcaiBqCWQMm1Dt+m62qZxa/SYBEYD
81I2OOoKeULEbUXlMbLCR0TTy5wMaKB4NSL7hWPP7Qu3FnV58SC87M/VXsUWdLQlC+3JJt479utv
Wo1iGDA+SxQqwY6qGbbi8ByJkAZ93rCoe4e8Vk3EY78zItnZDRTbQzq5Jd6Npjlx6woubonQklhH
ouAS9uWxlCBYU5WP1GtLdpn63YvJOFyvN2l68VBRdd2xnYpJvtvIOQFrzuTDUpVkrgab1utMc/pq
hR+Q524cK7hX7fkK1C6kK5AEm9gSMUCcfRvmE9B38MrtK+sZW8ZP7sQ2I1sjMpSVDMB9TXGJP5MI
qF/W1L8opq8bDtHCVBzFulOp1zoJaDas0Ofp+70s+KRxuS++bjE2GN/7ILEQcDs9OUDoX85nUndj
o2Ysb3gjy3MvYTc7Uvpsql8mR7FagZC6+TMTLE8trEkqY060xtqw805UaS5BYDW0VGtLaO5L5gNt
DmS3b5MMcdfdHPL8pqnbgF4QmyD6DSbDQA1NqYyx3cx92aUKYP5IroIJWp5lBzXUWqIdXdAGbWMM
P4YJ0hy7hAUhy1cdGubqd1BapKYBpLLDcz4yy8w4Uf2uZ8o91iQfCWkuQ/5A6pW7reXxSd5estaO
/RoaTFwgkrL59EhQRRFfwpMDfBlvuMmOqWKPzhVlhwT5Pga0IzfoBQVEWNz8Z76nmQrAdFemFC3u
zSMNGNoLyOXMxubNL8iFc3geyjVDP68M29IatW3XLMt/cYuc3UkvcZ+/oYlie/RHl4ZjOfxxyoy3
UPLX6wginDXDBykTIepFB7j6tVC7CEHnHTZoAgyY9JZJDiUcaUhqWOl+mOQ/wlW5yya1ujshRSPX
S4OdLCl94aOOhm6xau8PnMfGDlpxEr8r4nBrcRm1S4xAcazcXe/R8dXJcJCZ+9TiZq0Y5s7Wj07X
er+VUZQLWGTUPJ/NAiWkUnFGNNHH/JOyZYW8jWmNB81XHlzimiOY5gM4Z5Sr6P/y2sCi0MxBTs+p
XjNb7eYK22HctJkQ80rLpB1ocP59Kc0wGrDZSjvU7EzYiLTDBlHVxVCPd7SRk0PfrAqOlEYysqzp
e5OB/hVmgN4oMiS912bYCk5JbwpHwOCbVZvTIiC53XpW7WuO9RfFpGoJstcWjZbzgF6xPvkgelNd
axvwGuz6qbZ2YfycZyBT1cq+vIu3+xh1TMQB3uk+PVLO6nhFpYj/E852Sfjt1AwndU971ih8xXRR
xqYaNwxiyz+gHncdAS7h8B22AHHMoNs/JnF3qx5ofn49yEalDkg9G2duV7Bhuoe1uN3u3u3s/c/Q
XfMSWGQB1U5ocMVl/pT1cPfgVduN1cYIN5GyzPszTT7Wc99OjlH8N3FmMWCQRqHeF0ddXoQbRAOd
xN2/QVzso8hhGQRV/9nPFsSJSfkgXqobA5MC2HWH75kMc+5MWY5+TMa4uJqGGHxRsMVD1KSxJU8w
Il8BErjD8yhjevhVqAkpoHHgBFR01RjPanGwTVTVlzFhJ6xA5ZOaAv6m1GhwXWmEXQYElaeItWQ2
3Sb5KDvjwNTdJA/UDmmULC+i/UVNp8fpdgTPBi3fxfPvDUtFo8Cu+FWXBxSYFXfhOAOst4kI4CwP
4oGf9+6/hxzp8CuJKHC1GnZ13WBUnnPH30re8GKkB08UdKhO9ag3gFAfqkhwBB6IrsvTCzRNsZCG
m9YnBZuzpb5FbRAFPJ/6N2EqJNwjK+jRY6/XEwPD31cY2dCWEGb84ilr55UpNRVWOqx8IHt0O/Ao
JnlsW3dO3g70KrXUc4LaB3lSNJNmLTp2JoCZfjDmi6TpUAn4NgqWBhgoLpLz75ZydjE6zVmLCAhE
BJnf29V7//FITxiT8OIwT46f+cgHQOG3wW2EKz0q7rzw6oy8NFdc3gtC+AHQfV0YNqgxtMWGhU4q
itHQ2on2YN8JE9OE28R1Swz93P1mNjs2Z2o5fJC521EdsLJgNIN1fMCpZn56BjosDV99s5WBhoMd
moNL7O5FIYFXf5q0sjwDe7gqDxBhKupdrshjWN2cOgXWeqL1tc8wPZvWY2y6wF2Zbn2F6BZeFEj4
+oP4iavcbmMnSjwIj0ugKva7E2AafLAzPQtd/FIYNKhwLxZe0wfD3ChjKrBN9q0DrXfgQ4Cp7RSp
dh2STSvC3gd4X5FuG3k5d2K1e9WBHsV22W23ME5nnAe6qpSnXRXkqkvQ4cu/+Yd5EZaGqJF8qK9z
YcJnTNvWy5KSLzSiefjVBo/Oe8ERXiL+AIg22o+q0JnVyK6krM0x8pbzdkoKisR9ebOjCDrLrkWe
ZRAx4x+y+PAYVYlQbExGsLywNzAnMCUGEzR+Yg5T7X/J3wLYivzjkLRVUBzMIWpKMSXqwgHC4u8V
WiQ4Jw7az8j74QEqDIKmyeTmRgLthabGCAdgYgp1/O6+wbPTXQpU4mz4BWfJt/RtY9Y+Rt9p/Gjc
TSq+lVjrtUjcGbrcmF6g4LgK6oZp3tGQ6k2rzQYv4gjcRpLjak7DtdqmY8kveN6OQDQbLWVE/2/f
QrqFVlEqvuDqneOhvBZW7w4TIffixlj4n0ovPUKNvbZCZvzz1rzvwsKkma60y/N9W6bd+ykVDP/g
Bi0oXib1exoTUAXKQSiEw7w1NX2Z66HJwznPpLbxOsszQP1wQo9+GLSCraAUdSnIzZ8CVxur1Hav
2GNraD0CBGQKDi0USIOd7q66le2nPC0J+V1Q0hFrRyfCo9dGs9gdTeZbu8dhsv1ECAc49NOfFobO
b8/R6drhSyp/1wg5ZJ7xWztTE0QJRh5wbnqBPwe4DtcNq87k+f9ZRdcZQwxrCAQUxgPMJ6FgBQaW
t1mKKDr+t86PpxFyRsDRzqc0LVHLJdjZ8+O9G9VWqxwAIWAPMCyysVc4NcWOEsj4I/z85hpJyJBa
ZbYt+CNLQrBRtBPDfoS5NPWa8lJ6qf2gQ+Z8XLfDjlmIseVaqYWKrYLg/LuAn2ewRZnoeOtb1727
KV1LDCp3Ycy3qf5Fdto+JpB/Npfvra4k1B6idSTzgI4rQfRWFV8WzOqlcVPwRsvPEWPsLehLM/AQ
QRJO80jZJapG39JW9H82GYfO1W5NhXJNDOcKUt0CeB+enKx4g2Mkg++vlKU5KHSTKsSQcBBBmAcx
E6zXyMaLYwLhuK8Mgyb/EgCHfbk28ABoXZXIx1pdlNJt5hOrXo7RrCuSNXkSHWtmkWWYas9FuyTy
MfoWEV8RRB+Xlm+rfh1E2hsv14kY6UmsvzJ/lkqlN1sd5lw8FsCc9ZGNkgX+lvvOEdA+gVA43QDS
ZGOkm+IcqKYk13wkl8O5jEgoaIL1L7W4eGXpWX35Niw43QMp7Bsg8J0mBia95ubBzxa8ZPWqr04J
688y6Z2ygcEQ54WmPVhY6gUsxnqI2R0VZwJ1/z3Xb4D19qGfYWgk583Yde1mJhvaznexe7MtNMP3
HwRI18YkuHhhaK3z0bYuycllzGFPzIT47KPGKudse/mltrYNElc+JFH2RchoPEDTI6n9bnJV/TBD
zOlRB039uK2Q8MAZmF27jU4kvA4sR57LGCZxAmUSMjA0rBkc7mXnVGqUjk5/G51iibNFSM63Z2KN
QYwgBDatPkTF6myx3E75mxEc6tuOc2R6tpo8OTe5O5uCZYjX3gstdNcsF8ECH6OA38fVr0GtOioj
GS54n2hOyePrmmxCd3tlUTcrdgdMcez8dXt7F8c+4eVZTm6r8gyniP1tLv0ANwnyGJr1lqZH203u
yM5h//wSuKWnL3MuAUBFTYi52e+/Edwy4Fi4m9wegl6g+c/MrmRlWyHPcIUToBamTG+t2bqgjrjU
P3HM3BeFozhqhDRuvWj4Sn47e74gmNEuxIcJeCSYtH1WE8BXcKM/SABsD6WcZChJBvmzIZRlzG2z
vTLe+U2cr5QtQwJSXnq4nemiRTucTyrACurPQX6xuZdK17Mq7j/PXIiFMUUD0m4DSrSecK7ZNz96
5S8BngZLuRaQ+kfxot2mq71g69cSW/znPVSCxnJbD2ZIr3oyX88MY5zZKqzvCjX2iCIFxVQGelqw
cOM8W2avn9EXoEB0RM3EVf6o1Hvno3Em8Gm1Eo8XY17/JecsRCD3R9lHTtQzq+RNN/ZHpgNlx1it
+wrasBIlsSL5dN6lg2d5DBP7Uq53xvBtEoiTzFEv9fBsauT7IpCPCoduWe0MUD1STAAbeUVkxczg
wyIuIF33drHWK3XrS3Uj5ST7jCpiYzTiw3bPKLzJy4/seJfabKs94zFfRQ98LaLmPADruT6Vt4YS
A4mE00H90kRjKALJ29WB9KSiGDMDDbFzH28zL4zMOs/TFdD7nJTiMNSd4Dy91lQyymzLc00tCRIM
0MiSDgpT9k0X2zF84j6E9+9GTRCr8k3zXH64R8laAAK0JyW+VmCalYN87BnTQyruXAN4ByyEUIN7
8EdRMxPrb2vL57r+GxbfPcTsLr1d9Xvm180uWAusUHoRA+0acr5t59maQy+p10T8drv7FcmgY0Sh
a0kJ/72QLfo6cyTWaRu4Edx41BTx8IWy2VJuyfsy2TGJ+y9iFMFSOo6FGOqLx20jKveerAutsK50
ABMTaVGoh6QqxbzGSRRlucXOqUPPlQUSOuOnXHOduJlqzHVSeLqo7t6V22flSEQxWLAUbMfnRgAC
PuoLGGxSj/OUt6TgPONP79cnGhIjjmq74sJcxLLeYpZWcgG6luDE79Hyp26YrA0V/+wkqW2pzKpN
KUD6gHrNwEDwChdBZuincVkoI9MCY7nwrEc8PossPp6bYUwUL5o/9E3VPuY2mx1OVAbaHAMhuJZA
dIyhNvlG860cNaCfveK/8F25Gl+3F8FsiLxyLjDm6+ZJlomZJfNlv2eQPh9V7I0dkO/yHXdBzGVI
zBf35SbUwXnaQPhoxUkwXmdizDkGmoTWz8Ik4VN00gyn1unXfQulWNxgtNLngrjeLITN7HQLeco3
6E5Zu+hBRNEt62UzEYYy6wq/vlzzJJHL8fn6nWKEdU5MU+Bwf1HLPsFWYLfI/abb257RQrcbsWjs
jAnPdQUGI5Y0W6eDSY1nTbev3sdzYcuNHgopM7H0lGNyF9aOFs9ekNjLw654+hl/4S4qCcD79UqH
HgLCkeAzVvt0/KyBHF6bTiEOrESe56mwuLDplv7HBtNpXEpdKd2UW+F4b6A0tN3b/fe2FxiQKOpb
9LIIwoKoInj9bHVrlUP7n4g0/Psch8yY0gqx3gAFtD+E1hp6TqsQHqRZ2Sx9NerBhXz3S04UZibZ
YBzyUHrAfiUD4x6yUTV+3fp+etm2sZWKlzo/TZGAFijtvDAtlT+x6MS8UsvoP7G+wUMYTlIyUTFe
Je/WlcxiWuyPm8K83h+B2I2AK9zsx7dPAjpU66F6rcc/vjlM0dQUc/cC9FQmHLWI/vE2t8/8Vh3E
+ok6fLMkOHPijBCIb1jNAECm7i+a8ZY4euVhzKLpEy1R1Ty57xlDP1+eSMQQHxskIoX1nmWp4rw6
vWAdN+NT3329dLsUvZQHiEsbk+ZndeonGmak27P6d7kSVQqhk6nwks8QZjYJJSpOE8oj1WQp4zCO
igFnzJ7X2lklQQ/nMz8X4/zy1jBvKrWi6lMJ+Nke+pHMJwR6N0WD4CnHMdvk89FZ4g618iV/fZov
hpIQd14Ljjw4suwkmcZHDkm0Nmtaym6sx9/D5q2E9eB9P3BM6gLcOwNWqTATeILS7yWHSQbOQobP
Cz3mbH4/KPumO2w0ZwFOGUrQPC4/Sx3tp968t+acFrEGt7Q7pS7NbOn6SwSPU91YCzy8UnLWtBhI
Jiit9ixM9RA9YfaCaoSfCbUSivdwGXlCj/iX0GndlzMjd7YTGO2b33U6JqaEO5QPR1ldHCmSTRei
o4LfaoQHcWZ5NjF+SVksI90XswpYyU+OuwpijqitIlHy+IW0cPkcv2TznohPTxE01ETx//iem+0X
saPPw17QkxuBOZRWikZJlYMEspg2Oe8ukpIRBdQo+G132nJ0Yst7K2ExVO30zrte9Kx5y1+/e7Qd
8byrYyGiLRXDITEYD9t1xcxK9YrLtgMNQERdZe8EdM12hxvMTxwiKPzyrodoUSsh/wk3NXQWBANW
PDpamD0ePThnt+bmQKSX2Blu3gna3ci0dTwThvoB1P9K44dIQsKzKOYa/zf6VF9mFgVMHQR1RWTF
92uvKRKW1RHc10X9d/OsIfiSTQPonQLHoFck6g2NXa7cR8PNoxiQeigCyrHjb/D4RxZ2zooJh0HK
mcPulcTzXr3Sw2c1/konf3uEI2XnhzvCW67SweMe47yaWZ/iW+7O7Wgl49TxDrLaBQ1v0mka4l6a
kXidmmMwxisF2FMjVnEIxfHTi16mG6KZ2b8SEXI8OkPSqbG7UxRVDQsWuaHpHjr1GTRnRib4H0ia
FC3xlUK2Bp13dLneXWcNQSsaU0DwJPUDqtJm66e2dxttZPdSjapbppuXKSt9V/VAHrIuJInqqt9B
98mK3F5FnyZfwjWVZJsURvAIUi5P4+PHOlmkvF4nxNxcTK5keepMoOqmYb8m76Y6cpUv3JzxdPzC
OEIotUmLSDRcsyjAOG2/qOOJc77sfF1R+EZcplasor5tzbugOG0AR7gSxdh8JIowSjY1KHJi90a7
OmKM/UF+uVCf0uYeAS/ht9NUOhxEAZjWS0God8qAF3294Mgw6SgPDQuNTPFmeH+/dseXu8ouMRTj
PfNviQXDbMob6ui/TBoIjjDU6iJjmKPozc3kRJCwYPsjSqIznahke9qU4kpWHBL9GbjI2nz+x97/
ixwVL8qcodxJxPWFx2xE4HGyAOs/oNDOHT75VJ6RCcTaThqoCbqLA9DVmwMxSsFRsjDiDbO5UsSr
ugpvNgGLYHxmI6z8y/2TSXkmqVeRYytOqM3oEGgrKMx11XL3G5DS+8mHO4A3SY0eyBXMFCTU3tCU
cOQUzypkazdyzxcdbzDA/c9ocJ5672Dm3GCB12rraXgNlbMNvWqL56E7GsRcLRI0evina6SX4RPs
mPehH2johxWUBosseQJQLFt7cagb3AWlq4BCzAnJnoEMDu6csCjeFTxSaaaZapS1ElfRantIbgpu
V7GNYcgAXp/sZ1LSje9p+pGjjs/VgUpNXmzwvn0/j1BXkYM2bMshJqGOEboUhmWySNWp5/5DXxaa
lolraynyhaIH+23/dfpY35NNAjdVFTrznC8c2Kvx+uRMovivnX/g6cUncOvOUUVV+oNJuXF1mq1K
fx/p9ROLQE3eUW+DUYIXnhMMPa2xULJZdX2TCkZ8MATGDDckOmev/YIHB2D3irUSbKI4oPJc8hdM
BRkZJdH9AFhYRkQHp/PxY4w9RDqbuyXwMBfoFAN9xn8+8sgFJ1/ypdUJsU3JwedWJG/+kPGfoCgb
qy3JAO1U4wTEowuLsIlrvId2msrxACG28rq6Gxo90lT659eVLV/sEJbvuiNksRK8Ydn88JKgeoqz
2b/yOxqvDeFmXxLb6UpSSerheW5DKxkFnTjbdw4YaBcbwbwTpWlPZjElVg7E/jSYrMClM6Oche7e
nBPhq/3v0QcaS6MdQtITuDxlVvbA+iN8PeqY3LEmktt9shbt80uIs0TX/wZI1fTZvAJSsHF9yccF
T2apw1S1LWSUj6VALxkR5Tg/oVhkoXjEG5ogrDr+lOry7/w5mBvAccAypUTWmiLIZ7u6c6hgSZsX
u65EE0kDvvCBnh5iw0D1l3nOMBGf3Gags8DGvygdGZ0SgmZdWgfbM4LPj3gDOTbUFgEI14SzTjYq
RpZnGr0VKTisXOfDKsE2C8SFuXfZwOJZwe0P9v2W9ZG3t444FxRCkN7e8Hn02VB2WdQRiIn7g4Um
zD1g2eWfVSuvKc0v2qpOEAw6CQ7HF0TYGZ+f8HBSvODEONfWOlO3E/h9aqsFflJduOMu6wOXsVGz
Yvs2TTTx6kyN1STDBepWdq3B0Kik5To+dwPFthAwNWl/5pMMH56eg8Io9DlLEGSBg4wGIEEUaCDM
QpXv0VE5Tvhp356P3WTxFj7UJRITVWH6DDYe1pWCp450pxI5jlngXaxk1WnkOHvzVOqg/X/bk4o/
OF9tgRMCpdL2Sr2QOB7RzBP6DZQFMX8E9p91yKvVngt9RuNjlf+5goGqHySIGNxgbAnMsqP23fqn
CWwWY1lS9XwN28vgA3ev34+PkBI0dV7iBXhUasx6QvEufGWZbQE++Az/MvD1MRvVQ/0hFI6x08ag
BOnmhKATQkfiRD5GHjCKthgomT4nKHbfjIOhsowSK+kxqi3Dkfl32WmCY0W836Wu9EJBXBMFCr+v
4o33QICiAnVGEtOsRkx+/k8Yyj+mjnsMDl8JQVCpZH7laTDkkce3S3sjHMMuFAdTliqemirXbq20
lNPphHF146MxwsSInBCz8NBXa7Kevm8K8+Rsq2VwiBBLj2vupPXw7NtgOLhospivn+XauOp8KgGG
VxkoCwbOQlIMmQMTkvHaBQVz7Qoo9zi/FvWeqsUpQItWXSOeNh/J6SLk81S/HQFJKdf+CxOPHHoU
opoAtRpXUahrVlvX8T0Xbj6UcgjExJrw+2Zmu3fD+FLl9X112YsMFT91n5sRVjZJ0Y9zSZSOwy0P
QbNU97YBgMANk7dFHUpZfEk1iqKm/K/o2/xh1thwsXHFgSk+G7nUCJT/cs6QEpFin9eGE1bJCfl+
Bot38LG2LGlhhiTDvBeDUBhbzvPfHgHgRhveSL+clbhXh+Mi+vnESaLEaXC8gXbWO5aN0XDPQxXr
Qxuq1JIcbmFvlUb1ewt62JMiN7hUKIfPb0g0+BLUH+oREc19CB/lupCCbMWZBZ7T+VV760fM+Om1
JDj2dePRTJWJfmsfaFkcArkYqgpWzQti9hqvhqNV7p8Rskn29mXre5yg5jnNLwT5OqXx2jVshp7z
gupGHZRWPT4epsW85oqMGDaHMSW959/U05PgX8k0CcV1KwCL6NfghpmOlOr7DXzEdi2csh9EZYdu
EqNBHJ1AgPzT8JnJY1vruwAcFmJmq+r9qlZvIUgjQlO5Q6+uCZ+3rJP1KXCDKZDJ4D9GUSdQS30D
30UteT1PVdD2cNyH1Dnf52oIHnUUzsVnjbHlRDUgYmEUy+WVKrFqo0fZF/XHXqM6Ge2aWN3+QUx6
bS+AtTu6usdfzStomjne3bRn7i1OzYnUksSjobItTlxlfd9g/jLRV1Y5x2Vj/ZFqqj6OvwsgdpWu
lyP0VIFapohldnWAXiwMqUFlxq5+ABcy9C1X173K9jEyOL4Zz2QjY8ERZOpALEnKfvqWKEg3MYwP
MnLVLx5SM6I4AMUYqk5DWByzV9Gxz6j2qj3N915jV4LvdIEnqiwwvILwq4gr7oC3AAasxv8Gqdvz
NesmRcqofWINcl9X5Xyn+7F2g0sb19+R3T3TVJEnuCu09Dqu88nS6O7/NtSf9P1+6EbUc1rhMrzk
35g7G3AjMbhgxWKhXWUZt46zibd2rD73Y0WhK405smgCRGVm+p78WSolqCXF4daGANB5dAsvDnPb
KjwzMytlHcJcXtdrhnI/If9t/9X+vaaIy3uOblmW8c2IEs0fU2/TldAdfTAT0n0AJmL8XbSrhGtQ
cejpfogxFLuVA4ELuhO7xoQS/qplN7a+MfV2RAlJ65PcO6GadroC/j/AIgLSgNvErzmyC/VrCSUm
TBJZrRaKZW2ZoOC4XxZ6FvTcDTCaopnaM95oT0+M/WVm6AbbEUyxcxNPQXO0wVEcqWbIuKc+5opy
Eo5svjn8wQXGR1zh+7dbpdVjaMV3ffZWWT9HV11jIDF6WGqbgN4vXrNLA6XYh04k6lJ+qft2pzqV
s+kDvxXyGPLnf3LcnB6yP4FKEmQTVBpLGNyy/h9XkM013yQTFdHUTojDM/euShdbDzeqhY+JZ10/
ybfE/yWDrCu4xVImJDqtPJ2+P374un1wcUHX7lS4c0UshAsgBV0krE7zojBUxGOdxSilWkNinfKV
+BX/gnZ5rXO8PULXBucp2kvcGXyuHL7WJyWZXJJBcGR3JIpD7m688OIQKn3zRgyc10tmwwHfcl/k
0XAi8qTxr9w96mtbX+reqbO5OOUWI5PZAMnedKcDsSB5CHPEDbfZ1ilozfhLMeSLbZrDNnJyLWz3
U1075v9lU25yFpSS7yVZfj/pQYbyc0VpHd2mJ+AmppEse7ZaHrSsTh8Aqz275WoBM4UyxeL5Eyn5
GT9uhiyuWWuwi3N/7hXqTBKcUK8buEcX7vxVR6hdcqSN2yIweHo3UfzOJIL/ZIm9G2DZnWarOqZ8
V74EyKQ+07HK30T1/6ORcTDU4aPVlesKxZ1DU72c1cMrq1yV7kApQMGhID36hZEKxmCX8XaN3BNE
U/QwkiCjsM4Mf60Lzi15FKnYEOZ0dqmF70eSJrYAceKkU58KJCxl3IaIrUrSjIWhahH0nVfBWzBz
w1uuzZHGwAh6/kxuFCNHRD30IXmVJv/k7UeDrOEm92GSsCoWy76CqfPq0riXKuujtE3GPgeLySYc
qGMwzbw2c+2bF4k9oh2d2kyXOsR6r2oqKPWsuo9KPgnTmIq1L6ZnuIBrMeyUOwC0SRGYWXK0Z3NJ
pMLRas+0xEkTJVSYDWpw7vqKUAha0bSMoob5YZ05KtlwcoGf0FocfPDzkFjrXNgaSIpUiwRoWIOh
O4DbTkP4IBR/DVrCYCBw0pEUvtU8ci50BmKXOOahYvYe2BUsHcMR8lFN+xAjFQYddh3m0eWjoeoy
j/9+Dg/zu0RyqV8BgoXfjQ0pckYQqKsQnIk1I/0RKudT7fSnVQwK7TempTgyTQ1/FkfU7Y1iygus
MEO6lel6VKyarwM+Ts2wpJfrEpKAWJ1MmM2/9k+Ny1v1GNlhLlJ6RwyOGyPtqItGSFPvsvqO0g3d
Rgztyu6FdI+Y/dbJELp87thEarMObIILBsIotCCnmgCH6+YlBQG/dDljM3FekXbQosIXgSjCUTI6
FiagMjnvgUYQXViUOevbwGJJeZg5N4qxmhApHSjfdU0xjztP7NV7+kvJAfW2x5Ya37/ovMzHg/gD
UUiY1PzWRrerrIXYGNwDp0AWjPa1Sv9mDvLhxTRxMYjdktJ7DfgkoA84ihPGMKwAtD/ODRRQB1VI
N/EkNN3pygXPKgT3JcOhzNvjoCQBHv8GjZ/QxQdUm29exGmXK+hjcs/8n9GEknnFoH87BOCQuMHi
f39Tng+oxr0GeSAgDsSaBVDfsNn0WhdWfn20u4i6jQ6Tc3W5N+A5+JtXq7GCnBPWAw6HA+MMCkEk
H4SmED3CHACpJqfe3zUp9UrIl1nY5oSFaqKrm5Wf4SwPx1QWO8a4H8Nj7dtkh0RvCNOD+7vw2ws5
JOeIuzXvHLZtaWK2AA+Mu6XlEDz7yWCJ3mYXQzfIPFfE2ubyMpObcSmrStQrB75VDqC3oHEgGsRJ
IuEEI/LksVMe8b9png5+yaruqPJfypvgm2QLXE534WsiXkvsyBRR0EFTAP35eTll2AHZ95DZFvQ1
QHSSHH57OIoKRnfajhPOXV3Kpy675MlCBU0eDJ8JcV5p96vWpk6axDFvt36aU/YXVi4f9YUqGQ+f
X5CSyHj47kYHP6F4Ac+EKAaCOjJOCqNqUAq/++Hq9n02UzFSemAfRpYDDHYlEu9ZXJudTMaVuIMw
SoG/8i3YHSE5F6ptfSArBFL5kKPuLKPU6uEiOYgZ6NBvG3RW1zqjWX4cucoa2xPJdnUJjiwioUSl
eJdS9v/j9585SHzwthlEQMYGPA0IUm61tqhxK3CNH7H4PvMfnPtFJ8J5kRDLGhT3oUjr/xELYGof
QGYjvenmQkf/UY+mgU2VPxvqcIY4nyYZHZiyH8ybejHJEyC1zCQnDIStBtjVp3Bq4qrkzSj4B7af
ufFWXoMSnISyghCf4oTCt+94pbfJkBqYUdvrIh5A9pGdtMQ0Q8NHayU4SCKLMSfqtHva+KX2lOIx
jSrx0ermtgZ6Fkmw2Kn30jjOBYKC/oo8dWuaxI07MpEneYgwZzsGzWp/J9nLSh3BICD2/5f24Wz9
RH1EqAMMMX84Ptak76lfwp9irGWXjjlsyNHfG1L1yJDpGye8dthnCG9oTe2QnnxvEenxHe2oOMmJ
/HF1Dx4lb3aIv1wHjwl72ZSCaot5OhJwm9ZrqDwXI8f9Pnc4xYM3QLofrP/EXPW6iuyq377tgMJ6
ouOhLu1qI9PSTiRbC0AXEVgZIUB/jt2whWwgxAlc0ALrwQFtiDepa5lehBckHMpI05d1YzKSpUTc
CCa8sUYw2gCPBaXkTlLMXlnhKN47aUrnAd2JJt1nQkGbp3mkSnKvHMydbTAKEFtkzKkd61XFvhlv
fu7TASHfE4w6ASoxt9YoX21SUm1uFn7ik8wNitJH4lYt8rqVAmRePMj59gES3D584l9cqFDKBwQM
GQqeFcxJnpx38jOxXScdPqYpeEVTl1rMQQ+pkcwdxLUVCbIhmtQzpefu35jlbh8foUklJG6i2295
Er/WmANduwv/pyILinD23QpeTrU4snPfnCVCaynqvw+Zw02fjctp/FdIkQwOnC3/HMyL1D1aEWrK
9wJ+m3P8BUhJqufdbSKS5JCUoeYKTX16Bcdw7UKF8Ad/tR41U//LAY2P7T5TOEgrbu+OkR82isED
jlI7hAp6NkJ4jPfrE7pbGj+YwQY4vivkBVgnhcigL25iUHKHGsPWNL1aKWVuwGqJ081hHn+h+Z27
X8yttZ5yVSlGPhTLyd/aRJ0Tomej9ABq5V1Y+6QU6SbSb/JjLEMjCX0wcIxO+UOdPLJPNhmV9HyE
0wJY5kcQoJcbfortg7eCMS106IRgI4JfdZ20/F8+YmSp0V4wuexs53OeHgEpfYfgqCxDLjxlQAza
eDyFatTEQns55tsKA6/YwwAlBgoLKpBg/GxjpzFQYHHNMZ4/d5914VN5Ks2N0FoLVRJYOIlfSYVs
lSBKEDXXXFzcC2qQwvLPtMfsZxvfdBzfp4sziwcksx4veWF4vYw1kVUmk7JAXKIcFy3RsI8cRLYa
wj6IsV/DozP6U1dbiaE+FgUmWZsHeV1knMMcVI9K7qotFnJTURLNE+2e9PBDtWv2qEutb+X18+zh
jqwcJdoeyuIBgXjP8Kw872rxI2iyuXADGk3A6sFjRJwOtyVxHxpLdie9GpkiTX+wA0GO8kd5Xd/M
YRh97WkpEzfR/ptoNn3tM9F9rveC5A48DiMJPtkfW9xWIAPKlEuShU1zEfFJTpiKi1mswObj7ab8
JwU79YYfp0eZ/u8AEY7KPTO15vfy63CaY5NXidIdsx5U+10+xcV+T6AwXAeEOEHsva9VWk1dpi/V
D/8h4rJyAZGwIGzmkeooeT3VwtcMrjRjDlfG3BUJLHNLSCNnqi9ii4De2DG/oJGU41J4yZtnyNfg
gMffYBkAD0/NlNuG7c3JbOImnseHl8KtxtURzUP/JrroYNJOTC4EG3vGPxG9QEK1D0kQVaTkfErw
zmG1cvJl+3Es/t8p6pkwesCdweVU2KXstYjmxdvvOx9Q+iD+M28p/JNKzqoHtI9W1OBsDQo8mudI
itLovAUDfpXiHOuj9JJq7A+A0c3MLBAxxBz7mTU+n8Mcpuw4Fh1qR0PybnACmmBU4vRH+rUw2pyi
if8QZaAOPCrrlx1IvAOTCtmV6Vh9knFaCs41VgyUFNRDk3uCiaBb5pPwWRVfn88WoH6QS/iceHVg
T/KH67arX02pZCEcumkCoukFHfHfe7r30jlVui7eD/iHEymIg0UF9iyva/imeoWwMWObYBYXt3Iu
9fhLGFXSA3LHudVhD1uMrAnRr3tusXtBHfiieNsj8zj+xL+apfrAICJ4ir+wYoc9hmOkc4sGumLm
jLC+6OjirxbbQrH9dwkhf35CjPNpRCTuhNAkr4DcbL7OhM3LP5ILCeKSO/Wf+kVVs5pQBc2BSj5c
qMmmY2hpP9uSRwLXTrOrS3JopQHRnKDRm8rmrLErSi51M3Qg20HUR2WQ+p06ryGVqt767L9KEoLI
6pRNjQqz7ANTTnseKAmIZREWQu+lIGRkuOlQ1wwAOw47FN8GgLqcCSaDK/Gv2HqcrtwrCDQwTiyn
4N0sm/ER+82/pcwcx7vEZH6yDzDnKLlQ6tqUqaxyawgQHKM1WSkjuF7mQOhPxqjgem/2HPff+cK5
bcMynkj/fpEa/IquZNC5itA9MWoPcSR1uQ9f+HYg424IpgAw0DMDNVfJ3ZP2c8op4dA9exmjL0DN
0ZV2DKsZREMcslc9oedPiq+fGah/Im4Zov2EOtIcJO6HBgEdvrDqiMsNHvwvuF2pcXgXgOAb1pCN
yzhMTU4p/CVWfxRUryvxdHOdkW3QtWEBHiHKPmdm5apznu/WTYntU90PI0PKcsATOdOMEGeeCDe6
6EraVp5zC9aWhf5NEsVoVBHuLRxG6ZPZi8A36fFQ3CihggGDwmFxjc0qAioERk6fViEoerQmVRkH
O6WjnMY1BjrBgHXECvids0zBLu1jYNi4PlbjmcCZA5qbvI47vH2j24qG31+H/NKixKJCZaDDfjJ/
S1Ar9TVqgftmJ9nWxhpXjlnXASRTo0b/DGyN6d/cmp5okarYk+/FX9oGJC25vEO6nlHgHmTh/1Bv
6dJPt7C1KG3uHOawv2OZaO87Whbaast6HpNF2KRRSEopvDt6Amyo+Xumj8W2eEiVny9hUSyV7f2h
mOfDZ11cOQl65fdtpYmQnK0OYy+R89w1gQ51rSCCOINTLvrc4BiYeWJ/WgbwKTOyKV4WECBiIf3p
gm6pPOjplUaIgI2i/mO0uh9SWBJpgwYhWCRwkTn5iAdHh4aie0a1GK06IiuHzUr+t7mis5SYHnUR
zK8tIabF9BVIpgA1Da0H/Tqkx5TiSkSw7OZIa0JFgtfqDW8Pf+NCdg+/POCxStVct+0yFU3yMgNx
njmQzbKOw+jnm8VhgP46B16g4VhF3oxXpzYHEB6uMhw7o8ErRNLiwgterdf1rX2Dqi8pQPsZXAJ2
ftBz612vQM6Y800fz94QEdU+haKEfU4UJspx+OxnF+7ctWW7iKuHYS4u7oDkXNRkztEfXQdlG33e
1PEXlvxB2I6q5rUSiRA4bEjpkwvQXqX7rnGpU8A73aiL2tT2dUvJCCLmup5HRRu4dJMIxqbfC8vN
TdXWACNtPEkQYzCGSGBal2rM8x2lKtXQm7uj2YoIeNBwn3LH2R5yiKZG114YsqiPou8k8keWJ1gD
Qi5gP0bBX6uCc15ICqVTPQtwe7S8p7SH57Vg5fNzCbpmhgPcSOb4rV9F+jU32MabLewORpYsOWFl
5Y3+NwxkAy08b7AgJz509H3SI3REZuFXiD63QzvHZJ0zphfbsjeH2iLNoAmPXjtWrI83/nimWZxE
1gZgXNr2u3t2FR1XYv0uHg/FCKxd96JAeTyCMsCwsLojdmchFhnULceQhANBK0x4sdux34kL43xC
EsLRSe84I++TvUbwqnASgYdir2Toeb/2QFCfbAX8XvJSh3lBTkxahrwDsMzk8OvqaORTjoY0+p6P
cUknDavDNaX2oQNd9Dg+lcpRsC6kO5LU1/Ta158NWSXJV/s8i7q7RK4nCLJ7aSDr9KiNNtaF97sx
BsdQSuXg5swYh6HPL6w4mgxw3WSCgrN8j7ozklZzHPIGQMNf1dBlFhEtjXvQK73nEd22FXBUmjjq
ZvubeWQOhg9vzxtKZhRO844CTAo/smZ+zI9rZR8wzJqhKk1ZoqP2Ve1BaHRa/40DC6R7Yz36eL4x
M3VuRlbGXdwY/S+AoipIhQYgrINJEqRpuujm8OBj4e0sT1oHW5PxcjZXFFfeKxyNwbO1pIG9ImSg
lkdPdDQYQlxQ281/Rp89emvwwCQRSGmTRYjU8gub9MuOQI1b5Qdj/qv79QAUvICfTrKJ2/NPJAyI
QmYnMIlDXhrxKggC4bbzxQsMMYgRC3N+L1tSnOYBra3VU+DdcHEs2g+s39r2/cwkYifFWbeFHEAd
zV4p4SNIhrKydTEbKj7Hz6xRn1SHROPqMRvqoODTKm062nJk9PYVTq+LYQIHhIXWnr5hNyXiCmtO
wSkCrXQ2kq86ozZEgMfLJRy3J0b57SOh2iVHMYOlsCPFm/1v9LT0buRhawCCI6ppUh/0+zFonxx9
CfN8jTI14CuXEgLkHchorR8yfriYH27p7nk0ZcZLyn5htnupOGQweKfj0jYKaE/+1Cp9VVokVSDE
QPgHq2IIQ2kaetfiHAy58TObkz2wJCgSxh3TvlkzVmsH9aA9dEDt/kR5FCNydPAKV59Jmx8f/g01
gxER0wa4G/JDfBavHtTSpNJ6nW0G8plVTs3jmVo0Dp31H4U5e4lI4NN1RpGj05WNHONjNS5rwfzX
sv9smAtmWJSq60WSZSvYAbeITcEb2t4SB2zRoGAUGssj80KBf1yEV8BsH55XqM829NkdFWOrFX6h
3kqCbnkY8DB/FHyldUqVtt/6WII8kgrQ7+8cPd6M7t3XWLWJ2a9FW0otnqKUlL+TXnzQfq0LWgfT
jse8koApXFaDqFsjA4CEZ0X4oe2PM/7HJ5QMW5+ku51iU5CyDz99v6H1NxLcspp2mYJSLQDRklz7
sKSI+gGLSLr7OqBwYFUl3BV4VHS3zd5SOVW49RGLo54camvSaxoEIHCYir5of2JvH14L+LUj4iwt
FLGdBWEEQ4yX5nI6wQBdZFbSTDsdESWnRYeaPcsqfWYjQ8tmkrVyhuC8pyBFunY5tzxqVZkYrt3D
E2OulFGs5Zq4+QHOflO0UmD3mZzYijPDSS6gUc57IdFJHdsLWfEpxKfw3Ajf0veH3jdrPRKIkSuO
KfYH7/oSDgal3wdJgRbJj8gNBDge6AILM5heAO9KgC9GYUiE5WQdSgP1sXukEXHntEB28LRcPRC7
Pb7kqJ6fc6iEZ+vjwaoiX8eRQqBF9E83091r3P4vl4TCX4Ivd/fvrj0BMR9QVAPlFdU8szL3Ad4a
G7EPvd9CqE2xkVhVgBrTChTf1r9dsgfxtYWwyaryKkbl+lTMqcHcEQQkIdS2bAR0/MuCJ91hLxlY
7+qrJpgaHzMakadfj34U6GQzEcgBVfyHfMLagtnISnWDazalUjQrHPzP2XkXhdshn1k7nbOV+HWd
+vSLMy54fhifPIVCiKDKJrpFvQ4F7mPT9EQ1/r5RyAl/ihs0eYU+NZ9OGL/NYjAZgtxXCH9CCUEd
irTwQ62WgGPQDK59/pD+aX6gqb0UL1KWvBRQM6kX8S0A0x3ssBKJUd+6x/3BKRNIM86Vr+z0eZ0k
yT1qso++KJIzGFJNcGI6vHCaxjWSposRehTsUXTtu+lU9sUruguvCjw9zVR0oUxv35c84P69TyTq
0c2uS+rPJIeTS2RZyCFkuBxh5FFugcZK1fK6puk5hkkPH+kMxBAjvKHGDOWpmU4mD63E4mEg475Z
vmjbtIwFtwvGHXEqAHGK41yp22ouGgzsbYbFKR8UpF2bUr5Bk7t3XDD53TFK4lRTYI4UGTjmwI6E
3l06WDDd+VirDrUm6OTcxnn+0NEDcM7lmBKRgUuGY07ZfqQdwZ5P4dr5O8KaXwEFdH3IXuPnavNu
EWCcKLjPwLr3cdl5cm4Z+NmcCRP/L4CuSbv5bUBIO7PdiFOZZeCRbXGOgWrAYUy+1sEVkrTa0bjV
Wfms+mxk6KdWgJc2vNjx761DzH4avza50laN7/nye9+Kt4ziz/lCNyMG3FLv59VT+gFX+7zH7SIm
+e9pv5e0+8E1kKct1jajr4hs5r7QqxhS7P3XeaZ+qzr3xFdMqs2IrslsQNxZfZaHcu4SbUpyUcRK
R0sb2a8QdG4jAAtdWszLEqAInjL02OOl286jNcJwTa4grLbNQ2UJ0EFdNiWwMeLInHVkb79Q+VBx
s2Tq6nh0USmkNHo6Rfxv5mNatHlT5G0n3utIr/Nwsoi0GrbAGQ6IipXDa/Re2zfOn/s7WaqfzY8M
HxBGFj4lWmt26PTfd77iJ9IijqxPK+nVzSA+hH4nP2+RvHcsFjZISFBMwwfZZGd9nB1hB0d18M5h
Jw76pvJi5HvanTzwEFmczfTtc7xOG/BlEU7sCXQDcNAuCUrqJs4ybUNsf79vmv/9kVlRP8keoZeK
UErNC9yx82FSnaDj+Sg7cMPGMXbSmVJiQRlatD+xtk+ew90vEDQrYEbkcDmpyiE0pEf138SF/41o
N8tHJ5THmg9qH4q0iS4Oy1w0c54IvgINcuV7/iYVnj0hw73qRlBdXkk3W6OL8vl6VkNqUk7DvXgh
tY1cwag3xfcZ20smAUxygbp2Vc62qpXoB1RptwDh+gU/kbhKUW15rL3RQgDRfW+4dRJIu+sOXCuH
AzEgUB+6yHtEPtFz7s2pT7+cx+VJxuvzyeScJVUOaE+gninDffxAwYiYU9QRA7PlBcdIyzkXnhG8
VGpI0LVWEU7Af9eEDjnmMan2FNqfBivEauIDdiHeMuqD83RaVh6mIKvo7apaVY+soNXKVJrjUVZ9
Y3eF9ivoLyilBpY2WCEGPD07a7b/Z7TPWVFlU5GrbPlc/KBx8MV+h14voIaWqcsiEr3t8SZL2izT
FQJ5nMsM592n1e4J/fmbQ+wCO/Xx5g8sjb1g3P+/KVwFjJTviACfbzx+pFuVy6WiURrxkwq6oow+
dKuN8/KXTHwNeMTwwdz0alQ5UKAjLpeHFIFAnWzvKDRl5M6pT1xKRiwO5cWkhjBr6utMREEQtM6r
h1Jdr7fGuC2movRMYXmqDcB9Lp03uMBQzZ/a2rJ5mi5WnUUekwvMkyysAT9PiLU9oUteweoXd7NQ
ffijdirqjhRdIRJ7kNlsQHuqSTEmJkJyn0d5Sn4l2P1ffnb8Rf2cYZ1RJPoUHqioT82Co+VTTqXp
hemY88sG9EkO+G6mu5rykFfYjDJcEVmOMrPQVsreT4aSRyCtaogLMrH3e7D0ZWbQtojdSPFVgtKr
OhzhCtjr7/iOQaM9ARzphn+OUmU/ZyH9hb7q9clU4oI8tuX9NuRhEtFYAT7JZw2KZdCCZsSx9j9s
+N303Bi32MeYV+Ya+I4EFKNBD8bNIb02l97S0vewSkv/qC07PP8KLa1OAJ+mSUgrnf0OTWTPMCZF
nLz3pepT/ts2s2rmrn0iS68IUrcMPMgkApb6gyEJ5QRSXjO2KY30UcvI/HzD1gcsLSubjldNVd99
WaBZmzYo4o9GILreD+6rTy9dFR2+jkvpU6IBonGj4qioUIXaSnJ3wFVoO1rg6h8XgFTFIzdlfv81
TWzhbt3tPrYmy0dx5Lo0OiXI3VGo27W1AO3ErzOthdvrQ0kH89IAZp1SN71L3HyNRWSfxMUK36De
h1gFcMCtl4F2Hd85UDPJXLJvhYD36eTMqmI88PV4q/MbGGypcLLDVCrnsmzy4cFbHWdBkzODFJZ2
4H7JYct5ZNkkOxm1HxvO8SdvCWJ0bCRYDetLnSdiyl4DJcGX6LoRwAeg3oFCoitBj/OmwILp8tyF
Sp7C8XfTu76F0bRg3ns9C61lHveUbuqa1ud5oG4N2GQ0hWyjouDItRWQVOHW2vjTJRWJV43wPEJx
wokSuAelUNiVz5Bm7JN3vPeIjwB3DoMgZ41gvHpezz0Vc1FOMBnoLTQY0OuxNDCwvN/pLFTDIq7Y
0pjwOEG4slqPizdDo7Gr2c0mTgcIqdh47NeSa+W0e/ugYd2jTE/7B+PriilOk4nWMV0xhjvOJrcu
WWcL7Zj62FvivwUx0C122klUc18ISbIWPJ0cuwgdBLXvBpqZrNWCFDdYNrhaCnFLgpEfe4Kh5OwE
yqrY5DE07y+yYm9Cu4pWuiXwXHPhHMGd0kHAmFfX4SkK9RKUBSgImrgLXk4GA+o3q99SzR0xg3ti
zJz0OKpQ+xMw9vLAF+O1sbrGlqlLObouMg3Vx9awVjuF1U6m3KRG2OQDU0p7uyZuT74NFRe7KDdM
WUzi/XGDXRvCeI5LM7YimDEnDxQxhQ2YpH3+TGaZawHJbSqwjevqQa+s03Y8msVTgBsl/fMDSj8u
vMNhPaNZB3t5fkzg8o90k4Ff8sJSp1HN3gaaxyzqvlUobwTA2RAGfF/4lQ2zADt85Do/sfk/2OKP
5EUb/3rh8NO4cfHAGCAfrlTdMjVVvJ1JW1mlQ/aZ2qYbWc7A5yR3jnmc3qSIKUo1fy2H46N5rj2z
UMFAa3agH5lBR8/xqz/idCVoKqUbalnvzNdTWfpXcOJG05ZvD0abABqHF008REVkcePS6Y1owZUw
uvvW8EWZWnmPivdbk9l2XtTYHbDJ74+QfMIKzcDad6c+9Uz/FvD2Ty0x0kAdPqag+h1vL082E5Ez
yejeqZ7oixHsYSrbtLwZAawO1sjiG4qmc7fJ9xGb860h71Z0KC57sTwbo/WFuZJD5qogmxV27C49
MAUFqktkq+zhbPz9JNjkNgSiJku808uQ7rLAYzk/HZqCMcYjsdx6gWgw+7u2JorXLytWieJacP0w
gCLAeA0qqFPeKMlTH/C3Whg0WAseH/C2302WchScjthQMtlgOv3I/+ICo3VM0lZLf7SuDLuJs/y4
7k4nsbcXJzHnpaVWiplNUNDX2bTSp+siZSB27coVuRbc0XyqJqy64lBucFC4aXKCKzENyqXgRHbM
YY5nZ6ELvyUwO9izfWNo0cEaOSQMN+nAklVVbWppxFkeY3ES05V5+mGUnwBIdpBfskw5rw/PSNv/
EvX/fwDuERyJTmingjqalyt4mwXJOVnvsUAGARBP9qnKWoGVUjjcOeTiLJyAhiz+sLpio73apWiQ
fthcLw2EQpCMg0f7So/p/CAQzQmBgw9xXXCCsZnsXSf/br0H56s4ElqNxDl5NvcDa7dNCan6ZO3v
Q1JxKzk2EdmtnIFyf/XAw8c2cbzyXpdKQlrSwr6kB8TLUG51foWqw3dCiqrYS5DM8LH+uF6ZH52/
C/r/godmYc45l9LJ4swIlRahYOdoKp1Yk1/YzJsk52JXa9KsrpNBxgD4TYqlK6cAQI0826xvt1AB
1cHQY5WbLYKkP51/fdNXM+2Z5IKz8GR+i5UAaPOnSkuwqwPT7GxIh863Eo//PrtGOYM7fGInotk4
KunSvTC9bF3Bvqq86MGyn08OkNFwyYFexLZJ9sTuz8YbaKztaKz3ZT1oas3vWP9bCfqjoLwVFyga
Vxrr4z+Bj0f4vS98VMQypQJhiLoBUBM57MCJfDSGQnDc0l2L0sWvBqZoTBanEK9y7H61+aXChiOI
UnByqudKIPma3n2Ld9e5/R1486TYNGnC1dG9fVcpKzzCdkdmOXYoBG6NmG3eJPP9fydRciBntYF5
TtfPKQITuGKMq1/puGLakjU/gdA+IgtcF7zqLoJ45kuIjI02ZQbm5KcZqo1doYDLVhCzLr8S/1KD
msKKUJa+1N/ARA0RQUNCEvMKzhv1KD2sZoyraa70Jmp+D1pW/HBiKiFWItTC2uAomFgdyMnl/MTL
4CVBQFz8KHpzjWhKFRg9DaQ54WABVrfHw3VE8fDAP5LX18t7ROg7DUcfbWvSgIItu1+pMpovTdGn
JNV5a3zPdyanh9w/01Nt3qr2ldqxWl9qsW/d18A2ozd9ZIiy8qQEiKZCrF2h2lVPchaFEQk2i8Fn
jacPRm/texBy8ci0tgBZ5HUUZ+71jy93qneuH3KJtccF7iM+mnWxd+gDzz0gUWPKC/32WfSkSWJi
6NcW8aixnK9ZF7dyuwVR2+E8CJpfFAq8b5sIuFIdLE7UHHBj9tuGdNy9sKHMlXEZuiad7QYcdcZh
tkgrZHiRUSV9CBivhKFcRadWmUMl2Hl3f0/24fqBkCoT1zSy1lVaszLrEM5Rp5LhYGqhSB4HPNv0
nBvOAK4jVqsv5gh6B6QQdWdP7dc9/n/AkH2zVKBBuHXPpW0bR8YgX/eWjgOJaQCOLGmlbB6ceHo2
SMvAWzUhMaTC0T86Znmr+PzVyYGDIKfvLetlELLSe4ibqlPIklpyQMssOzLLPUYRVZukyyOZODmF
doMbhQqpk083doSNircA5z7MeYtgsJgxj7hcnnAjwC55Zm70FSpyAISxShUAqaSU0qlyTnCuwwut
ISmzF7toAQWfi6MPJDozISk44PPU+oB69HWts0707DKyaJR6xC+zy3WofJh7N3fdh50Bx5nLZQyc
8IE2l0KYcJrr3xJ6ZSeXDiccFYuPUX1BcbLqLv3VygSFufqdTyvlj7QAUbgo2nBhTu9utE/j5/Dq
I2rCtoNzl3TwwMm3WUkzOLnioMchS6w45VOMhDpleVesJs7ZrgfFHD3qbQ54RDp9dW0uDdJf+YAr
tGOWQE31ImGZuDax9rgVxg1J24mZJe2zAvw4qVfIMOHOwlxwtZKhQX4rfnE5qYS6UDjcqIZn1fI3
eZIb1hN9YWinNSj6aaoeWNZ7hIeoWohFVnS8b9vyHuR6EhwpwQlzE6POlu+tgewA0Q1EU7pG0dwy
nHwIVpzdkBM0xhc8VGmug1bUS1QHo9U+ug5zKBXJZZ7Zcq+hq7cU8ty9SdR0yvGEKTHZ49DBRZmc
UExZRo0l6dtyPZJDCOyjMhgBEgwns0V/mvGDNksJqX9j1EW9NjvAb9lBlakqMNGQ6E+qaUHx/qON
6a2dM+DfEJP/SlOmzTfPIST0FYmxHMDRJD5dzZA8tNt9NjP5d7tD6N+/xXFATvEj+JP1gcbeBvPB
tDj+/+SvLZMU9iIIbGyGfLvj7lZ/S8ocNjqMDqClqMTul8dW+AdyRyLDay/ESjjOlZGUYI4P3NX+
13b488o2nyAT1pCTHernvJ6D9uJz8G0rrNM4wP6G7B5mQfr4jR60uuOiuFA4VrdGpbKqze1rzoxq
SERvxxC22q3QWPeLxl/4RZs6s0KOKYmb1xbzoH6USkEFARQIVy6DZJtQZ9NsHdZGEUoZVpHD8hk0
0rQjW1ZHgxV7fhcLpL652/BO99lonsy7uKeEf1XBiZ79xsSit4jJS3KsRJS2NieaWcJNW0ZtXHQB
4UeBCATBrDpfkqFc8I6xVSpuRmIXGdFN2IrX0OQ4XU4OTuo1jniz4s7idxZWFgDhmVsoENVqG8fx
Xxkz84bcisJpYvru87HRdEnt/Y7AoqIPNUZuCUvIGe5ZW/goWWhL6pQdULDnd+8RtSPbSb3gpMgK
u7fiisB8WTRzdQtreZq7zg52wEasbgVsb+Otoe74+8xPY92kf50vvvWhQWgutXy0TeEsZkmR/0jI
k+NLKN3Xp3v18L8F6x3XXnNABIAttFkIXkFjK6lBM/9W05oudMhPWoX8SlGFghzKK/eaE3gTkjeQ
sNOv5qpKDk7cnaq0SzOA1usl8c+/HlRRJx7OponYH1ZE4p7+VC/IqS2pY3KdbFb0GkZ6Mg2HV9Hd
UGwbcOPbmwbiptokSBLiQ+UIB4CbWjHiaFTRBS2gChrkE6LSdGrjoD/8rOU33chD3yqMKxOFV2hM
fYkxCGdtq2WEl3NVkn1BSjpDGJfsWwzoNgpJs/caLEVbcyDsXyqFFMDintcws8g9PpYPkQY89mYx
wtjuzl1i6LyVpqnELi3ouXwj7Nhs5AC7Dqth6iKHoq6+C9zDInKq3TmBRizV75La5aHlI/XHulFM
IBlkUHNEWJObwIplODLJf56iiyfCEuoCPbE8znZ/qTbt/jWBBkd9oxzqv/9VgA0njUeQOT7O3rND
8qpKSCrtokaYgZAv/qJJ3M3E0jSFsgguXuM7OfHfuaqTEpm2tK1z3q4yOBtzcOfoXH32NKg+xhe4
ONAsiukbFEygKpPaL84r6B8VRzFWdsQPZZiLEDPr2/X2WNCvaypFV6Wl4Ab6KRiSvq9NtSRTNthR
XVZouzqjCYZKufnT6Gj7ysArpwpoQ8uo155gvNNQYG5kVqjsypw49oLCocEjcDRHPJzWpTvkAGY2
tPjWLCDaK6YuxyOSYGaM97rGEghIDCJVfICh7LcKaXDjhdmG6sW2SIteZE3z8deViXBfYuT3VXZk
I8l5/WoZBJ2XEoB43UxAHe3efYV0puJTo04S+DfrTbhCb6Aq8I/H3ZRDsb0P7/gG/oGcNHqToi9L
Hc50wwM9HtP5cdO+3HmbX7N8N3jdn+55DpF/lrz2cfu5XqsBFUzKPhNpGvrqBqVxTx7hszLWiTu3
7mVrmLrPIYc14VdRPbELcpvifR/Xih1ue7H88iH55qHRv995IPgALYAJR5pYU69GyCBkpKIoa8+r
1IkBc7dJ3r82fJr0yLTku2UfUBuA1C9fHNeCoEwNMKQCdya4f61x+3wYHHEJaMinEwqxnTEdRD1c
PuIPCR/oVneWCyWMllGzWqiPuXd0l6ycju2Fo4XE+sI+8VzL5jrf0oiN3Eg8x9Mr3EZ/o8x6Yn4Z
HwrDNB71km6J4CRpN6WMG1JqrKJdGF++Kt/eP4g4NCfTkZwSxLvCZsuMmK0qJx4MTeHqaoSd8bAe
0IEa6b4BeAP+HbMXdP0FXKDn/07kPkGviFuCzW32CHtyrHjyUeVc2fkcj8jxM7FN9pd1oQ4x9VOQ
S74+LSZAGqtiMQgJCf5Yn3RzM8VgU/2x5U9cRFzQjATdrnl2x+9zF4bBS7rwxa/sodlQelBsRZ+g
3CdJq16Gk1KYBdpare8u3uU88GHQa8hImwCa+IbsyOUJeZdmYzlxVaDGC9hrJJHvsHUa5a1lHq8k
fEH4wbstKNC9fainWWGf/AblKuxVHSx0/HUBRm1cD9I+IKgtPwQk/Xx4i3bx9WfC2Wy2Sgtvwic1
rbAF0L1uF2wBSQ0BzVibU4jUgV6UCmPm4ussaNycUD3tccjniCvLLkPzyLuCfcNdmaOndGqLciE9
Bf1dvKjmWtsnXfLcKrjw9QyOtbtcfr3aEvrMGJrmVtJ60i6znUjidEdsvd+skn5FMgVnHb3wtsda
9WqrFzokJffYSYWMFO/KUapaOE/IXJqlPez2PO9KLWk+Oi6SpGoyU2T+JgAt8jI7kx2XwBtBGG4g
BDUbE2za6qlzQGzJV8luoi/l1BgppyfaxUPtko6Wg6DeSAoh1suI8lm1K1mEwIWPpHJusW4wBzQi
HMvqZuim3833DPbCF0afP2fkM8w1ujNSQyLVwJH/ARP0Xma9EL41t4+Alq5NQOJKkC3GovLo8yhP
HtIjnpLFoj+ryQPDOyDU9heg4USMMObXfB+14iEsgE7BomguCZgEug4g0MsTpOINeKoIfUt1Jb9k
3qjF8zNjfme/uxRDDh+lXSINioM9woIjLcQOxkf2XGv3llABmutajwPZM/g3/couPwbiovlYqaZ1
I5dX4NR4+ztUMlOjyH+o3r31YWU6fpNbQ6DlY0GgpKcjhcPA+8gPiNEfmkHcIxt/acJDZuuJ/75b
oRTuFHsdvt4L0HCyPrJD0bLYfdgSJOklnV6X/j3JnrvPouH6hvCBaPvxr878GTisIta5raAp7ooq
SQdPyLRcgsfEaZ8yowBPhg/E8EWrp/7b7+aKTzq0nSti4O6t3nv4sYYQ0yPyvaP5zj9Pp4egfWQS
+T7bLOd8uu1Z1r3zcaIQwJ/4VCxmhq/TQaL1s2aSDtYFF1GGpslfYxQSHtr/jv+sAov4aDYRuHXi
V664DziSf9wR4vxeesKPQLhXyPfctiXih0yZtzDAKrPSyHt32j54lfIJgiBobqIjtuL1DgK2zKRk
y/XOUz3Yiz9ErL0kXf1vIT+jcDrHHpOgahjHra9yxDFaVgYZEOKFrc5M4eTfHektvAaA3xZ8JnjZ
phKRdrNLGk2t7bF6vRRkXbfk2Hw50MLOSd6d8jNsbLQnk2mA9J+LU1TJGt9n3aS98k09aN0Y8aXC
NtCTYjOwmWqH5HRYP7jjM9BSi4QMdWtmJ5ruLeB/9QzMd4DlR+wac/E0UiVO67wYPth/QghxUhHe
cbU5mU7qd3ABinejnPEAJgyBRKJyuQebkd+MdsOVfvwfLjbMf77k7vLyOjnAcVxOLVDgOJN9s70M
t8XEEyfiNNJz0jIDwDVHI4/Ge1AHMy/yWUjhY2TrrRuiTyWU4/oY0JdeVMPOoKXM0ptl5Nx9WcXE
KMPxQlLLNY3LgAahEMhugDjksTcocdbcbLfLoi2uyRS5GEIncGrQT/Hhn9UkupjtH7lSJnGdJZ9R
q1yorGkoMoQGyoR67gRUvuUWh6ypo+jUYtZBr84rjgT42EW6eDMwDJoVpNVzkmz+GMWQeUXxi9kO
pztxB1EkJRS33pnm/SwZ7a1fxV4ocsFUjWmJpn3ia3R7zozzYP8RLTGYqvUfkZ8cNYnrgrjbDZkq
HK0Cl7wIzorh7IFh6anWRj/ByknNicQNX/b0LmHpLm/tYzZu5vzBX0xcI4fy9/mQiP9dSGwQKhNh
xYAbE6B51rEQTYl7OAZ/rDGF6vBuWLUVRr8WHIvuD+Yacdd4cU5kawEWpoIR/W0As65jxtUa7vaV
2HRr1axv+R1Rv+k9JTyFXkqN/dNbI+kKY+RunpGAUcQOtKbPpv8FxxSPJ0Rm8xJwkTuXaEZBe/KL
nkYDezHn1bGhUlcKBACtBGZDcw2iK7ndS0kChWYEr76+f8nP4FoFr9LvzR9WoawCMSiWkBeU/UOF
BirSeVW0oHNL9E/1zzZyex8RGgn90bOrTlIR5QGfq1/xQ7/G7BvBPSQkP1VwOToP+IZA2mvzJGf/
19Ns2A1EaKm9pEypJm/I7DdntaDv3/5DniF66aJbkDUxODl2ZQgBd7kp+l1FLyDZUz9UD0Gfv7LC
R5OzD4oZ2mzJeU8sOuporefMh6bO5eCptmZzcLjxyFijY+wpvMgXiVkINcF0XAYpNMMUf69eHrlr
wX3eez80g5FFOHLCcqhpjdqJhEBIRa1+qZwN2zyTuPNiZEyWMwzotOOCiWQV5xGc6OQFFcoauxUt
5v38mjTWQ3BcZsj0B8lRPp32ZCRhU2/+RdLTtjnc05s0JwlMsnKYkMwPxEE09rt9XUY457wlDbWR
9x/wtMGtJ1HdpNvc8hZuE9VPD9L5AegRiRi4Ps6M9g5xMGSjEnvr8nJ7gZJNy3EOewiO6Z0UsqB7
osnZ0mkgMViwXVATUNFA9Xaw6Y7C6ayhYbAD3FWwTNpCenj9lHKoyC9m9Ugab3qB1ja4aMWqq8Cr
1TKb0lTy54CqQOZ6x0MdR91srRs3dOPzfrPLlWqY3XRqpSQqzTaqGGVMyieaYmnLTKKATSVYBVZt
8Hc3tCWVoIGsjJcFefTNaEwO8ZFx+OQZuJXlrChIPcCsy/OJMoRFRH6wOlMIlUWmXLBpMT4Ghm5W
wPMtWMdc3WYanuYchbjRYbBNt+6rqU2uosNSy64cgCHaid7qFBFfw29TMUe80qHb4f3WwO+ISgVQ
eqv/YihkoAprgmKMwy1o3uefeZ7PuJLcOudhryFlgUFvp7w3x3VJFsebnFzZltYjzJPMAfDEgWAQ
XkVknfzShpGuXTxtS2AgGWt4MFeHrkhM8w//Hb4hXT96DDgMOSYsIumDiR4DiTTrCoWhp9Scon/M
d48DBALYEmxkEiTM02cZpjIoopMFXHGztZ0ylWkiIvoUMUyosmgMaMSRLnyulqjuAMxyCfhLjstL
9pQsoaMs2n1inLgdDp3Qnm1ZhsYJX1JYlKXiGCYmBtuz4Vd/ripQk4wtZza35kGAuVz6TCe8L+7b
kVlezOrbmTkqXIsN2tqN9vTLhm/pspI5R8U/lHpqNq1jiQtUDlWNmBWrhcZQihPL4CzfA8XO+k9S
GaEYp0WeJ73EbpwULSMfqoH+vprnfNsxlEWJp8sLAvsUK/XUFBbw1PmwFF/zuNLXS2G6UUtd6M63
sHcCt1srNF/K51NgJCRFTyNou2PztsaY1m6tZu6JbWopfsbQjnIEvC8zk+MVsiOwEEDUXSobPIDl
dVFDcSNvxLnjNTbVHF2vusUgskUs6RBSWFgoUDCRtlycI1zxE5K9CUC6q+OkXPtAYnvie++OHx5n
nZJREmiD752+qsIVHYrRZiVuCwCFMPIVXjFrSXD/o2qhu6n5+ideRGr69jOH5M/Tou4iEksyCRG3
hpPwjkuzliBBV2ocSNCr2lhE96RavsK6wK9r/HJ5IeS2FaazxABx1+ONgVJK8zahojUu1cobqLyQ
zS5JYwVnHZ7QU5tp9pt3PW+8QP3W31ixlIJE5SwtSKpmqyvj/doZetI7lL3QPVHuKkod4Yfy2aXp
sHtcPNxnSCXQ4CPhZfbYIk+KSpNysmZD8NCwEzrz/7xbpxSCyndUTbnQlFN0J9gJctYxN1AEmCVt
CSN1TnB1e8/EGcPOtVz5mTj9YRXPSTwzEg+wRBj1Ipi+0ESI4aCS793g3qZSuBhoD1lKlmrnTpGf
+8VtBQRRqJTGJX/Xlwd847bMHk2AibgZ/eqePMRnF622W9sLvRPZpMNuOPRHR4GJBuy8MF4aWArC
wdcMqcaWSdSFhrWaJLsLjMqzWryEKkQTkYMIwXtcKGiOhUfaOSuguxaDOmd7pcGODKomqJ2cStpe
KjhAju17dUDVAIlxcqOfvh1JPqWk8vnQUmbBuTKo3eZHZkCcj2W1How1bnJmL/wGYYwu4PjAzkrV
0SvuHObTaRpjY0cy/rs7bYOWBPUFudfTwNO/3XvV489ZaVGTv+stbZnuAj+9f8jhg1OWeGMEiLAk
3JLXXM5kwDvfeKfdl1jyOXOxhQIRFdMlreTW3qeQeXXtr8kzAIe2wK1SOutA1bnlMsc4XPxP7xaN
cBkFTrSqgEhvkJzMx/bK1r+OpHsISkgF9F8+NyWVDrUow4dO1sinAenreyJKf8f/nyxm2SBWJT2/
FZY1kzurS0GVdzRd0PfGY5qaOLxpQrlphIP0vlGZkhue2BjFlpG4mt6cDz3jbWucF4wnKo/WWTy+
Pr6oZhpjMTGYaiaMdoDnQYV+kKM/NZ9iFhqPxUCIP8hb450Cj0Wwp56znw4W8s4kD9R/cMAyt2mb
qV7o/Ye4y4ksJ8svhLjr2tnE+3W8qxiI3IrK1flUWxmPHiOSIIT/+RIuo2jDnOAMa6pDEIZ1T1km
FpTksTbqd5zayKHbmT6fmqKWNEUymUjmjDmMnQs/MIDtRRwBZnOqbFNqtDe2LHw8PeFxCaL8cHNB
6uoj8WQj2mH7QU5tM0kclp1f36AoVeyebj+nMWAt/AqdbHhsTEgRHxDHhzLe4Ly8uP3FRFpoxyhh
jj2vSoULFoLrEElOkQ5sDuCTfgBZWWdBnHDhdWiGQJcUAmoiS6indmuAv3N6lwi54PjOjA4pJOU8
OBs9YFJx0BeuaR/To/prS7KxHFfYNM8zanAzRpy07kYEsfPvj1ZKdV1YqYqbmJvdyIDNaHNztNzC
ybOn7zLvVLS1HRBOE7PS7datuSJYJna2BMovZUK9w8qCJVrMAmFQ2JCiPuUD97eBgPdYTRivS1ds
SwbT8t+hMgyiPue75BtDQy45d56Hzc0iXYwoBg+2TPXfY1ZvpVo9g+/Djrwa5HIiGjpxHvmhPvOi
Dls6VnG2/Kd8HfOB3cXUk3pxAhax+EXq0OOZljfeKxjP9bxon4eyN0X7Y8K75wA+Ywvn9IFTV4++
Z9m9UJEGdpS32igLq0yDkwvsEr3KF8DsCI0VHNNHwvJkUd/hODD4m+sG5+dsCanFkgK5OiTjURis
U9sxnm5BLgTvXwXmgsNy9+GEfTze1Nq/0MLSos6bTbM4t6Wsx3pzb1AtEZhZZLu9LeAg58r5zBwr
HM88g3M0jXdO/IXG4Eus8+01hA5uAa3rcFFaIbab8fEFZJTyFo36ajLOV868CuXW+8HREpx0mjA6
zaFqMbVIUlISKkAm8JVMDVB0zZO8bF5GjjQ9UPoPmXNpSc1tUAYp/P6jEQlWDoW+aOOjOniGLJ1l
kR7WPYd7e2+8pYv20/KCmMUUByU3kd4lPnf5TyR/aDAhWhOwaUj1AJdNrzg/j3pLkox/M5eDA46u
hQw7O2qidZej0D3w7p1lT4b6qr0OhAI7CM07sTNnt6A4n8GvghU+EA3tDYnedtPRqD/q+jcCyMqr
UnjUEcF21fwprYdSY3AhcSNpUqcv22W0GHTKTXqPVyijzmmRMpXz4/oLRIsL61cIKRofAS0XbHDS
jTZs+MQCMGyCVTNxth8Uuwhpf/vUqzuXHXH06q/LICs09YXOylHDu5880Av+FXeXayTCRZKV5Egb
1wrS7KdkhR1Mar4uKVQ0AGAJMhtTT8LjS4ofCDjGbUwOu32D30mCq1anfQqhtrNkdi0wk7u8+rK7
gw+3UZixGg1vaoJHx/UqFVX3SSYxynVAAVg8YeqyiQwz4CgLQraqqvhdzjrU4Sgbj2b43UJ4+l60
5V+ZYP/78uTllurE1DZ8k/uwGsbVzstN+7FQVUg/lDxlXtj6qHc5fkLP5x5UVww+INyHzdCO1NFY
B38AHrkwc5K9fKt6cgq9ASj8FjDuReltevgtUxcAGpS3RNDFfQBquGM0Y6R+UBB7XVsgXUNuahvR
bffE/vLvvNetFBZAEyCFM/Y252BlnmIgOeEnMsNy31Ob6ciMwEKFForyx3rmrAL3IRZieru3oYFH
K433m38ykjHEXLedqupfksztSuiHbXRx3Tt7otQpNSHvviP9RZ2+A/1Wpxti9x7uN5vo2AXbv3R4
7JtXGdPfRiZgoxcHhvzXSG6Jzn3FUxGLWp3mECZsyJZg9iq+UeiKNwmuBCL0hf6vYsPf7fHp4FYF
3C3jLbkiSALqiI6DeU8a4m1ChGoHH8bh6L7ITBWDp5iQTqgw6SeVWhjpd7DHKFAoi5zwl+UdycXH
O+nyNB28yd6teDPBKMQYfqfPby2sryhbYP6NxW5cIRwtHxrIODS4AVti1CKz9xPJ0ys9dFmURdkk
zUPIAwV7wOtlmjl09VS2/s/KgNYUh0EZzAclZsLq8NOOHmqiLVHx5WZDzzBDbiU5Mtr9c6EgeIa+
UpZcBq67BlN8M7NJ6N1Ne8DuR7wAB2WtD73mWg99MCdtxQYhbo6hOvhBXMHUpxOF0ueLV9BPMOi5
s2j9gkM3Qrp9OjiABsbzAURwmZt0Ad3Y2YoYJmS/BOo7Os1UX3zGBke/g7e0U+JD/cTD5FpDgbZo
2weMugyo7xCXZxvSGlYx9tykS7Y7wkRQIOMpvwqx/2nB92wP0cS/0wyyjhV/XxMHSUvYrFctYyPG
zjQ8ETz9wKDugghz5s+HzmGL+qBmoLZ66vJeJyO9lFShxt/Nybne19NOi8wIG3PZfyKSI9aOMdLK
1ziSmNTHGfC/ShcXUKUTSavPZsKwybwypuAMU9pQ+iLXz7JTKJ17lxSS+3eEaFWWbbrJnk3kSghw
9Yev3i+ZDwy5kEumdIjq0cbUW6tgEVSFC8PNh8UxGTS1xa+UP71VbC7DDidxuVCksrSd/zGIzDyl
bgGomgLjHQmSpC2OyAZ33hgxaJXw6hCi3wxi0vLKkBTpiT3PXq7zQzlk2/ZvNUoLLkozdzYGNm6b
u0wmjdNieqC4I0V1gvGtR2mZ2TBCst0GgnkFTHALnj2OiLemmPqFfPYPBQZG6OPP/CkF9HatVZC4
mLQ26IoWNpZQchy+cKqzYZfMAjKXJdGqsKaWDAvfNTRSwalJzJaPZoQJCNj2mGkuchDWQ6PMa8Dq
8tGkS4e/vs0Svl2dRp/wgh36oH1xCeHVT43XEL7yOJ86d5uHquprrmzvW4EGGFnBqZmSCUukMA9L
21MBey3PITOWp73L5okSXackFSiRC/NTHdqaMWemXDqNWV+0WPB0OZcvpfEywF+ysF5mUvLxO3YT
yT5r0jAQhlGDt7hfstXOWeIxro3pN8Q0pPngYHlLsRkfEqgGH9n6wB4bxbEVDu4c0mdIZlS1YFyL
0hbNQiXhOH5dxeOnGg4NdA+exLK+37qcahBnBo7bCcSg+J/ixh2lg8nhIGF+EzCOmWL7KUtcgNOu
JHpYF/FOhUer59E5eTHLgYcCuI7Q9L7a3WiNGpYtWFYnwmwrbuxBl+6dzpF8sEkz4lf1e4hBrM3R
auIlyok9dcx96jvrVvlUj0bbnHSyy7zd9ykfWDU5tmZgTr2E0wXzqmPNeYhMAvfiwwLrqti25FTs
6+wtLysQyZyXzIBO1dF6bKyL6SyjojMUhBDQXfjnhKedjdOjjKMllur8s4UIXMci6h8xetoZM0rk
CteodreP9I1C1M/m/sJ3jYldzogB6lu5CyEnjsOZ6PtBwjqyb84ZwU1X2sXJZb5lgqRxPCa8aYzm
CeFk3jQcN8foMXru41M71HmzLUArE2PvHuvszGFHIORdkzq2Cu0fRSWxVeUciLUuOVZF2X2kf4+8
CwHWMD1kl3duVBdMgSmpCbECHIiUSbCHUztrtXxAZFSBR08FoSCZn6GDaUzTe0Fmi3bummFJWGS1
Ql1Nf4XWPVI0lhuFUavuKShjRAlQZxg+ksXDiQMcQ4TdzNOJRGT2oMy/McA5B7jAeAppq4ZN6Spi
PG9Hn3uIJO+WHc5OMaSPr3vzZtP/7LNzCy5fGlSed8jx9IF/tvF0b37qFqSD+Gamx735qpl2+1EE
CNghnHkE+janqGbq3Yf7gZMdJX6MQoEwJln4ThMC3NhHfECfDhvj20W25mmzQofMhjTTeob47ahm
EFMAZlb0vxfOli0dt+FtYgUyYuYRlZELFE7SoJz6BRSM8mvlNHYAvQHi/s/lEEBqsrlbuV3ebp8b
TIxUhYe4Hd1G5pRKaFPt9wNjyawIm4GDrKR2EiNb323YkZqH1VXfTCABCEFMdEIq7+/MBrC0W77B
o0dHPRhl+KWv8vvLhykKYcw3OCU+HUPWyBbZfU/YgIvplFTBN+BP1F3bohjrQui0lfXj4P2rcVkr
4CSrgXCwkXHzhkG+qdXVtKqL2w2qQuhXi4GuWeUIZFypj9G5nLP3cwguZyGzUT2lPRx/r57N/wsk
xCW3KRPEE2B2r03kD5DLRdClVX4H/QuGli34Ol/jTxwN1qcr+4ayOakmXNs/pCcg0KjCFTXFGKZF
QMJr9G7qnvBixlVxBV0XtfYbA+/FMc54q5jHrGcVnmzXuuaKR5B2j2Q2jUXKsBHujbZVhnFj7w1C
cXh4cEywmVR/j4HELC6mdh9Em09DTs1zGvWjsVVkZr64Q02dyPVNBdHinYhQFTWX/cmaQR9xDpvY
PCos0Go38mmgtVeV28EtODAN5IBCYUV+eWfyjcFM7ttcbI4K6g4FuSh5q7C/8phX/GEjPPVXeEYs
H+gN8TQrBTf1RkvrE08Zt7mPmH9ueAhlbYlx8w2IUL6MyQFaboP2/znwJ+3Bx00eCMy67KWLeXOg
DBQBfoW11DK02I/XCuZm6r+8X5mAYHyK0ef/YEM5fxXCxfILYAVbQd3Hcv5+DX3KHU66iMYB1oI9
O0MOPlt+Qytt5N4VtYg45StmSEcygWyPSDzpxMPnBGvZuNQY9AcOhlIPwegR3QU2cy5k5IeMrNrg
HEi98TJQ4xBb11kMRLt2a+8sYSHlktu/E2RbfoQgL0URX9t1qY26mECM16wU+QWGsi0/EQnRD4go
T9NZdy1AaTnVhp52b1GbsRqEKD4Up/3+I+87EF+K5hnfB3AUrOK+B3b6YAp8STe5l62zl6AWT5Pj
gL8RXWqETptgK0e3SJp2CrdyJE9RGU7vi1akhfUa3RtUvXKu8/XD1BIqoNbVGBPcbcFRnaH7hkHP
IkzF6jiQFQ5r3FtUQQ3S+cYvetwWL8lJtAP8CExchy4JqwDHxv2+l1vairTAaQUYmlvNsiAEQS9X
7HbwWyebiQihPbWP7ohM7kbmqILI1fWbNZ47LZaLZLI0b4VLdJnyGQEXNlugfYOuF1kFHqDusAiN
3TMku8iUE52GXikms5a/oVfzkMBxHnSnUIda+kYTHPN8B510YLVH+jJ1kiR1d9nHmZ3nwq3bwCBD
1a/sv8eLft38CtBC9wM6RqQFcnxroxSUMVO/4eJ/DDIZO15PYp8ZmoNYsWK4vFPlgFtummOxZZey
iFYmgIppVXFMk0KgMti0cVH7gmhUHWQVrt175kV9HHWpmfNeeM3DNmMUvGwZ4Xy6hbk/op44st8d
2dOFXMWUs8ibJk21p2Ug2/GbKcmLGY7TDJ0gjaGQCxbe4v5MoBhsBKo5oZiHNfamX/gyahb8g11v
njqJsRp6BmuQ2DNFqmR9JjFyVSayi5gl6FAxVveg5ZOJ+VhlgZ5sEpcU1Di46V4c7M1fGK7NRVSA
QyMwdLuA1QCzlXnyiXdTwvRsysMRYYTz+0JsvXQZRVvi/q8+REAsoGaCyyYT1PBtzikHmTA9acu8
IksSl1ySedNjS8q08y7D6175c4EoPAYarZ4joB5lBnee0qcTG9l4aDlEFbpJJUofGzy3Ym9E7qlk
nl7ku+lXUUjvZM4b6PXdu4BYPCn40Uxb6DnK2Tkc+HHeRST4RLwwgSOaUY6IX+fKm4ls3EaKTOpC
+TtHf+gHwK6kDWSOip7/KQDItN1gf81SmOE5YI2bTPpp0ZTDmNlRM2qAyQYjFrYEIPCgTB2KdVr0
Hzq6pfjr4uLLVPBXJDRs/bi79gcsRLyiwE6DvO/8IbUqd43EnG07czE1BIOlqqVCnnegHHDGjRxB
FE/gSaLmOCWYt8T4Rzsyc8MLAIqQmr5wxaNW5ZnThnahCV2YhtCzZIC1PbrzBinfzkSkqsHLWwTV
IK3utFMFcmxD1STuwG6MzgSp8uSsSgbgZXRCE2jmErxopeJ2MuhxNAkUNTdvo8uaIF0hxGf6oFrm
W+pNYvU4hzexqScsx+TRNTjYoVDQIZzc1SyTqGx5mt53VM2Bj+frWXP5jOiKlcEvTQovyCdMaZpE
rRayQGTEffby33TcfG0Id90sG++cZKYfA9DlsBvMAG/bPwLkjgBsLekEOij+/gdCFfuhLzrwZ4ts
M9LBz9ETVCrrw5Da2ZfK1//Wts1LTFpcQqpBvgY9vLdiRl9120OeETXZq0zqjvPBqBgDNiWzWh0U
CYNiNxd1QyspnJR+dVt5j7moxCQPHRGHT6O5eic2JW6sAR6gC1B3mcb3E5mO4BhowEvGlKytDZNf
U8Y+5BYuuMXPZUojdlNS2p2JgyZv8VROzzDWutWO0ZPpeTU3rv/1Zrn/lpQQu8iXUY7bC+2VtiH+
q0dHXUlsoQp23u/1VLap+nIdWUSEOyOzx261ipmHR9U9bnpaxH2W3gNDNL05eNqO/A5oU8KaBK2I
5jnrmLRxAH0iR3gFMZ6B+5rRviAL/y8x1giGF+XZ5iTmHVDMr83JGwRGhS4mGt9eQwVnsAJg2gt+
BqmFkdesD+9TOoC7vynRpxMLQ1FdhVrnJNcmfx5jJ+j9v43l8YMWj0fD8StiyGmCNaQk9jFZIgUP
mRnn8gL7/H4kCxXNsq1jFRg8XbXrKmNMgv5YD9sxFdKfU3j6qYWa6eFEwGKxcoD0br95cTabu2sl
MQL7aFJx29ijm/uPzBQCGzO7N2+6tHul+MSaZT3huLVCBxRNRVUJiUUSvz/UODTiT0gUr+VwYs2x
byiZ5lhiWlIpMxZ8W0EU08qajIg3NeX6p3KVxNUyoM2HEv44hvc37IQTgOOyYL18w8P1TLCMGACa
pgyWIzsQj8/MmzwQG+SkqGd86WMbHrhWdrW27aK2LE2wZVdXqV3yTfecfdgkplI78MLQhWCxl6h4
rKpHGiK3GuOcFh8y191l8DyQipra1zGe1bZp2PYP8HSxPEJPYT0EyNWPo5xNn0qqB7cgRfD4+AzU
sjtQXBcc+0g+q1j2gAs2mlLMWm0H0LoMJVis9k7p2pfUMMUEB0dnNmTQXJsyBHIksF1/VFmBHIaT
y6aFEPqaHzmmMkGJLNtK0SoSyie1SJq29H52hQK6MwP5X9ECDbrKJVi3ipU++ILfJdo1rR8wneNC
VlY1CEio/0YzVDAxh/eeHVeR0s+/nMHxbAbeWIaggFlMSGMq8fy/2uBPOXzhShyTNdIrRVd9xZ5R
6oIbCFZ3ZNTq+s9BBXbPEpiSaiNJioZ4AdCmr1riNKoZRXyParfk76YS0oPJoFfW0X9G4R/uWlLq
p55DJlPaQ3Ai9ERY8F9A/QiVaGc+dN/nMmAnzuSatrKdOTLEhSx3TA0tWqTtyjPVx1JPKSZ73rZC
w4rz9fmZiPV8KjdOp5ruI+DAz+klCECHtKOzfDEwhRTs29JN+svyG/jcsh4HR7nx6aDHwiim/Bem
vVfbXpQ+3+JaFJ9yCnU2sAy7jUIxHa6eK3pffupokxR+XS4dPMc5wK/twaD1F7ElUlpeuXj9b21a
jmtd89VzlYjyrGZkNLEDpnyLDFC/2jaLNrtK1ol+tYqDGtKnCPVQaqLhOISN5+g+kK7wAbztTCvp
q0GrTnD41277bbFd3kyd23sWcJvpxBjXIYPzAj54gQfky5NYadaXOSPITbdaWYJRF3XAL6Syn8zm
qe3L7gagWZF/RC6gFBHwa4sC9j3JLvop3wBtDePf2noqYYWKGRi5vNzZQZ6HLQMeY0/DrUY+EybX
mmS9QQdq08gxIuRV9FzmVJ98QF2gpnCBm+6fFYX6Kyul130ynggMeH32oUEo3Rki9n3a5ALsmLLS
eWNOfIX9OVduLgoMiERGrGDzu9sLMGv8l2gIwmN+v/5mGWkjCQ4rGgak32CWblks9v0ZH6QCWNXC
HjtiaDl5ihwsyId72UxvcH93J0c/+/Vot/WL8wMviG8tHmxZmtF6h9T3QUsYmM4Aa/yIGDFboMUv
rZlgb2qqIGklB4Zw89hzNsVjI5hitV3Sk/kx80wy6cKnNWKELky3ub/HAQqBDiRCQO5iUWhs+z/w
j0e1Y9SvHlBBYLx8WfFds7NgNq+i/ohGqBM3LWKhicB9oAIO2RopQIkT2b4V9dToHb/vrM9/X5gw
D8oEsTuGdzUYw3DdF0Qbq9aXv6ZkKdW/rx7ODmOhZv9o8Kj3ASO0I76yafuAMv4UVFm6KWWVnagu
VigN3Oe6ps7SpN+RyR1CmwEZIGfAl0DTEKLKPghash340EiIeBO9fL1sAwI9Ut+U8deg/gZBU2nt
82onMRSsewl1AkLcdp9TTd2wa2HABiHky6uGGr9juaML7uL83Nj/zqSUvno6K36Ety8DJOJ3HIWZ
bVBupzVtPa046hPGz8nlzcOtPgetlhiL/Z6JSjFj7reZqa5qzpvkbkBCrZ4NsvooQdw6NAclvQC3
okLGi3JTTM8WEhjikm82TXkPpDq+TjW6U5lasOb+uhJcCfIPm562tXFS46Tg3nhC4ZPfBKs41ZsC
0hdM9WCFQcJ4vHZdtzQHBNwtU5CdYAKAgSjqyfkurSJnLpDR4T/9TIql//6etmzCgASrjSTqsAvM
MlatGjKrAO8Zw24uQ5FMDlMF7Z2+PVvl/wbqKG2pmg1v8JnwSXa3aQriJfm3r3k0QF38a00E+Gh3
1+Wm7PaeMClalcg/ALx+W+dY6mZg7dnTzGuUdTIAZQIDNspD8ieEfFsl/XLU/0LFI9rWjbyhZRFr
+lS3OdXF1msHMUUeyMHiYL+zbLZFLFcf3g/3IQM3cjQEW1xk6Rj4CYA9UfSO/KfGB820GhJ5x8mo
y4u8BNgu9VMBrXN8lpci4oevDWJVT1IuC4fF5V47RvH0sBGa/1SS+2BhkFiMWgijtZ9F7nfh+yiM
kc9bbQt1NIeO4d81T/mlaTMH22Dc912aKExkrZ6APQI/xDPDE4y9G2/rhFRG7wOLaSQ1w6S7DZqv
mP0zNWWpyyKFv2JGiR3Jryu5IN9tOZT33p/PEgWwSywC3wou9o/9C8k/qc1PlBGKRdpQxBR4a+2j
5Filsqvv0h0ymHJYxUe3WNSRssZrKvfJ+M40uXnGpm4GiaMe0J+JGAF6K/F1hy1AKwTfuhuqWvL2
/YxWpwf5D4gPn4SVgCSqHkYCn3cE2+OuqG+fMspCXqYT7B4mwtW9IZ2DU5VJhTHxv9bSqCoLQs2e
9aeBrVDxI/ZIwYAhDwxNbriB05ubXW3hWVAjNgZoaiqBh1nxx8XLcU87Z/xkmyaAE3JoaTixpxE5
aF/r8F2ou7EAjVw7WkBXpKhFd5wG+iKR3zFrKqHvIMwucTRD/X8FWfKvEJA511WrZXMHrsQqpHdU
R5hYh0vpfeN+hnqjLmz0J8Q63wyvs0/fpu5cas5Mki0ftW2mAJrbLO6jlwlQT43KttwOcTbLZt1z
c9bRP0bFyHcW2hxVk3nmr0kuDqfusRF2BPzMGkhBkO3NP9uoB0EoDxU4w+ckrYypu1gKkLm8sAU8
8zQdLFn15lz/fibZdTDFpJ6lyGzap4KYQ8O+0+LdbkqSUBuDQBpdL0JOl5PzkUt2PrS6UOTQhD0Z
U5YRgXt4RepVH0a7RYbWf7YMV7VsHlstuqNCX2/m2IuVNgleZ9yMv8GSqNlSku1Vc1KywzeRS9o5
daCrv4BOJlgnoh3l2gC9W1rN2Y851SJOAG4B6e8Ilre77FWrhoid7q3QCeElDYLM5T0Xi40ii6am
zB0eOJz/mAz5T2FPYf5rzlZNH7W8ZGxsAK0whtzrLTQQUMvV2T+Iw1wtj5SHjiKHw8dAT8JIFkyO
Mh6ikmch/zD7uXfRdYM1aecbQkoLsAWavokbFJcUS896eJ4GSheZkiDY6+EAcFyc2zvbO+kzsw5O
Vm3QyMiwPv5gleWBdxdxeti4Bwa5fYwYAVrBXAgZMPay3AR6gsxb5l0Rpwcg86kGz44aOpLO6ITC
djaxPZEtyPyNoRVVpRo6gy2WHUR7WTQEDOlCk1Excl8V8NDFMh/GnGexap5/q3xNo2zl0Cs5mjaU
GHvMflhownN+3SrFmDgEMqQKAH5yy2scjWieF6GmdqwhkaORL9vMUET4wyAgUV5U0x7rBdXi/JoC
ZxqQN+p5UDIWdQ4sOObbK/HtXUeAK9csg54aSmGufe+AoRG9swM2REoEU4sQWbayCuL222M7rsJZ
6pk5CGu1s0mvlxQ3/+kFXKUxoGle4d4c4CHMsTgTOlOGqkQi5m3Km1eLigdP0ixCSI5dR/YCS8Wm
+F87n0Xv6Fdy0aN5N3rnaq/B7FtrFSzBzoqPwea1gQzzoY8gvGaMUyN9yOxigsdxxXY4b7bV5JL0
1JOGTVi1eQAY47j0VAm/JhMcxl83u1aduAIAMmEV76076pDANO9FLFAoGD0UyDX+NW26vfSHnjqD
9ruQAhixgSBw/scUFn4uFY+Au82fRNT7UkLFTrowWzSlFquWc7/Ggge4Jp6+CnN4AvYupN+9i2eV
PYRJHxWwY4aXTnere9diYEf4hIiliUI5UYi2ImwevlVLqqh8h9EAifmzoG0GmsL0KJivYEGawZW4
610o+ho2OjIgXcV2U+9GWGtHmRqQ6Zn3kNfTHwarmQTylNDd2mzr4g2oj0TGsIy/bZRnhmNKQaZV
qTyr5hMa+omHmtesUY1CWEAs1g/HGa2B3YXGgvk1E87eTz3+Uia/TWm5c4ay4LFLW3dEBkGF0EzB
eanRztlFZngHY4K8vXVG/k0m4zKQv21+vm8heePO2MYeYuOgBs8kDEKcAjKpzIuHVsmsHuqcQjFR
ar88wZ+S4iHxKIJIhtQpIYrv6Mi7jeeBwgTuxiTb2f9xFaj4CiuFacb8/QuQ2uMPeJUVsX8+y4ed
Nyl4Xw28vR19DSsLOZYWlBS2qDOJkrBuh6qi5fo04LzjUVlilQ/kyiabeFyjSat6rCcUTZ9s2IPF
PkZbk0TpDmeM0Kalrdsw3RoFMQvuV+CKU1HW6Fap3tqNCKKQy+3SeU+kA+b1WDn6VjuqnuI1WJTe
krLZLKBc33dWCFFlt4gcqAMTEdaZDr1O4ApYXrU1Mr64fs+THvWSlbHrQ/JiWIofVPnwWvH4J4mD
sKiSkyxN7s7PJC5hOCPdIkZFs7Y8mfbEQ8naB4/GQcACkYXWXE4TmKtF19Avk1CeCk5WG8/bL22F
bRmyvmCYe6bYWnUQN6qx9Lyn+wPCZoO7wiB+EL4jWwbAWtOkGmYGIliN2QbtkzDQW7d5K6vXETmM
8WX7y4gg/T89xkBCLCdw9wEZFw55d24SPC11c5SVXRuZMBhHugZ/NQnGawgYqnYu9UPP0gEZnmmH
ZMLe4sJ8RHAFzEEBBOtWKqLWBLtq5KLyfp22evPpfmzsZVI1h5j/IECULIZZIpjFGEAcEZqfjXG0
Rh8iQ6MXFIdMqLbmf/WqyFNg+ms4nwTyrl1+pz9TZKioXKbdZirziO4E8I/aLXt4o77U+dUrgJ4/
cg9oaPN2VIhPfZ4k1Ec7gA534Xb6Zd9dx8ca56JZS7vzvL14er8eIxThB5/KLfmQ3doqiWmyiwya
q11bY17X1VYRDHdGyRLZ0wmVP0/07mIDMHYmGZ+C0gNDjR/ft2b1GuZITTPsHgXRPm57pzG0b6vP
hfPySBQKiuiWMbGp8/WU3lPRpi0Wo4Ftc1a96dxfjnx2vscYTMk8o8v1Hi34NqQjK35an2JlEeql
OXtQX23WLBpbJ99clceZXyEhPZD6oL5kXEdjJmjLI7JC447MqCakwXpJYdasZ8UY+LKou5CHQuyW
CVXOKfNbkLV9Fby0PzQFfoQ+0CilVKYHqfCftrlacLfQ2CIzGqMC96RF09IXSR2wvfI1bofuxKPr
SASW0rK2khrVPlm/TkCc+IMRrUQrsU3szKv4lzjM5hkwrteHCFo9tgcwfBDfLzfEpczngnWTx911
jUgKn7jeqUnmE/N3R7r5yX0QHi4M7sjwq4lyRaAduf/pRf7IUqPJM8bRt4hwWTGgUmGGY4OfwTR0
BJJr9eYTgXsqTM2JQMdCpckph8jDQBuDwiOiwuy+XyjizNBDSN+bx4PXVkHkAzMjdc+Ew6uHKjLJ
zMQU8Ag8gxbWnb7EBp4FmP1+OuIe7EJciEcGBw11naUPP9mYkQD+Z+VA6r93d/u/DqNck8eht5Qo
aim9j37UC7lYA6cgR4wc/U+jIlbn33YpTES2wGl9RVVDV3Flqcz4xyG5cPQIHSuVQYqnBJ6lB8S1
XMANmHh8nxwanCVPi6TLpF7mASGe4mYTv37yqnfQqM63OjvE9csefvTuri5PKwlGXe9XooPBLH7n
gZTgaMF4t8lMM33UkVDepPS1WtzD9xPps8efyR/9Gpqlsf5lgs/uIKTac4JSOv34nP9YrLxetdk6
7RbyJIh0zYTwgt1N1yx2ATbuF4GrzYQYTLcq/PKYW9BI31/nXUhnweokP+n/alHvr/KM7P7d67G6
1IGN4U9WIaK0he+n4qnu0vmy5ckhuGg+QPexhDwJBjozvt1xuOhx45yCuBhzyHSNNcpYapM04jyY
ll1/VHJA9L36Pf1oyvPxDBfNNJY/bcol17P0ozFR9W/8FUZBAFLXtubBgmHsjFFa0GdBqJg6VQeT
OatqM4E/1+o4Cd50x3Qdintfvx4Wrkb6npxYNmpRTcGV3vgrlaahe8jEslbeRIn02bV0LpdfRMCJ
YrAZlKMNh9BLpcptwZ3BQHp0xRZWFrdO5DdPk3/oLSIwwH0od0qv1cmtnSeL72uwFtMK+SsppB4x
PPPePXJwAS0lu46hUQusR1VEPHZhHXfI/0FtNkeFciGNoJMGdKfNnMLvKuWfN7XjthVloxmxgXun
L/qL29Q8jB0kStnLg3jwGEONybDKZFIInwAbr2DKkl6I5zhhpJywGmqEU73d1KmBcskFZIA49uIy
IuIVo0Vp8xQfqE6xzcu4YxkHKhhUDG/+r9yzTPBEp0fb4Zx6ygh2xBoPE9YvAIQsm7YfQcZ+kmDi
Ow8+sqWT5Z4ZAwl5C7393kJ8V/xQvhgq+2OOLLWZkmuHCr+bzXXIdNurTkORhtVIP+zqUibttQ24
x1nTyZ8nj3Ruc2kVxBm6Q1lNj5tOoO5hfosseiy7A0BWvXc2BvJ12HcewZjW9OPmsa2TZXN+Doj0
JA/Sv+EvZm4OLp4ASYHv5pagpwnfYoYdTCJJb5eUCBtbzKU5JBsUIszN3SDRvnGN1yxahElrek6w
QaFFgSRHfF6E1xD1a9D5d/TwitIqMid3hd+QA0ix+CG+ruxx3g8AYaPcgE4lvywxhf+2Z2VJhs3g
DdfDTu8sLeyhf5BIKbTikc7n8ekbYiah8sCxA+HeXIAQNnBFXdaHe+bmtboGQv5sPUJ/7GPe+l29
4bY1O5MOMyo1yaJWAayBqt8iy5QShTiknG1+/CrZBPZr+2jVr2+RS5lji/T/kqA5bFjLOiCBH6a4
Hna4d/tk0No4jiwAgNnuK/Z2zGU7aqIhaKNcxLZ79uVSvyBTiXFMgZ2yBa9MelOePkgFTHUsiDGZ
yq6RUGwxy74ly7um/lhgVRomkwIETq4X8JVkQSxAqQNOtSv+4ckku3CQWzwMP2DXMn8Y0GBhS2rC
3FOESU0AfB0SkBms0egBwraqebkAuek9Vt5qLjlc3eCUdLMsv8lGtpaaXLprYzEU2xQpHjPHh3LZ
AmXTsRBYBsVQ5Eapq5rJ/k31XfOfAkMVmbgqF4HKYI4AhadFNHSTYKeUazhx4TpiBpjxomrj/Nyv
f9K8pFbNZNUB4S699eRNZcaSO3ANnzbjEYE4hYPd6dM8fLv0WR33bCfcv36rIUlmJdPmnNghkAFg
OzxrYMJDfK/TTXrFzXijox474D99Bbe0txR3vtIzqEnSspuOnwGyb7u7rpgiMk8qJSso7qgxQcxw
GlSw3NgEGKMHZ5MdFt3LEeQblh7uSpVqugFY8j0OqCVe+KU2yvtpjSXIXhyZAC7xIBQtO9/1ELG0
8u1tNhihCx/VbVPwdgkchO94tr9LNEAdMFEudja1mimbxngpwTULSmS0UllqKKsTOnhpZ9jQLtxZ
b8T/vAORg39ieKUvcOjM2HUfRhJdZVCwa3UEVGpq2wft7xDDG5f7UajNHzaXe6ycVXgxyetHl4YU
Ee5FqFRs77Yw/TlGCPdhN61ro+zr5GKfi2eB09bQG9ZKXGS5I4a9RbW4TNti5jqgAT07ePqafHCo
ZfFpdoJI83DDYSuEkOw+/yYYHqjRClQyYWKqZsFpbzhC2UyLE/OdvjbWTMlZ9j+Xe27TKJ1tchEO
cSJUuSSvr3zJ0LNmfef6p+L4uCu4+5NOyZwLy56A9N21uXs4qiB4F5/0u0LebzaRkr0ytUJed4GN
hFgnyLUUiFef7RtdXS3f3shKWRG/z4qPan0w9g0o+xMc1cn5bObnrM/UEOoJf1xl98lO7pQ/nIwZ
nO9QD1hew+ONjCjCYRBpYcDk+1J8Jf5SpW5v1P5cznpZYalngMQBHsCzXN+I/v4Yonp69w99Q4b5
N9lBtlxpmi8QPvMNUqThEhGxfcsvdP5qqEs/fwshb8PyeoBN5ZWVxokG/3aFkh9lUwuYr2huBTbH
LyVdwQGEXyXuHEGE4PzNpIBXLDwOLcAYC+pMDTstUYehc96Qo2qn7lsVwKTY9cQc6JFZ2qDVtx2p
48b0u00PPK4ubZIcbwyv5HhQNI5qCkX+wqWtrCMD56EonvQdBgV0vbEx4ydZ6xXNrdoC+SzyrQ0P
9eeiBWkIm6/FbPY9nKCAFqEHok8hhN3sMMlHqjl6MWJt+gZELv551ML9Xo0E0r+hCr+IoOGRbFVm
kXL76O18ChDzGybtB3Wi5d7V43JLbHs9c5bo1562JDcwAPUc5XD6kKsQ7Jud+GvDjHAh7MhHdZFw
QBwEuzGnVEbVGmu+V3qO5RwkN3aJgoiPLSRh2HXEoSfYuUBSB6SFJ2iKXmy9YaEsOMKbxpp4v3Nq
ThMf6eZHknYe1wrv/Ma1iqQzEdTvFQV0j4crkPjASSoc+eZcS4NEt7Lv6F+wc5nbiYDSoo3QAXZ7
VIHfTsO7SeWqLKSyYQeutXw4SdvZ0OmjSblXk24JUseEgdAIBGu0dXjCF0E3SxXEMl0r3JfjeVrw
vlsB8tKZlOnSHVaw0yNYl9pH4cygB5SZlHoGb/4ywEMMOjezejl39BwSC9bKBdAvKttoGQUeVw98
AokVm1ncxKSl77mDX6f+HwoqA25yx/j4vDyaBr/LjE45/4F/PA9JzBRR8v9kTnyzQAD3hU+Fh8O4
8jUmXFNfS2eXiCp2I+1dTatArqhMKOudbF+dQ/fOCJBiZP/pFSjjdmNABpGPQvtFWOtR448bd/gN
xz2G6gXkZqRkx6ADryIuMQ7zyYkV0ptdbYlBF/6WSxvaQk9Q6sGziemfxUqzEviEiXy35lcDrwgZ
FFPU14YiMzxCGUACkETs4j9VhBLeNLeOCYokTvvvHlWdP2d2XyDMdypUvl7SQ0W82frUjpktQvyj
pieNDId7O2iOkGBlt1xrW8CCyGXrq6S8+nySma6/mbidASGQaoZls0Jm9Znh9w3W+0C6whx3ZGo1
kCCBJWNJVHf6ovMqD4pbv2mQtThJLCT+VBt9VzEHK8vaBm7mluC4OLA8IZbg49CKNYeMsWXCHJ9U
kmdJnvja9dCPqJqSQyFnklwg+EhmOMoPaRKC6XfRxq6AfCSvp2tSS2GXIM3jI12w5eqGFIWTE+kC
T91fiojW1UdP2Nf4GqlcH9HvtChjXdDJh5UJhthHjtdDPGUp8JUJGIO7NmUTyRShEcUf45iUUa5h
U2WEpwk/pP8Ng8puMNdI0BKdGv7CdBH9jTdcJzsyKFqDgsDfKTvayKopLkGOOUklUhG4dwF6bt2+
DwLzDiAKQwQ2XQt18xuCBPGZ67k/y4UHFkT9LQ0/+FVgT+QLdYkgkLkJ059Lo/vHhcxE9rbWTS+/
ehnYKtbmu5Oq3xfla8hOKti6AyQlx+Hj2vtfUQ+JaOlkUq7WeMQvD9e/NrAX9BhmV1PBlDbQ/ojS
qVZXiFOdsESotNSL423W/K6SppuwqJG5HBKQ81+x1pV4/vRH7n2Xj4hKMchBFRhXhSxzsbAhY96C
8hsMccPfnGWOSIu0zOSsPw+uEgINp82FcCvzkEVeYMGGCQfSgohD4hrwKqvEaSCKj2dz9Ns3ulYo
sFzKetLb0Gsgog8+17RAGqWnPrIgvOxxKNbuabvWS5I5JchBmKz+zP6sPXTcyd8PmRWdliS6PjPX
V998jq9ZAYwipR7sVHx+68vJTlRdMSKnJ7LCvGC26xWLqBzC/RZFut1J4l6bQ+iwRZ9+zTQn0LNn
zkSp7VNyCnTa6tG9VHwQk1KVdkPe3VZBxy1cwG5ZdNrUu8ThC2bprJahc0na2Kdy6kId1pmFe6d1
xtc6pK1+nzjPknTXos1EWcf8x7FHhGzTx6+SIwS+P+x2uZCu0Ornn9X1tdm2ng+QTV7Tw9RRVsYZ
1gPe98k9KxONlYwFKGjnaH/Tmu8lhN7c3WtVvyCTEnhJJmTWiCxsoMBFshus/jISEbZLTEyMI/ec
drBG5ljJ5x9gP2OTEsMzVNPHn02QdbFLXc7ngOKJR1ZtMGi16J7WgMJibRGN7y8aJkFv6WzoH2zR
ZHMH8MRnkxyPB9rpNLWPVcjU07Yz0HWjdCdtIecu+IdtMPjo1hkAKk+h48isHcHZHUS5RXgQqL1b
4GLlsEZMexSSuMAA0idNxM5nXblBO0cE9nV/hpQOh5SDyohk2pLROMphL/eiiksFq47WP8LqmbTI
bvnqF7yw6gN5/l/EjutUrg4HG48C2qESclqeB0rT6sM2DhSwrlmcLIxra571MBEnhqxXgwca90zS
c7zE1iGp5CTzeQOgbyzqcq6NlWv0vgLuA+F2nXYjjVMZKCGKPwzVKiJOyufqr8HvCdWZA0fOWqG1
WoYtnStXieTsdf+AKgvVnCxo4wipoBu2uRtyFpup4H0lYslcREOs2sd2JkXD5k5QktptlupIzTAk
7vMYCagXBhZvD2J9pQTBdmKg+beVAPqkg+CZLgS9n1LREqauQjDm0WFOS00n/jMpK9pFEvuJrSce
rUjKuAqDTWdthWa3ZT4UxgKunoJDtoi06ZZIHFDivAmrb79Ccaj1xo2Ynhg58LLMxgZsPyI8WdAW
IQZP61VLBDy/DVErBmNpuhgcuIBpj3wN+V7eC1Unj002JU0vtc1qfZ0yFqJhUAa0+DvKadXhitIG
tuUsDOhjzXqM+god5WStDDnp7JXWMdP/wgFP1zYsFGnl2h70s1xPaJ+/aXnnLc/BjoOXiiu1zzT9
BlUmXgJ6gymlNJgn3bDvyHNYddOAuJibHcAEcM3HanYqOW8kYNLsKDSInuvWPe78LuOzImi2PIFi
9nJX9wvciHxsdGNv5oI7m48yjZpCaArBQkkJPA7h5rQJSLK3kYFng76BeUPjHklMnGpiD40vv20x
rtVh99+a81Zs0sNkO09vRpvjrcjbUaX9HbqVnMSZv3a/mlTT+8G5p0xdBPnlAxDqWzCFip6/pTpH
h2N1ro+hs8DwhGLpsjf7pF3AVB+u7nlFyDJOZLYUMmHkn6qiQ0/R0ONABlYpYe6Ke9qrQ78qsFlN
FSn85WRCzyCNutJTIxrwcipHD0hpd9BWJPTmDqkNPjxJWMXsNzEF3frBP3hCd3utVYT85TQA6NcV
O+lqmeIqOOzrKyKBfXRWaowObzLqB1DEzRIebw62sGdWSJKfgDx3ZpOqSdxckD6S6LKvxBjj0PR9
8NxWiDnEflx63vfYZ790QG9ydd6DUPqwE4N7+qLFRt94TD0owy1G+MCJTB6k8ZzUv2vGrh5vywNs
xHfVgKtG2FPpcR8mufIjay42fGrjV16d+c0xfgl65vitgVDBIL0Y+Fx2yPuuUJ/SLgk8CJWhPVc5
WVBTkVg8BMCyD4CaqwBN3jHUbCgYicx2Zu/EOrhmR0WYWicz1RU8CAjQuvwap1Ti2yFd5QrtAG7s
9pYkmjPEzMevZIfk+2Q6N3fncjsXrHRoyiz9JXByTmQybiBaXBeW3086Q7c3dlHHTpP1/NASeoFx
iW7AV9MESbgIQTrOZAEU9dOg/VVM5AGlhMm81cEh/oK4uozX59/tcirVoY/rsJwF1+qdbyojxJGt
LSDQ4WBUgNnXgd1TTTAJ+B12CPW5pMip3kU2ZkUU93zz8mCK7HU3CD+FmoADNgxUNivaLK5WaC1/
NDweUuO4fmfOtrHw90DOWlUM7fNiPiC3IfaxArh1WcaopQ9hIxw+gWQm022ebSAhteFc32xMZ7dH
QtBlg+mwedssEtXdsybiGeAqWM8H9M799aF8cnfzj6MvwsHmqjUXNZ+NNtt2Z2Ebvq0JqG4mJecW
Czzho2loZ2ccFrLa6t4l5n+QvsHP9yvyKz+EOjjJp8t7z8Fj0iJd0rHMp3a+pQoFRj8gOOnEfW8S
j5Yd3VbLYukelaPxbbQj/mJ3PniSKHyCwPmbOLOSOiffbSWRGxJXoswOyAdDqCCGVnBO9wWrZI9e
qL+EYfpbQ40qOfaotTNirlsuYMLiUbnoebK16jON5w6nPdX1xrekkNfmQpUucdyTjIXUWSsso97x
Q01Y6+4Uf6oTdB/j1ERzbCiQufFOI1mhHcZdMU1ujeXXLp0Y76R2p43vE2m8VBdCKNgT8/z5Zmx7
a2f9D/scIkhmcp7ygIHj317/E3ZJUhSuRphOordoR1TWXBptZu2c0P5ciEd63MBmrOym5efrzzXS
16gcQrU0n+OFhqLn6k1r1wpmOnLArATskT25rurKVPuiGKSfHxlXrpPYM2Stv+9hxS19k+z5PDht
f+9MLhKZ2DkI8Xxss9xfeXJpex0lWv5O3bsTuxUQzyN+Oc+pR2gpmAhDEdaORU3UfcWE+V8zoVdo
VW7nib8ZE9iEwOqxdd5vrqk0U/BXzZT9Cla3c+/Cpvon1mOGXLqeTdB7xWdTUaGcI4RsZ5azgt9i
fOAoXyFVkCncSoMI+02h7P+4K0VMsClKacfRX9zjBhGKVzOQnGkOj3msg71XzK4XLw2LdYKQNuod
1HrXhlG0pMaiHak9S4oS4DPauaqKQvjceRoq1VCOmicL+eOUAu1Dv9yW5zI3d6CZjOATEn8PrEAK
8uf47ySd1n752pYbiBEjj8NXSk+j2GWiU0gsQkdiAgi3UCf8GgiL6kU9KbdSSxLnmqCmv8zsJSrc
zNneJdxtClQArq84g3hkXMtp/+3UAjYQ/TmVJzkoxO89kni574YHCYq6HdtD5IQuIAq+x30q4weN
91p/0e46UuEBHYZZ5TTvO/Y1BgOYR1C7KY2T9oJykcU3jasscz2FFkcgAo4JHu30rzTNZ5c0QaNt
CZAfTD6iabxF4WGxpOF02oR/3CRLmX8Yb+/MCDro01eMWbsrrt0oWACnCBcG3Zd2ffFtpYGHhb3f
dw0pX9wNeQGwn94205XfNqPmkVGIiKHs+j64XhmZ/X4915ZCnxWhtHN/yeq2JxzmixhExQ4gRS1B
tdq4aV55Gy0Lcy+321izkcYqEMJozBHTs1KYx6+emXv7QQjDjfniJd6TxT9F/bEq8GxzxQhWcMOX
rkANCJMJXm3vxFnfCR4X4EIIY5sr9fPIAQAH08zNoeKM7J/CgvRdGZ5BeiwTQriT5hVZ0JK3s2ut
4EYRt1o9ZBKM9daq3Zj8na9lR4HRHOf6skgVjzltE7U26S9JZqSG/WLWWWIGgLNIKeNQnG5I7WAT
v8TSBgXNIgTpGHNDVBVEyvVb9lbGfi/L+vj7jAfSM1ja5cH4D85hQqdX289VqNLYlBqVuTi7BNTz
Qv+mIrEGwBqE68hOGxfmVFL9XrL0qGMPUjIxeFbQTKA4VCF2/SHQHu7nu9HGdCzxnWOFBblaXpX0
tX6B/vsU8uy+0yev8HkpUpv5IvCLyDzNwoBS4tv7GOVITZYzcmc5KpT4ijMy/x/DL8mucLTW4k3M
noBiP+USHZqn4wjWk1I9oNf1bU8pMqTGbelk7TymgtwrfQYCR3xABPEr26XmK1r5eo4RdV5pjZKI
9HtcOvYNQZQhfiBPbZM1ZuBdyYpr0GTYdEU0APZO3mw1lWvVREeOKv3+4RnpGlyqRY9+aG0F8ncR
xkXQ21g7B2ycPTmpOSx7HTBDvyadvbf+ZVXtKvyVNCLRGiCLEIBBDF/8JoA5oqxnssZ7rJejEpY7
Txbq7VhOtcOxPW5ofSf5SqwjGUZEkAipaDwU+gY+meGProfND6u37WIdW6zNMXNac1tJ0rDb+KD8
UvuGCDkkILY7qQGhzCzzb2/dDNMgVQ769LVJwhcvXyzgVa4UHpxdgV8fXQVva8WsH2vEA9/VK1EG
/jfHNmT3oVdZaUD53I8ey3rNv3SYwat+z4FaAbtIyIFvr7iDYs8Nxig3ba4o/iLtVQWINijyDij7
QRCQPtYBQEMQrEXIa4r2MLn1f+0ErKtUAc8LypFrOzHCQCN7njeATVgeU5kv75cM2eZ+u8aJt9ip
6oI60BRZLfBkuFmZMv742FfnOyqNMXBqGtYXXFuJ3CCAlxvF5kEhRzAemMCWjiMGsjgZST2qRUdS
x7PJ2IpzfTLQ2MmFf4a31F1r+PQTSWqHowf8f6zLk6AY++mLVSrbU4or5PRjgNFJUC+Thk2T2PlI
28kuTQETO6aO75/bmb5r43UlN/jUjnWde0whzAsPugNHgxtZ20cD7tQkCzObO4xdBBLUibsFfe5G
mcrAwljmSQvf8fgs/OJsVdJEBPaoTxioiHrT2TkhLVs4HsbLnRDDse18hk6lUWvXSznSoYurBNKZ
ENEL620Wj3UKUdC255rb88drgdAa4M+7esBtC0TLbtaBclixQ52sa2Af/oKcSFR+sWqoGRnSzIBH
Wajm8nqmOF53U1y9Hs28kVh51mDHu20/AZBziSjUFew4pC3iynBhKUjbCHunXuCgAHSarhpJ+W6f
n8HjhwoGS59nQrEToZ4t9Dqm3aJfLBYsmtbJjcFQlP0GoCmyRCTNEnFLbQR00iZPoCReD3WGVh0K
oXCke3sd1EaJFB/QWfFrgds3appVpm9FuPNAenfa/k/T93UpGCTb8CgOdsbBGa/DK0Ec2rzkbq0F
wYoxNON0KGeHtWAh93DeerKFhea0gKqas82L6m2Alq+em7RsTxpM+wPDebvFod8JOq0NOXn6Ilie
P8uOU10Fe+aMxkAna3IomfDmMidxUIj9hvYwM3/Y6GiEvE+p8ylKCj2V0anGilpyhBBK/JUsz9e7
CSQJZ7i5ZFW/KCD7/Rafc5fhEMiyhkE+xvQ3XN9nk3BSgWLySLhr5DNalbL/GrmHKaVlKNZ8SGQr
9KgxOqRXwUtZPHT6d4luLQELiZXdeZkhTBWDwuokdqg0+1avihr3Q/u1pRwnUVWc3EO0iqskG47P
QbISVyCP24TtG+hhPnK6VeBM4n/1gPT6w49mCdLHQ7rsyB4NlX49XASJzPrlx3doAYsk2qtw4h3e
HrdqBEou/J+LYtSBg+jsd5+rzC1k1tUgV+zysP6ZfCA9hB8uaWKmhfHT6PuVbWcfaqU555myLyiG
EiG3xCnQfE2Zkh0Q86ZTh/4IEhdZTkzF1U9u5uBDquUOo94Qe+MFDLBTEvxserZ1pMB+u1rUZuJb
Ic+pR3LKC5kNXkN95m0YuXmVe9/lpm6Apf2MIpXFTn1d1kLnREzmT6fDZ6gghMEBJbGPHTsSPHTU
svoSXXuDeBIQ9ekt/nFM2JUWnqYSQEfZlF69ECdSZVHSE+7ZSmhQ2DA8VWnpGi9qz99w1apEzq5m
oUmIVQwfeA/2QDuPrSxBuIUotTimJZugwBtylF8TqBosFgJCXiClpGdtMFTHW/rYZSgq07362L42
zL64a8ZIcpDHjQjybb9p4K5QQPomfkfM+2aff0JPIvdPmvZcG70aueskwDSp94beVvrvKn6rogIz
g1ASX2Ujn/XMxARJvDASPGrosGL37wzRU1BResopoZH7OsbFVXD85oxPYNQnjAvDRDQdjs1zwsqx
balzDf2jHSWgH09JT9zPOHKUD60smwOk+S74l+LFEIhK8a40ZB01fqLYA6XPy4No51KS1IUErQir
bTEfTp4CNj5TqOE3LW2NGC7xDhdSWwmVHH59+kR7XMWGEfRiK+qPc6N5qe+jIDaiuO+PEgJWaFoC
x21o6+EsUGEcapUJcawvpOCIW1rYRusbewQ4AfRUnb7UKaPyDtGgJfbHZTrIsIsQ5TgG9SXUTE72
NBA+yu4+JKkB1wlvGfics2WKmxsfxITMbqI9gSna9HWTKG9W046/KLx5b7jpgDcGAFisz6i7YLBC
VPuFA8O1nqsWA+N9V3F2QgSkznk7OEj1DUiXJOyyE8KnqgqMIgVdksTzBPMTAAMA9Tx5ZmghevUR
WYQSXPoz5/EXIjHj7JpzedDS3Z8KYvmcjI90n0Z71D2X1AehNBCePZKJu7ecg2Dh4XUlRaT+W6Y1
L0xl9NB8jxkELjeCosaq3Q/kL624ZaOlqO5bFn01lTg6LUOGi4DOIdF2pauZ1vo++yKx5jg30nTI
LCelSY0AFjGiWFvwMRJnOKwkidGUVNohUninF5jM8/fJWujUoN6xfR9w2CBABe1T0oBOmnUn6ZJQ
aMIvobn5O5OizQ5dDI9vyHF4ns3k9YhKWIFlAqxKlUC8hQyuz0SOUVwzill13qujtgOCJI186x1b
eGrpWLlykhXdpVkTbFyMRFaKn8UPfJuPKh2FO891SqigDqmljF0QhVclllK19OIlv1bAKCTqMWmP
FyESFKqWY2WH1bkIfGlPKtAlaJWCY4SfNZ2ALVfMKqpEDJTJUquq317r59xtQd4pqfPQ7ew61pKw
up8cQw0A5OB22HygYms75U3O0+TaN0+qUrtWDy8t5HXkr+7RdVq+JBYayL5ayw+ZjBdw9BO/KCA1
cGa/H1YCKjZ5j3x7Ajzuzo/sw6g3FkWEyLaflSgPGI/zEv1JQhd9NQxlvNeQwhJKgRZRYlA01vHT
gYhwdD7Jp9s5zuOBhKYt2yutbzbjPmtV5efDy8NeFZh11shr4jWOAzzY2SlA86AKi40Vnq0TBgy2
LmuyCZjcOXT4qpiZ8BOenimxRCCuawrlpg0IJ2D2UPuEpPMB9vStq2DDhE24biA/nGcUcEdxttWy
XDlKex4jxWT8jR3tlULnsED1R2Q6fqSfvtGeW73jTycxpR49/IObfihF22uOQO9FXdP0Uz0E30L8
5skMDUH3GnhB6Jw9KZoAyIHExieHL8PqI9ZB7hgoQQ1o07wc7MSdfZFoBge3T+uxqcOLCPLc5Obi
KAdP35ckQ1N8SgxR1DQWtr/LGQ2plE5e8ylszOLkLepNjOynPyysY0xw62p6BDfbFx9hCIagblKk
1WzI8DDco5vQiBS/ZZIE8GUxIZpSyUIIxujHnbnIhITFOryWokUK/AEHeN3p8ihV0sdIEoQXYFqe
dtLsu6W1uBLwHD/5FnhnYNNoLm7qGnOrxwSArqZfh73wOMz335GcBGfPV/L42Duw48AlLP+YNvDE
CHorpPnGvlx5WfiygzsmBJjINvjD04Iiey0H/X+ASvSFi1wq3q/Gnf2vaPncRwuy2g3czW4srQ29
Y6vWStBImR72bMItcXIU+DQ04tzO/m+5BCK+xUQ3FZ9YzNXxUr+d6afEwPlU4LGpGkkaxt8XeoTm
/k45klonFLy6QqI5FG1nQSYqEbcsQ15X6NYuQbBcKQghAXIO3tSuIwAL6Skzji1Hbo4008KHnYmh
+ijyHlpGRaQ6duc7w98rYR9JL+6Z5rK/8OIDm0mqz5Y2QOk7TYgEw0wEFaGU0RoaRPpCVI6DN7lH
nl2raNzTvhhVFHvzzi8O+qghRjfDnrwtoBrdIYRz1sbNkEinATWeWZBRscn55aMI5yrix4+9hGZb
ndFsNyE4HIUOmS13AZRSjk9VNtgJe4M+mwlh9WqXbUfAh1px/rQGIjYf8u79mnO0yQoLqsJNcbMg
pEjeAMPCtwBZYW8YF8V+gRG73UI9t9aBNzICnBJOOpxIuKWm11MiRGncqy/F0mdgKHkUjdIvuat3
iwwi63a7Eox8Bcspjs6HeVl8cTlLJbw7/s49HQX7/yXa5QUvVVpbtZmpUwiOwVKCW0Z3aIhB9d2r
CYpFc7nF92RkwNeFFLLe2olJJOioIzvtFUeZcHkoLODAvilqhLezb6toZxm9rYJOmuGlrHnN5ZUm
IZoxzaheWw8MobEZ1aXj1K9SYvBhfspbVoqSqxExgPAcLhmKqMdqQv6VSxUVVoyNYW+f6nCZ1NR5
vpguAjhiPTrhyxYHqMEsCnxB410Y5tvvndceACdY0JIabfwyAcShKApylX++HWhOvTZIKUaa3nIz
znUdgUa0sCWQB7eBNf5TQQSF+6E4UPvFvKrn8GsU7HSUHtyzT6kMJoBYaYWpAjigGlTUQg3Bbu3u
nz6ouRyIOuiFHIdHRQiNEaXzIS7sAscez1Tj8FMRKCTmzDpki5Jxq7AHpCEc3biB7kEtGxyBn9xx
0EesG5SjhAE+58gwBUh8ST+LxXCTTHITCilFv1KGTOIrkYaxEZwr/vvpjvLTxOkwK3+DHmuO23Ff
5rbvKR4NLfiMy8OYK/UaUQ2lXmeBaLaZA9gy0kBO4hfVUQuCzJVROKsmn4vfsL375/rlvY8YB1ba
uJKWDycL1IbvCjKsB4gV9xDx/u1ZVGme1t6+td/qRse5OLFuXpzMh+2NL0xEW8CJkmDjY/pmVKRv
LzS+LN82WbRp2LcqjiKkyP6Dy5TM382jdnOXEGtqBjbhV9ZiQE+wPKo5iNMNHcBES+fxSY4JKUcs
k0byTsF4KfMSepVvOuF7+9tx2fRq1cN9azouhWvPb14eqhYfpKNQg5PIfRxkE3fCrUTi1t8+yL4e
Cw3zXEIO6xWIPEWnikjKI6TV/LCOyhfAgST9+lw15cDq/Aatil7w1vzL7YMTbSjDNdKB85+Urrjq
kyelH02ECSBgMXH0gWm8xQ9gWMGIqQeIF8xUgukRAMNpiwV+CEgwcI6zZdT9dUXwuIQCOQPwDzIM
8Ej/f5c9TrJwjjbj21v7JdY6AUasqQyWTAGC5EOt/Up2fhO788MT1Z44Gc1k4vXuaYDdXgR47Nqa
a5rM/Mb/9dN2Mj4+mqthEd3lylqjfIIVD7vWSzNYlBSaa4AifyW56PuJh2xfaupZW0rxpDwpGRaW
d12WKAg0w2obRtPJmd73AnV94MMvnz5fK3HTfq+rQPkrqES5YZV5ttkDiaV72kRdouh2m3YNSzm4
9e+f1E4Kg5KkhNk+xb+L8soyyqRb+oyBQUGmIaf2AjElQoo8DL2jNgpMa087g8VLxy9bklI6iLnz
+bzjYM2L34YWhLA9ZzLMuPGlBazW5JD3ToV6AQb8wGPdozZ8jb0Py/kY+KE23EZN87P5r5a34bNo
/HdIZkZI8pqUVzAVMXj/GaxTbJUFnfGMTC4Ci9nwSFd0uLAD4nCkCQSX2ABFpJSBhMLFSCrBjsyt
n7YUU+H/NGcwqrtJpbXdru/3m6NktgRtYY50fSC4D7TLH8Gv2L6WUvMCAU8CRlATDzwmV8WCkgOU
94Hdm4ng/Wp4pEKK/VWlOiB9sGqK9XyRFhDrvV22LY26X9iYlgClV167D3lAGITlcHSySsXiZtOa
mVcjzW+LCFoSvaa1/A5+Qum/yn8aQLB9q/bpkn1HujRWxQLarDCtmIwIfTbF2pCT2kGvf11ouLJN
goKOYiNCVCSJIYEzLCWOi9mHjp8PxBDfSx48m5+0cOSKRtu44HTuuQdp1RKLmvUIaK3zf1B5lvhI
c4hrgEOXy8Q1KcAIn4un1y4iE+ZGzS+nh5Hm4k05DX23vIM+7TitEMTEourHQZSMQeWU8Zf5zdWG
5tkuaXeHjhiQL8YEvp+K9BOzFvmaec0FFKIRcEhj7uDTaukwb8ON8VheEPiaeR2cuSXmcJHGvUi4
S2n+L/V/5STA9uoDaOKMQfTte0LJwvJXUdwTMPjPhke86/nVY2mUNv/+y2z+ACwYAa4gh4F6PJ4g
b3FJ2mgg5XsurZPsxFl7pv8/jrpVW1dtBR7hYMFFm46By6sLVV0L/5iPasS6eMp2H+iV01+c57jv
6xd97PX1yfgD4px567cBmK5/59mAqfMQr8GRlzQ9Pvkb3GrZ/mkjFpgGziGVNIDOVR2w/ADKOHKT
4kk35llOCvLcjox84jAznoUbNUkAKhTpl9cIZrAx9g3veQKQnTldjsmJH1dWDOXB5bg2kFla558j
9/NZXFLOz85Th7F0xTOjkNKDOfzCv/aWyIvL9u+DlXqM5hcIpMP/nr+JT35c9nukB1JEfFUUy8gu
RpUPQBptBjBvdKFCaTdr1Q9fKn0lqLkC14hSA7vN0Cx2naxlEyfWlMBXb700P9+Gw7wc9S4MDo2u
Xyn8W1Ningc+gYGAuyFs7huHx9or2Mbl3IgHBUEQ+Jldyr1z+SyZdKeM1BxuIFre3L9CXD+INJ0m
qAcSsDsFpQB47X17cyDsbNh41/6/9e82IT6d22WHF7qdtXACAyIXchggPg3P6H7l6+HjMRN2o0rR
0zFiGC/XcZvBJI9kubDqGyA8ib+O0vbLRaut7EYc3t3GnhE07ZSesLVdkhuQfPP2kcLP5N4pJmZR
2fl+goYMuEYOOesT2fs/Xb3A0MbTiKBOeVT9MkVKyJ4izj0XQC3UJ66pUjkuj7FuMihPJt5G8OR/
45JEBObp2hPBsUXTpxdGsUgYHwx716oNNtiGqyLrI7qESfbwaP5Gdr5AFFI6vqnw4ywlkJxVXRsd
wUgp8RzP5w6X+MxlASvOAxE/YOezJgqAQ0rM6vr8A2VkFTn5E64NcIxOiE5L+cut57R5r1gByNqf
i1k4EXn9hhIRpPVpc5WYjJWYO6bYyOQplXVc6S8gN6lM6zdrju1BzH9pgbCWpf5k2lSn5IflkucN
TAJ/FygyZ3tS+ghXIypGkHyo6ilCdEBQwPpdxsP1A9jzAaOb8QmXpBvIl47Gbh3GjhKu1MW0mlIc
EWxcAiA7PneJOjeamkiM959rKOlhJFR0+lkGx4wFu3MpHhpHo1Mc+e+tyK6ueGSoZxwTf6A6WS3m
foUgZCJASg1M9n19tgxebBDz7KOWSVuAssIOjKwNc86mWliRkYzm1n+gO9KvCdnlu33f7bpD5z1a
VnEPLbDAz3MRHeUggE86EsLpgImoH8V6lTc3WIGK9yAtmXYJOC9otp8u28sB+MEJnnkqorIf8K1P
MxLeAuGbIAGdThbqkvoz5ARNBVvQxLMtWG/6Kvd2elynOpfyLTZwyktAI3SAKgVKUz8Kj7i0D1CC
QlA5W/G2U71O5KlyRsegas7jI0Zm3c6lcDk1en4ETUtjVyOwqOtGsn4qrCyg28EMgnHFVMZDJVlp
6EqomtRhe+HKjD/8OMYf5Z9plXrt5pfybnaLBzNqL9IEs9wNa3vO1sVQMxn+EWNrJ0jhrAZOybDo
pa2wCA/uw6GwWWXebiA/qbgB4ToOdSHc1IxdtNB13W1gzQvm5e/8/qJjV6vQLWbLib2c2e4x6iQ9
NRm+PmbLHnpCm/Qnra46ifKDmN5+UZb0o8pkooqaJI0mODACw2gCFileto4BUPOmu3ZTwlGmknEM
52o8HeAzadTDObRfBwebhxhoIgvG0V35j3tuA6jMSQLgbDt3W9B56lA7YRDTVEAjb4Id9ojfmKuG
4jX1CR6sfaX1MW9QVdGmnkLPAExSpIVpmU+x7JnRLfPDghAK+lOjfuvU//kyo0Xgp4GlYWjf6pbx
62Qwlm5hBrctYDVdspmnDzdgkBUs/shiyPV+VoCSPwByr94umO6zktfxgm5Q3H1FpdlBR8m8DSJn
zyuA82m0352AABuENJCp8ECwliUP/hRDJ2VVzLyYdam9ZFbixO9UleW6iRMc1s4c0pmhFWuwUa+y
W7yZUACvC8NunWCdhhsmGL57VmdaZ7eMgyGAb2orXq9Gg6AZul7WG8TLK06Er81POiVLAVNoWmH8
9BUS+AGjYP7wWB13nNZ+ehuD7O9+jY83X7VGEfrQ7tiS0YVEkG0yrF0iwoYQ9CDu/wVB8T0wzy2v
eZw3/IR6ql2EpCUvBeXkTiFBoJ3Ipye+3o6peNZlVgRu0/R+uJIip7uD1T9roczfGouY1Uf122ZX
C95aT43G6ZeWCFf0e/QbGDaRn72CmtyQQ5TFuBB0zexSleJxcwLaihTtPX4ugFjjxVVa0rSuJm8Z
HDZvUE0ROeyYaZBNM3nY8jgyzYc7APZcbaW6BSIjj/MwdmoINxJjt2f3da28KjjAGHYDxwiShke3
7IUQO7ipMTPFwmpvt6H7k7E+y0qotUEl88RxgvvmvRYK1UhJwVyCVFiGvHSOSrCHpNfzuouO6FK9
J++ZiT5Hdw3WIuvhkXZsnwtszaEWFYaQ8jpVYzWw3xjtv+WS8rKsvnOaf6xbmSC5A0vKwEyIewqJ
cBn72MnE/+KPQ3TBs+Rk2jYadP2oLIxhEXp3LaUdB84puJILDTCFDiXxSr69ZM4QbKtHp3FrGm/p
g8bMtL9k5K0XD+YX1TnMV3ogFh29j34BM8SIVHAfLVYOjV5w74esVm11FFttRkTxvcllk94not5y
OdYsWEBzQ29IzoH+CWhsLH5eoAWP8K4JBFUdCa40day8aju+CpAqwYGQha4+S9sxXXrXbksGIKHo
owOjDpstUic1F5pFXcDMmb1b7L8BOXpH5I7LE+vv2YzXBgSEU9U3dCkyMqi5eoMS2XR8MWTVX6dT
ER0ZiQIbHtw7bC4ENjTCntZPuD4ui/dvxYEB7GeMlLaBzzIKw6Gmsf9s+6coHwPusyEjM2sBbnyW
y9Jm0Dg0w6M2gjAZT30DRL/mFF/pUFhHQNAVfxZO+9mNLDcQmXRLkC3OmQ1fktwYTKcu6d2rhoVC
/nE38PNdOSaQE7jJArC9Um4PvobhTm7qTwFEyfIDo6y4ydP2nqpcOjzC67upzV8rKQw+uy+HSq9x
a3xXnXvakVRQnhdUghTdAMuftBoGixUzgSY8Tno1e+4yBXvHDio4TdSEJi4PS95eCruQ/tWFEsJs
G8kTOveKNEh0ddnkPqfIxPnUYVRt7AD8RdXxyicIz7lL/8DCy4vD/YK0AgQogc90R2AjgCX1hujc
Jl7G3zHgQVDjDpZWKq7CXEXUFHEu1yMarcklhFHGHJQLAksGYCzfUH2n6PIloyKUFvzMfX9DmUlK
v5GAVGDn0+QCtGqdMXkqD63MxY3dgVdywkZ6TxgQOdeTf63TK5uc+xB8MZg6Q2/TCesjodRJ+ekh
lqtu4vmbXpLiVmdEVEUaAIALdP0J/yztSAaksiaNzowtXKsDZkRZK9/bi8Tfoi4GWjKt/SsilHW1
/zIrlN9aUvfipy/Vx6XTA46x2SJKvBEY4+vj+MmqEasfXpqtPEKkxpKPcRe8KihtnTGsPddD3BnD
gmCxx6NsZS3/yUFIizJOzvS5AqHJNC/IbhVnmrGyRgaf84TWaFhGwj1gsXOanz7Pe4gaJl/6mgqb
edjNjnGNw4rgAYdTIc0VZEgCpBCmJLEo87VaiGNzQEhBdODceEmoiXT2zdYcsqFi0fdl6gqqtq62
7WS+iEG+HMP8oupZP/H5EHOiBwHFSqNrfDKbfTXCpD89bBtazHiELBOm65FWaGxcL7N+/xPBFHaB
yamVGB6i6ATVZJpTL0f3wiPRx0H7IiK1+UoD4UKWO/Uo6P/aILAbZ3TSAraevfhW/XByVCU2Cofj
feKkGJnxpIRDU9ji8xlHRo8u6B8q/LNPjcgr3SJT4TIsInzNENe/8sptkwG5Wl45150Y6W6fBb6A
g7g2wHV816f4hXui1s4Un0EnU5DL0NZ75w9QTmyb5PICIRkaUlbBehMkex5NTdnXQDoerygFnftS
ITKMD3/jUXzmM/OxvewcTcfB9ity5ZSvKDzKRT7mwywODR2OKp6/wrWfAwQzRKzAz26iJhRHdeK9
zUlf6XZC7GEy+BnyibZmgIg62XSRAwBW0ZBfl2vplg9A6Gz1J3c5RDgtSt+cnSZSfLHrwJ8oRAEr
pxe8BjL+cVChZ4vhK9D90jLqw5K5x+/wimSKBehHP0pqJyzeX2E8SCEkn60kUYKjf2uPtd87fI6i
GVuzP+rP+zyknFdCzjOAupnZvDwwdIpxhFLooInqSqlorSmWWba0Kq0FHLPNaFscxoL8Kwl9JX4d
HVjXmbFNGGO0o8gReQC1ZDYL54X5lrCU7pkC3nF82kUe6VoE/+iqDHxQOGARkWMfdNjUewmJIJSP
DHaa4tXUVpvbYbuedOzGwvhsj47LWVNXYr9gGh5f0LmOBRQJSDYzpZrpdXtv5CJcE7aA4pkUwfur
UmQMpaIVoGjXAzu6lCufTuKAO5UcCmOZybNHaZTGh6gY4OwuFzerQrppw69x1L4cu/eIAqYL9zMw
YYKl9NQ0ZJ/Nqz4E9NvTf7z9BUMWr+qUuBllohWx9u1kQy4sxUcrB6WoGm2+2DsHlWYqNz7KfWkq
DX9PS2DuUlJb2Xxcf6w0+6xMfXZyRhgWBEFlpww+h7uxJGtjaMEJjPzcCGJtAwjO3G93QNCBCYxW
zbDTd5cdy2ucQ7dD+d7tolL1I0j0Cue5Q0S/NNLnXxKCk6sM/D8Z9luHJjY9Wtr4FUxfwCOAK5Cc
xHTg9AoZWpOFZTi4ySwlhYfa/hNtao3WRR4g8gqu8YJfnJUyyY7hshz4431GZiELdDLeQtkQeBXE
VqrxqX5JjP2JJIAZgBjFcIlIDlikwcWm6ejiZ8AlW/aROZ/UpHLByouOynhYvUVpFvGmK6bZXKBN
75iUGZwgbjky7ZD/E9O9EyBRsa6v4shkK7u8LeZ78+bYt5ZCr7sIavcS8GnaHoLM3XBSB0txCDT/
8mFrmNGwJeTiN3KS/PUHjR+0Ig75b2MZAsP+6E7vXo0scz18Lha/S6pZhSJ9SbysBrJZOCpOue6L
GRougtLJt4j+lBzhEOjNLqNMGcffsIdS6RmklOtxklFIFUVhQrBod3sQulNFOAiEdNXnUZERPbgi
Mjku1tR9TYuDEMWW3Ft+EVFgpdo+32aTYikmofYmlPievM04r4q28kJ0Ue4SFpkm3lMw/E01912y
KDCNj9DDHBJGbXc47hG71vvrU289SoQGy10/5w4TugyEyYO0T2b28XPerLs+o3c64DrAPim+epl+
GcP89+fSpyotzu7/6PXcrWO0+wwEjgvXaLBs0wK72FaR7zuvG1ng34fDKLSg6xLioj9CKE+oDI3C
vPpYPMoFEdeDNyDXuK4g6ETCJ7tXMEsZsaZbJkkbn2NEkuMY/usCUpT7OPk3JLnL75/KQfZaQqQz
ZVs8CqSxaRHdT4lChLZKw9qS/c/n2Mrf8nW3EfJ38Y/VHll3BfwqkZH8Z9r0Ss3gFevS5ChIMFK9
vuzc57PpVxwgAVX4NVi2HqlmVOuxqw4rj/qW8iy3uT9gBEAdad+YONdo7wGUXhobsHnqc/28JYiO
r0pOpiZkmrcYkWaXIdufNo1qd5EQaCEa9hyWuz6l6SKRdqmeyxh3upZkmy/lU2V0WR6SvvYOZCkd
u9oKlFrL3TzGJHwOU6Jpy6uJefCoii0q3JraRpIE/4xzKWwK6QHHnM5XSFnT+Ccq/NmfnySaBC/X
Yr3iM+IWaNtQgyVNmZZ52ePxSbbmbFwGbFn0FTj0LhVh1qeegJH5ozOR0BanqbeW6nji8w91GwZC
IJqhUlXbs1lcQuow1CKhYSma/2aL/BCQS3Ref1XffUJpvgAvoBj6ii2qV93+sdVAOWSGK+Y57r9V
QHxNtrAc7a8cc1kJM+sb9KS8gW57j4mtwzLrw6FZdB2DMR7rSQ1+02VkBwpURCvpVDSYPbTglCuH
uKgwREtoT2sYwVdrRz2X9jCkaffYDYBmPc/F3p7lC9ovoevM6eVwQUkJYkwHHNHRp1P9/vAy5p5a
XpWM//DGSzuEqxoEwNDtEZp+BwtU45CWAXcvuuEa7l+n7y3blxrbaykRMxm6oWBk9o2n4b0DpmO7
GYoHlUTpLfJGmsMis1ZhsFO+msAhX2RgwQd6kIrsdOiSIrhovse+wJpqzE6fevtjtTbsHarkVNm2
sGCZjgKtwxpWKwtTFbC5CZaqddbtMLZCXZNzxbn23DhGavR7aKrSPvly59q6Yta2i5fEbJ4k6gjI
zJcjNR1kK2dZod3sRygUpVNixwEYdDsiIl+dEDswVwKdst0VLe/tw62Xwf6A9Kc3V12pm610N6Fi
Sj69EdI8WD1vvqtoMn+1B5b2zw4oGeSDzL5phwnzeWlDza7LUAcOqGVnACrqzM3sH9sp+USzvrf0
Uurc7bVwG95Zl2cSohi3ZNAbyVSY+3s8nDQfjk+hRSU4ChXBBPI0wBZOEGSe0xoAndImgCrRQc/g
mbw5L5mIuCwQU6V8lPs8G174ktd7tXfcJmOomoZuuvLooc9mSi9csQchofgvmfPUAP1Y08ouAIZ2
krgONdqSk5tpsvXSP8ZmfUoAD6gV/jaKYZxMMSRB3O3U54E9HrJAAqCmWDfeRhfx9KF59EIX/KSU
CYfLnKob/5cyABV3hdcmCx/DGV9zUYnQ+z1rDF7+0b8g0cyXWUV44gz7/c5preXiU9m2jpoA/XRX
jRMsjjP4SME6q5jT4NN48fQ7W3hr8Li5e9yTfkqoPHK9Q+5Q0cmu6ETD1K+ORCrL7DYjR4HWozjS
3IHTxp7F7tgSvgWk0I+veiMH+7njr/iRTLfn8nxyTjSovM8G82CBvenMe3fuSBSrGeM7CxW6/dB5
O4EX4CNMgk0g+T5+8gEWag49wPp9eTOhfKWwiKuvztnUybBNhWkjdgXFlDTkla/sOm+oXRf+r54G
NlpleU6a+OpOz91H8vepZUUl0FquUzvuLSm4+Deo4sIBCt4qyYdjHd46bmNpvKNuQ0UzpDyvHG+Y
HZxVFU1hnpCxyNdoYQK3dY2z4QYCzvLkGOpoltrdMPQRFqOykfwl1ZHNFWwuaWOaYWHblLaKGElJ
bqlFM13QoDnEYAUHlOz01RAefMWarytjiii/OpyuoI0TbfiTmW5JX20E3Q2a8ZC58m2BNN9i7edv
DMYliC2mUOLKbTOQ2M0N/QIwbxzMsIPJ+kfgMuyNrk9a5lPe870qubxNXce/aPSfKlDNPJ/xEnke
6mPidyX9KJKmZNRqWZa11hKz6EV7CL+fkjZ0yaeEigtwGrpDo7LN6a1KFPcxcFFsyszqXm13qNse
PoC4/NPsoqqmI+BxkC9iRsGOOA/aSqceorL8gnwG6aCVfxoiNZf/8/STjBOt40XeyNvr5TNQsBSB
dUFSATUCFMYQr3V6WGdL31udvGivlsJ78NJRjbI3abiKXmf03AlQuS9lV6yS0azEzZxCTeGTBG2p
7YbUBlt+QbZaAv6ESbnhJt9P3UNuSmPYa7g1BSMhkSuFBvgZqzU5xCGin0TVi42UIkdJR35e79lN
uQaUUzTrNlakSvDlwMTHxe7Q33P18i+gS7gnnPMBnbJdQe4YqHwaVUuVoGwuTuBvE2kmmyeuUeEi
rKVpXq8WtW5y94aOghcQWtStEGrvR8gUc1BR3dlwAU5Z3fySoHJ1m6/g9ZwDrjQJ3C1CcN3k1fP1
kQ0RhlANf6M/ZNAOu8usEdXLR/15MfoVRKGD9QsJk3x9/L7tezMrbfIgXF+n2eoAlsMext759gfZ
+ptA569U2Br9jFe+kScUbByiqzdd28b8WIy4AYipusLeoVkC3kP+d7rojKHOhkkXZmiBPMMvxQTR
4gZU1jIYiJWlm2PcZ0hWv0Dtua+EyVCZqtjn9diUrlPCc1cuZA+IuGKJM2vCmWrkzw2flI6fbatZ
6roNs64vqwIC6zbW5Ic5HlsbWXUl4xMXp0c6tzBtuisW4BAwwXCu0MDxSi7TivjxK3hobKT/0zH9
Y0B0qYXAJYiUEPcXoDQJ0b08GM8GiD0Z//W7R8PwkQszXnxDuzqMI4w7RKiY3zJNiL52i6HrAPyu
6HeKnno15Za5oBXADs3/or/Gdgd3fXo7eivyo6faH0jXqzWPLeTWAv8tKLidNUtE43n9MRzeSlHV
5xYkbMKKeE0ygv7ZI8rUanXQeVY2aC974nxyJEmr+W+8ZJ1xyX9t0fhnquCRqDAeqpytqPCA31E6
w49gyiGV2ez82a1XycipQMAsxN7IH9emZzevTZirbCURWq/fkXQfAzeWGnreVOV7nao8aO5+yD5l
fJXSF6ljFgsufyy/AKsU5cToixlQqdeGcifSIuuVt6HR3h2fwA0cLUWINauH8tXE00R0tzeMeoIo
s8T6Lyw7eCtPJIZpBUJKgPLYMP3FvosR00mlgvrgiQDRXv18IFlntpmhkNsWrjQ57rUXegzZgGMZ
pDmZgUyhlNf+gRQ3CXlSZkvdLXBD0TrRo7ToUEAjm6jdU2w280O7oZ88iZfyJ5+lTImV65+KS3aD
8v21fdd++cH7xHIRElmfhD6CCxy9yGsbc9suH0S0Ig+qspsv8/VqTXjELwOP0B4UjgstvmTT3n6L
W9cRH16VGP9Z63w9+JhYn3pJpOWUPOq0EEfoW+2DTguRdbyYCaDylSeXK/313rIDEVuEpfPuTwhx
VmXbPtIYIa/Co6QpXDf+LpGrSVSS0kM0eqxiPsqXdiWgSppvqOg3E1rPBtdSuYqNHl4FLmDRacbh
OOoFSCE6C62o0XTGipMN1twRQU0Z2qDk2Z/ek8TnTOtUERuUTYa79zqSZ817EZAqccnyOSpD1Gw/
JukRG1P4oWW9ssFGJnuv33TfiWzDUwCL/4GCkgaMOAuRS8ETO+JOubwlNriWUKfNaoo0L900bm6R
KkYNxtWVrLfS2fNrUEe0UybzwA1rWrFTzIVeYomIFJrBhgreCPrG9BkwK1Iv3dzkJhAV3i032Jci
i9FfTgwfd0ApyF1di/im9gM/8eX/5W8szc4Aw38SIaquC9D/awun/ab+gbg67pl59i7Zp7CbrTj3
M+WhriiIwgOLW6CeyJ2e9U9Y6eu7G9K66r1yEjXrvnBUMbeUAAoqpSvIQrHxiEvPQXiD3cGoLaRW
0j0ZNIh4R3xFoc4qxJenfo5aWwG7A7ePiJg8oCnNtFnHMtozTxJJ7g/HTD5BrIJYO8DTjeLFamQu
YF5YwFskFC7YOK1CVyl0r5JPt+lpWszrY0uhq+catwDDTiDlL3GtxjwQASv+9rXhjGyT6J1RLXa/
97oC0j2LX6r8x6doltEjMEknlNuDV+4iAXqqYRSWGgC7K/vaaFHOQRQIb/daiQaI0C100slwQi7q
GF2/o1WEVWbtSKTjdUj5b+5patXLYBLT/np1Jeeyd98+Z9bJ+HYtZ8DhnDdqnUK9eizrQZZ+wuPp
5qHIKGLJm8YyZ8PMc10s/PRldPEPLtSeapdCj84qTI2LMHVhaUDvDfsqJ7WsbSis6Wg/Oi1u5Uwv
t1hIQ/1qBGhwXL0FlQM87tgwLWxS/91U6lnXA3rmdPYNqV4yw5w08nG1B6V/D7KTlDz8PbcLeweU
r94GWYgjzrKOvlvc3N+PFy1jWRUgd1o+9T44v3ssx3EvnsXR/SDo7r4keRKfiSAMsBggq45INtUa
y2RhpkOSOGkGJO6kHEaEWqWPqMsMJQagbfUNYUwog3MGvEotd5ssdJblcNEEUUWQhT4lRMXdIGdi
QSOdY/lakXRCWDNU4u/1boxoqmcZyWwEpqUQSjgqlYrVurRpBjqQnBeQu69BQQkjozkOKuSwyufh
Z96fNAMbnjfMWVsKbBirE+RI+BcWTdnlG80uN8Whmrvh3efxfRjudtArzDinChGR8w6JOxvoxPJg
QvFMfBMs5OhS4Q/+RNb5BaMFT4EtY5JUdugmdTv9cR+BKF45y6lFj6Dtf90yNixMoWwt5X19JN7d
odn2qi6QWgeCU2ZP0MV0kfLObz/luDzPlAVrTELDvVz2miq71snCCNx4N/c9ecH3BUHdHwImVnMq
udP9PduiYasF9UwgyQ5bVULHM+xP1/ssHvZhT4Z9d+NQ4iKWrdr3pnVMtxeitXLeplLUZGX4p3Sv
fPWEGLH1OQFMizv05Hk4YMI0coOBd1vQg6FT/C2hyZc7T1G8lHlIhOhCYFHQ3vEHFccmUGxhxV9V
f1dFwTL0uzo/3MNcd6o42Y4Id1zSFA+AoUG5v8awZybIbT7Lfxv14J4w7Asb7fRdBvU7shi2s+6r
0gQC7oNlmXQ5iYKkpi7InGm5IiLMRRJxnww++KdWpxYbcn6qb38fFZ1Jc21ncLUNbDpbbf4+VqTK
v7LY7FwFWnSR6S2RzzMIn8EcC1vqN+6ESOGXINLt20l881j5PSlG1+xAv5YkBsfiQhm31ceYq7Pn
QnrQ2vk/7/ZZRVmacrrFKV75f6XAxaxP9WhT6OLemSM9V30jU7cgljJMKmSmH9Dd6S2UgAMWMF2g
m7bnMJ2p1qB+4JBEDPlpMG56UC8rFHIxN6Me04/G+4ppPVSVVfO1vWvpaTZOqx7pfA8BluiebnSj
JTablxqnLhFQHPBaYpuahxxCOO2oSmPQ2/9nF5BhCpcl7eTSK3qXnOnMvZlYFUMkg1H1YdJ31cbK
6B2GKLwcHuWmtwsp8HrDciUd28NgI4DyKYHDcNF4QGijW92R97n283CtOL3pilckUcnyjnOrMkia
fdml9PZ/yWJ87GTC+jJ32RgLkGyB0hs7D9m7zyMZYHQanQj5wJDkxyrMCsIGRJTVqK+jBAwzI2FI
UrU9ksCKB6NolAmWntgsgOeKLJ+5yeS8atyBexbf86kObHKD4MsICbylGX2MEFtUhRh1qjOMxwxk
GmygcaVFhdbV6bB8kAafV8dLaSbcuwhZAZNQe22rXp6v8Nk9NCtBmLhhpRfu2SjQYQgI+9yNvQ+Z
bh56TWQkHt6usXDWI68qs/BO4gYPs4PhZI64p7xeUN3KoDF0dT/4ofCPMIYTRZ4UVF4V5G002rzg
WXAF4bzsjD85TjG26FUTaKssL7K7ZHOpTUSg4EWy/oJXoDQQ93Ggm+jNvdK9DSHKnzR6EytupdPo
miLWmhfask6xECXAqPCbENNFgxbSHltTMqUrd87Mq3lam3Z8vvFkLNyX1pQQZTsUGByjzr+fsHO6
C/8aSO5YRC9u+g8UzxC2VGYh1ZE/8wU0nSNVzwyLZDm3yj+ywX/7jq6yogalxnsuRRAUFtWfFw7v
b1awA+aJgHT0RBauNqAnujsqlvEfrIoA5MFmg8YFi9PaNoSEBpVQnqSb2JOVBIcV5M03E7FdmPy8
7jpXFch0iJKLp4igYAZAquBk1TirBI/Ub3fv6KTfNAd6b/3/z/T8aaWYwkDADOPBUuaHjsf812kH
t0mJp1Xv4SpPZbNMXYH6qJAO/27qgIGC+cpgJWLFZP/X4PgskiaCBoj7aMuOoF35lacEOsE+m1TN
g7XdtNPym9aHk/bBzw+hGaT9KVXcYmYmWwv/4kMotD6hcTPVp9ium1pncKCoQsJwLhFcIWpt1xgd
V4bXJ0hn8gtn4Lc4akuJ48VK1nEDPIZ0H83Mq/xrWl7NntPd0CT4s75gJ8KHAjc9AnvEyhGuilQk
9Tj6iEy5jqIml77xE06Dlfll5nLbzPa6O3KPv1HSLZBTl4M8pjIjek66mDy8doKisrCl5p0pkUz/
T3XdkbqOlnTEsV3W5JlMlMoVuWwG8dZCb7WKGYmbMc62k8fph5hRynedH7BCpFS8WTfLixtwoueV
03dbvpl3ESldu6AX4AK1gnOAkKJ2QTn1xf0oLmgpY/MHGcK0n/OJFEBSU/HLLbxt1nHFsvEWCWqR
fKB0bwCuCuUijJIJnjrXDEbVtKGgTF0vlByF+uyHFbMVAcJsHmDnsfr6pVs3aGpgEiVgT7TLj0LM
q8aJzaenPlsLqN1puQC9+7VtZ8oQgKszYs1ipW0oy/Qi/8s3xW6BxG6NITniA6Z/pMRoDLwJQxjX
VEX+hG231DEgRc8XemHQKN3h67Bn8zrcUYkFQdH9opvLZSgnUN2/DL2Ec0rfX6MxuOw17DLfjlSN
KTMljK6GyyEMTa88vEltNWp447B8XfNWtRURFnxtOLOIIHfrUgrguHzPnbDwz+PmGY1U0oh15iEV
Uf3va2+PgGMvEgGXu9GSy42qSlUtvuHHRgu2NCjeeJLY+dDknSICQeTswgBsmkU0q5KQHU2g339O
RRhqitCb/jSz91x0ioWfzDwrgcIOjvO7hkFodC4MCRImJdhDodCm+v1WTRvy9VTxc2tOCnyIQ7tu
wKol/FXtJBhbQ4RlH2kk1yZyO8Ju+ivFJzUSV8mBxDkykBDKdwZIdKCfDRVZIFZi9CX5d13pLLZz
u22O9zoyGHTF9bvOWOXCjrCc4htz+MDlxPdOZFa2HKc1wEUZryiFs+y+8t54+T8Gpbm47eKxELk+
voLvqMqyywipbkjk2fNdy/H6VQwluNdh9lZ5e+ovqmJ4UK8PVsPvokvhAXETzawD6tzFzn6rpLBL
CtYRMO/MgB8hpR/kPZdW9SeZQTIJQTbYktbA4V+AdOq81U7Xj2GLGrKLY+ko5R/D1lSCE1WjO/fY
+B8bgKMlhuQQ0TjU9Cer1I6Tz4IL2v0lmxxIv3h6041tyQd5gf/id+mtlzrtMeauSo/KQQUw/EVg
/ekWBdM8lLsAQvttewTqd8i8k9IuDMXv53K5ui3qOLuHgnhpCYS50TqBKMeL8BaNWIXP5JR58nxC
i1jTaFnWTzPqYNCpkQeruDMbFiN7fjcWL+WQcUx5WGfpCDKYrwIYHHswawmZ1h5zVO3lt6q0YAmC
2RqyT/Wvyz1+PGE5DUWOs9fLzI36c6jsj4BxHd92ImGjnhkMf8D78dLEaQpwu68jrT6EbM7u+TeM
rX9GCbYB0gCmrqIfkcU3kFgPLGSp9AqVQDKA9B9fAPx9k8pqtdTqWiRykGRiXjRhsAcV02HvBc75
11aH91emZsqpGPN8vXe+SFWwV6Jmp7zkEBSmkFqvUUK5A/qj6DSU0NMD3C1pS2w4y36AOUVLZ84z
n5D/5vRfej4GMV0fkX/wYiNeDP4MwnF/8qEFaUkxHTL7+XbCDh0X6QbvjtDsPDtP2vrd4GwctGHF
yv37gD9eDTsdpJWFL9s1WxfhYohNHJh4fLcg+LhOns4FqFQovfJOcIG3Wt4PTIWRJJpJjtYuwO+D
40cC6BUF3SvKw7kCdn2wMteGM1xWJR3HAuzyUeTFhbYNrImQVQp0ljGkV635bsm384McCy3GuFoy
k8Lpxw+CICaBw7tFNNdEvcaOXE7u2w8tZVLBqAe4Dm/aY/NR++8D4KYgP/OP1YTvWoddFR8R1+Gc
j6WbDGPFWayIryWxQ5drS7pFL9atrBCzEOzyTyUHyCWk8CXdL96tasV7B/T8wj1zTMeGMCtLulA6
c0ZO8IdeOBqUSgOOa0/5emHxGjpIoyEy9pSFtADSIUnXPnWdSb7zn+G7BUdvNlP6K7rbK1IQPWJf
rFJIEDszsHdITzld9dgZSQp7lRgNi7zE9Dd+rB0BqGq009vEpU1CM1RYBo8VnUmhkBk3ycJUrEV6
LaXfsCCmC1bmACw/884XufFpNw99WbAhrM9V2Du4P67sUEoADP7Cca1I31DSd6AOUiAzbSM8Rf5F
AghLBVVwZo7+klBAXw3XpKLm3uOCcinTBbQwJ9KS9COI6bAkjNlcOIqYZDqnqgbII21YE96jkfAz
p/PPrSJ+IWKBFGxE33L9nUebOPfmm8Cw1QS61HGD1ctfS/mQzkscgohnsuLHVVbOU+NdegC6gMZm
HqM2Lo2UJpBu62F/MsMFaWSwNcVds0fkREkynzOlGRRnDIDrHogzSxfwri0Ai8AYspI+9GL97GJZ
ZHSmXaCmlOLaS/UJWAZcR2/rhd0BeAS0haNqHAyaTjmz0UhEcnNi4Sk1NjisDfxtiJ83RCtLNKr8
UaPr8zIVZV7BRn4LrllN+0v7hHKZ80oLmfz3dPXfdM9tzqdCCddKmK5rr0FgnpPiveXZLanMx/Be
IWlRRLouTCzKZVolHgZC6frHrAyteP/E+Ub7IrsKhpEbfBXRdHDCEhbPf0Px1xrrHE5Z2P7iWz/M
qPDda5X09ciwAPEniELUN3HNo1OPmmpALXwhr09G+ohmk0grQs5lFEn7syKWQ06WpDL8SxQQyqmM
akZlbhTjCl4T1xbwHvHdC/HD2g5QmNmoBU+6uGccJR0yJhAEzoCir7Awp2+ewI6TU60kfX6Hq8WR
6SvI++L5+cfGJnibeDOfFuSQOvoceA43rWOCHdKShaUk//6HcWDsnb10BbuCMUW1vxUGJ2h6GEBF
kOLzTN8Eqvqyp+/yeqyL7rswuweEpba5gNHZH88uIMpCUI1b15akQbvmsiL6IUOPUnzLjEtl2Fkt
oaApnBzxejq/9AV9uRpLT1iPqM2xFUyXkNBtbX5yOi+0aJRCVqUUW8umi1XWnBZ+OH5TGdTiWp46
h5i8l0aoApnbjfgLeVI1gAqUElZkAq3gWcNcO7Q8UTYiLkiYLwInAmxtjtibWS6+CptElcdA6NIj
26hI+1HCwbWs75aaO8fMLbxbu52GURT0UKmPempebVH0hZF6PKur/4Sfg3R5VKNKY1aZrp5Qbvxo
ml06K37ZI8eEsrIBSm+EFwldmmeiENXX6u3Vsg2BpujU5NORGRPQUIjDACwkgjxNS8cip9KWks7m
Up9G9DgMMKt+hz6Rs91sb597ptJ/ZagGFZ67GrhFdTcvjpaN7ZjTFbZ4k1p2joLQGi84MI6JgCg6
ZDtasBdLEV6SyYHVn2v9t86aVsiwdk5AKaE+YeTapE1nsZG/YGr4S5fF59EDSZKBcfr3L4yfRcc/
mtLMBaW4aeO8x1CjKYtdR3oqecWuCmTaDNRVt0xsSVbaTwBYCWklMdGag2BpOhKZRGaVcmCWCYjk
2OLBZol58J2i6ZbzdHRupVi0/C7CZhs6tdXik0F7oGOPwxnwfaopLjOEmAoCAql0ZoO/d14f0GqB
rcIrxOfO0I/bxLjXjzccQ6o92aLG3CC0EhFjT/vFcB28uN4Y60BtBrqkOIVFRhqMfTbFlbrqC6DB
UURhQzAh9xhqsnlzA9vze5m/SCvizYmwsMmdhWsPnjC+Ovgpb8L9OtKoS5oG/KiwTfQFUAQgD4gB
YeCKA5oVqBgCLsfBxtLcxOuxVkgyV0TO6PLLjuL88KVRKNfCyOmOGQk9Q+L2g7gBBthQ+N1q8hm0
FmAQ1WdOUZxh5hEfQTCHmmDr6cDFkqlF05Thcc8STfJNAhYFx3hbRqrLixJItmSxA07hTTkHB7UX
6/rEoA2AkGvn63xMZ3HirTFr71FBXTWgNz6GMDOw/b3aUdUtNfTTlbJZr30jAL0SP2Q6eOFcILt5
IIK0NZssM3WIXZlFtiLxMZZ2aVzIQGdSntIyAvEp5xIkSuEobfNS8rueNTbj+Zj/sqhJCAvGLcSS
J7X9PfYRDehLLsXpN9T0kVBKAMjhCNGcicbum41EK3RUqDe3au0ohr0mEe5E4PqM6demzxp6jYus
P/0QeJd7JUnpL/Dtx9Ep6Ngg2iRzkkCUScdtp3IiopUfNq69I6Y/ugX99T+54bylQPILYG5zQd39
2hRUVEDNsWhOb+teBoA1EIYon0QPznLiKpjAxccU2w60waK3gpbgCfBBhB2qaXfk0IqK2PRsNp2i
sp5TUoUsKVu1KWGYDlxOnZ9u+fokZYIksolyeoF2Req9u3Nba6mkusGDDcIM9rRJ8Ral8LmYB9m2
eNjdD4bnQZGLWmeSHDrP4F2LNIZGxpGO7waEtjIH1CUP8BB+SO2aOty8y2HJ6qWptmZ4S8qh/v+7
MMybfSWIC/h2+J4FRYh5VXPgtA7Cs4ujbPL3Kh4Kb7hCCoqEly7Cv54VmCncyDrRUaR5iaDJuNJu
cXdcpBBVCei/gpmzBl5FvSux3sAOHYp066jtED+P79cyP2l0K/Jel4Mg7W7VvPsYrKX14nONLUNh
IwHFc/bIfu6YGyxU53m01uM33oXDz30xo64SQLpnYP31NiZ8XJDuXl77d6T+B0SRs8PKxrDwp4rZ
Blz2hCqYaS0b3sz6wtEf3YIScxxM7MYjwT0f+PdcuWj1LEvckEjdaep+bF15PRfKmic/ofNwdUB/
jiSl8Rx7HvbKjUmENchvbyktl96aQj8LhM5BOmyhHkZ0oiIGIKSZTamhMn8X2Kcuk731BwGALlVg
v4VKS2Zpmpno2P91xoMflJ7DfxzXWyfoS1rRgl7DxihTlr2IcSShSYhdpvMpkdf3P/FEmRuKdrbD
FpVNIhAR3Lgdi1p5qAQqRS0sW6+h4cB0NeKB3OTFXXQlyo/i3xskER79OrI5JiavgRphNMKqwl/x
QGNGo/T0U8EY1PNv0cCVV4e0o/n9hU3qa+UMrcjDyqyEAX7VjdI60hBzWU/LBsOp5xPbyM6vC0wB
Q4R/V1j+v8IWNC9/dOT6b6ko5PC2Y4YWw4qBB4crtFHMWXbqrO4monoNhX+xif3KSQ1AJ7TBQGn9
ZSB5/n3R/M7hKcQ31VWvAgFG39pwGRxR7MXX43b+LB5atbNf/JYAVZ5LQ62jvb3XV3NJH8ZtUTUi
9V9dqNUTiE2rJ2Ho/lSjxHxPF7AK5EP+7lFCXDSTBOb9oBmjneDWPo5fI+VNKRzlSWYHhEYyWWCP
O4JcSvh/tEgPBY5c/z5nH0ktOr610hFuIZhQp1yeLOWhclaVgQ720VoJiFMNDGHuO+QuzrsxXfYq
iFW+OOw1m+yZ2IhEbeaaD22MqGpsUdu4w5Oqh4o13aVoC94+FJTq9nm2kZKOzalPajntdJkuOZAv
b+Rgm4VhFwUm8mmZs5eK/nyiOKsFzfCMxsmdxjInrC4if9nT72rmqkR5YmLeE/7Y8j47jbuk2A2h
U9vzZGmUFyMKCG6zd1ICm+m4ktusYkeYHQg+gnfd5uqxGGQ5TXBHS0m1AAwCKnzb0N9nGgheqQP2
GvPN8A0ndwrqv/lveaaJnRI1eMeOO2UdCSku+9CPPh4QGqYYZcYkUcJSFNB2OFzpvn64FVKBSbBU
SYI14V4l8u03U7TyXlW+0Joq1tQM1bOHKuKmyZ8mFMnFxk2yveCxCovN+wswHWY7jpdL5bbUHXND
TUSgZmTpyh3YvrUJjZ5KQfNrYCNZwSSizQgOyekGQa+P9rUvHp995paZ78dNmUjULZitSg92FfJM
gHcv48pNcChNawmajyiDFSoQvssSp3b4sNONHeobPxObCAk8wRNN6K1U6jk0Zrv6w66HNbieRR2b
nAc/YWuw6h5hXhmVr7MXoBsiQU32nDaE/3zkMwdlsxX/I/sfP9IqEqVWmgWNCyICgnO/gwZXQpiq
KZwmygWqTguhSqLio/daDfX1jYF2L/bLrXGinRQwdSBOwmsFvGbp8Uqh7GBKVMTP6FFQLMxjwxcs
I5IplSZyJGWMfyk/wa49DIb6FwD82qMiGEVfk4oxUKsLmX7Vzh3wkLsmJWhli3wLNfd8k3sBc4R1
8Qg95L3P1m+bQY7NsCd95oE7kXhaaEcOZ/ZopOFSZxTB4opljfpTtSD2yYHaN5ir2ming3u2LDYA
jiebAvxgtwfnGx1TmblefHlMxZClPsd8nFeY3XKxRlP8ZtDxoFj5NwhHmJOYv7+yUe5hOSyAYDeq
Fp7ZAnXvnnmJZW49oPMDfRsPE+YEkTw4kKRG/ZJckXMKvkp64LN412+PIXmhq0dwxU1idhBxlRfG
7l2w+Zbqj7hqPyKfYYdBqCM9PouH3tiXXBG9e7Pl3CT2hNiaYXfYs8wy+CJiAlhGmkeGfdsnfxfh
b79K2NyXGSGUYe1sCJGDN5e1eae12a5oZ63g2ULFSjoCrhvahqLAjQCwvQp/2LWx6/a6KoaQV9ik
xbjukj9rthSSDnuLpoYmu+H4BTi/uaZOEw/b8QxIJwGkhS0x7XDDfSDoejmZSFPxhYnbv/WxMpGD
TnmI9aOHUE39JojvncsQP9GPBulYEOpWv83AbRuEPpPky2ZEyiDpeGY62K2IiGdn4vfiGWx6aLU6
jcq+xcoBPY1lnCG8WfDPRzHIREL3mw+3PFByeM0DfH7JFfDq2YbWf84uGDqxhMa8ndbPfA7vQ0dU
pDmlFFmhX2PDN27vxOsj7d2V8y+F21uttFO5/90Gp8Brj2LGxVwf1WGqvT7A/ZK7H9HCHWbvCtZG
5kUgdAgiLMXP492iUk7ptyrAqTQfZwyvo1w7XOFLYZzWj24gWW5xZeSQXxSe/+6pquB+op3JWVJw
K2b7Oy7PJqEN2j+PTNhVQBB7hsxiGkBMNMK8oIkXCsTMFlVHig6wYiHdm1EqzPdrq5gr5HQed7gJ
DvjHuMrV5lGNazO4fNMrv2Oc0aYCtgyGFHQCYED8x1xq/f/W+X4tT5AD4RP+yJmsfojQfLwIlxqp
nh7qXccNsE1cMyZFJFisk/E33RKmg3rvKrAM1B6sWHTJt9UHRfDCedUHOc0djQmwUaZoCL1UrIbA
HaSnAq1SVPvMGOTTc/Chkd2z4UyasMLp0NKU2y0x1xceHNo6d8BcfUTTtM7uhIGheg+Uws1TEl8a
SWyNs2toZj+/f4j6to37n3hDXPKSYcJFocNuX5Ngt9uInWBEX+9p777ADAOpdppXHFeWyx0qy3P9
loDTW5cUIcC0w1yz9s/DIw0shWG4uymN/GwNujwBXMW2pWPsWSV5DQFegxuX+2xc//IUbZq1uOOU
VTlRqxHHVvM2NgU6WCDA05e+rC4yRokdwImsHwZRq9iB6fWQCJK2Q1EG6WkIm52H6EL0FPEASvzb
NFcPfJSI5tF3bhpwpR8LZuE1pv0UQp6uYCLSMuIOa2yj0o9Pgce0ePSm6mq7SkaGjWxLVX7T8L4M
MEI5U8jBhJHu8KN/Z8QeVKAf/dQbedWC6V4Q1CSyGjnUR1nPaJpsl+/slQ4I1KymB0MvX7hTL1kW
yvJTVmB8vS9Jfnsf5QnbcC604qJ+PWPOHsNZkAR7XOeimdM0ImgA98BK8GFWzv1vqSROtewlphD9
g2w+f2AHW198Y1cn5F4WrmXfksmUrq0CyBAjfswh1A8eZ7lbaZn4/fFW17orQ3BIaz6FBmCu1rNV
gb43r2h27sV5jJ4Nny1bIk8n31ZYdO8vaSCKG0ZSbpmOmSffo48/WUziO/AU3OUUvkrWsLjoD9qR
/II/WIG4mbF5QQVTDne/AnQddgDeJf4rOCspfsCdgmT+ZErWtCKNcWP8b6NAXxL6fnH+4yyD2d4t
S1swNMR8YDXZZgdEGzo9GKUNiZ/9vp0oYRdJej+92TtpgplggTTmMkO00m1ww3eUGtBY7RuXODFM
Qws9DL417ygyC92NS9MjYP4/TRE5fcBZMGEEDliw6+Qd+0N8FX67Nb0FKRe2Kg5xnaCJeA3SqDfw
46PHMIZuk9+IIwSQ+tfg0iEKD0qrQh/JKPo82TFDytPBy6KBqtzfJQUfn13cCVWMEKabPbQ1fHLJ
FlqwDnwOXkA9H825GEFztXwrkiwY2A+V2h3lNkZcsy4Xlf6pRq7TtR572xZntAG+kGb4y/uUXo76
S/k/P80z1ZTIveBL7aLa5ML/ZHpUWQ8qhxlq/rVH7FIvYretT7TrDk9r7J7ZmzDny5HRRW0iXpt9
BahomKvEbZfz4GE16wTch+EN6KIqTdig11+rHOoEpTIE06TUoxWGz44q+EMuuZ1BfkZ6KMiQQLxO
qsjhllIpcabT41d6P36MEzipO1wBhoaVH32tRVnokXNcFuRW0DTyPOFoO7pm2ypX706O9YyZSP1g
hpOWoBHM0Iv4ZkPniAcGvDTevh5uuSMhC9jvzjjC/9xZWXneFaZYewSRPppLGy/LrppcfvoNRuZk
QKHLmK4a0riA4D5CiTPbPjcrGx+CaW7IT7QA0xOcAHOlzBNPqwO2v1jsalf3Dp1PQB/phU7gPLh5
xcCldoAKwikNoBlPDejJdlx6QyHQBqrIovGPUVOTHXu6e2DJ+SjG/05NwjSD0Dx/IJyiS7COxpQQ
6vnAbNgb4KiEjgr+ObI1BwwQ5oTdAV5XaPBBDvQFZdW7fxjPEDrOQzqbbOLVu3T1k5bQQuvK0OSb
jfL8x6VF+4ePGbCUMAqVBMmR41qVVopvvTqdJkGXm0t+X+5J4esfFnZf5GZSzoIT3Fshy2Yo0Niq
vpoRvbSivfihubiLzDHOAnitH+Zm//+avDUEFAhaoNckGEjMGC5J3EqwMZBnUM5pxxns+ra0i568
EQz+Z1q0CE9h3m5voxplcQ/XUO+ihCm/m1e7w476aDJMXbvbNdyv1u9HBd3wrAG8/trg62uHI+y6
UXDIdfOTE+iD+rj3mbFIiPzGSbZUiwnQpHgqF97A5Jx1I4RcP7Sz/uDGRq3yJyqNot2t2oDNqjN4
HAJGkLeBKtB6YBjnNpqkGW7yEveI7wBYT2xQsd9lwktyQQuJsJaUEEszt+s7zFh777CcqUTaXf/E
Xl1kW7/413NPxSkyDqkofEk2ItLrVpERtt82WLuFyf1WeyRFk2EEaejCKkvLsnjQSFhdYhD8Iwpe
BdJye/AnLd7AFWSrLapo2wUnu+69ZB2dvWKeIlHRQREMFCeUds8J+2ZI9gu3AEORLrIZnszggsFn
g6P/CSdWQ7DWk9gdoz6TBXX5lpuCM5y7Q4coCcdk1VAzzo/m9U3eaSbMmiUe7IQUOhal8T5riEbP
v9ra3/A4+d8irErVy2rxNQIJQKDdsih4EBMHbKykF9hws9szyTvkhtKNd5KM8MnHdv0OPK+tYVwc
rm07urttK+cd2Y4jlrhH+HxhAZMSVrbzzN3xqsw02gZUqZSXb8L+NHyYU1Fgl+M7ApGEPeXwIvv1
jJp3UR8iIHVfIxx/nN+HnP6vPyFOXpM0PTkQiJMNK+l1l2+F0rrhfF2k8M+v6kWazfrfA9WBfpRT
orkUvqUpaY/YNQDpSk4PUDgHLAYGdJccpMA9zzMurBu/8Nd59oXOII28C/pmuso5//1RvYiQyLcU
kO8MMz2OlPE2bSSLPAcmRFEjDyAFbWdTgCdYY7Hf4rqWA+SNTyPUsoBsqf7+5bxOTOjLiCDngddD
d0EmnMo87wnWkHLMV/LUAYn94Q8QQ0TMS90sK/kHI43poLox9om6sFCK7fk8qS3E263FfgPF76aU
gvba6wF9J3qOpaUX6QZpH+aE9aw46ZKp5HMpjdHqkRSBGVUza3+URuO6MF0An7hDiP++PaWHlT0k
q2tIBHjFSoiEuZHG2ySQ7sw4oMx4bPc/A3TCEDpBxG6lLFj2R2peHpy9uOJoYVADtwQHKh1gyANH
BRdAkgqPsbRJewRJiHKU5vkvHDxKK3ENndzx7qPE/U4jdkwhN/EA+MHdWR+6UcwCjNNfYY/UmcSc
TsT/YyrYCShlaTcPrwCFEZWux6t/acTzDUk/WFe4WR1dZfwjqT2pj/7Xg8CsY7DdC+zS1AJWEHrD
rv/RwHq0TRWOUgmJKEVDvCBdvpuXEhiTSEpbt10kq31OEz7Jr5Ck3nfCKXhlePs7HIhvRmpjJwa/
ORz8FfWd6Hw7f7J4cFz8u2d65rrB9d1uqUQi3H0BvdCLMOdt7b6Sd0OmL8gBmb6ZtNvDJY6ONzUG
zcJLxzOnv3XG69q8avVGt+HKlbXzSeK3f4dWEikNmJKHjtt+WiEM4oYX6JBaaRXT2ZQ1UdCB+a16
4br7L88WCe2bPtuAJmpmBt7Y3wPciXTV+em0H8/Ds9FharsFIJxDOmssy8sbJ1HYspHHy4ic8YIQ
cE9BY5cOCKnkOmY4tSzGM2n6rmXHmIznCkPqVJJsoPtxJ+C4tEcUtFp2HKI2jQkwEPPo7bvIGyE8
hl4yJ+Czb7+6X5usimen7eK7KKb/MyxSDrF4i6DA2Jcw95ASsr38pQWVDqmDW1dHxHOE/tBvVj90
dfRpm0bt6STMwIW7UtmL/i6O/0SOBSETd4/cX3A4UFQFt3+kxpsk+cfj6zMaRX4WkJE02l1px5XC
psCh9Bs7oh5P3QkYYowd5IdYDwt1ajI+KeBdLBXY14hSQLzmGQmBptLY75WDF0oO1ItIrlXk0PrA
oNc9M0j45Cyv5jmYi+xYnibYkJdOWviPz+eCueo5nbz7lCn5HklsZaPwtOh8j/gUQlYZj4toSzG+
JouWruFX2tkvgwtj3/OlNX2fuw3CdH6w7AELZM72yTD1XtMl7EbnbDSrL3kdarCwjBWeBDX6ww2d
rPsW6oZMonnN8crgpqdK7bezcZ5hFnn8R4fO8J5Bn+AhgVqsR3Pm/MeZmwdTB6Pd107/QutPk00Y
SNULYNLIAIPbDuk4mjHP4TdnqCDOP7ojl6amt/ed5qrCFc/qE3vffk5TRsqe6YY7mtte3TrLVORJ
C2cQDtfDE7CwrrLYSkfuV6gEb6xVJDf1YLgoav7eYmr402xd3+onYVcX8mm2G+d0sc5GEHVdIDDx
AGduEJ5/8A5Lux4H1hNPQdFhuXmvqzPqaLstzZsjj6oOGk8rarXuXT++9JjlRw+hCk0pVbgjDenP
I72ZaqXrwyKXEnlmuA3mYdmaO04NKr5JXEn0LQjoJ4t4rlIuwGwTq7qBCp/ipwY/mAjN096qkSeb
goffzWph6NFB3KGu1wHVNjr0GGnx0veJZr9nsElCqEucqrScpd/H+Nwlq6o6a/U06qbU5DNnpnLX
QidzVaHDFeSKsJnlaReX00tfZpF8CUJY1eU0k/NKXWPkxPEHlZAxr7iu2gUoFFFpKkaQGO2CFtMa
UcHPNFmQo4bpzSuPq+VlNP8dmDDmRPA82i8tt5vQAqnGzHHCFgSiDDF+oeR4IE83Evqob99YWaJ7
IRS8SWMI8a4oaPkmdC2kHEUBSH2UmLrDnUR2OCMh+faV3PH+Kx1wdp66rUXGfDkLRiOc5CgXt4np
Z/wCm2/GUQJN1Vjvh1bE0QeSS6Ux7/XXHUAa7B/q/Ea56itue5mY/ifqPGxLAw6op0BCoWWCzE0F
2bWNl+B3fHwtXgj1A5ZB9WLiJ78nshiNnXy+cZA6iivzm26SzdPSCTKpSQF3qVXfXnkfmAVFRVyc
HZmIr3Z/fopA/PDNuwd/qzVwcBQjIx2qZgRXeOVYlfEr2gi3+xs672guCCiMerVAY2ClEHpbePwO
BR0wDKMKd9Srg84/M16hCSasRwNmfcKpfQ+KBAe6O+CTD7DpG9V9Qe1bQDUTca6oHvceEOARVN0g
UNcfvcNZF5u+K3w1+RamBv4666lGvnQXVxHGfd0XG9xMsaqXh09niALhhw5gWfsg/+2MudOP6yJb
R8p+x/0ueahXUTPhvN8lPf+lOQxqXV/+rgz/wA/sDQIuLmvtz3A75kIo+IMsuW1VT8Eax9MKACIh
jDWt89RqnDCy8iBzVwNKRwpR0V+68XFjR8la8vwG+xZKnBxFAChzsNQh5xnepMkYSqqAVS0kQDga
j5H396nufR/Fyth8bG/tOK2Om8J1KDS6OlXFq1W9YiLfP506ovRxvtdQyVpCtgHjdpbXDlH19ARt
9WciKieoReHiOeyBVTwKzeHVATu/W5sp8ElDIlQJ2aVcYp5mnc4a3qtWQjU7GNwyCBuvsP2sYRi4
iQ5unFGUjz2ILOgQw8xdr2WK51CpK+gB3Lw1/iok8ARkxQc+1er1BUBFlE/9+gtLKmXYLjZDLfae
8/+uMxxHoQHOmMTMfahdfI8tmozNVdHU78nJxsLcXdnCM6bdM96pRQzjXyYYETrKJ50jeW91osqH
UBE6rvvGdE340pCuGix0oAA8J0hd2ZJnQl5NaVgv26G3Iy9Qn1sh5ERUK29I6cZsh4+aD07JFkur
ouvN7K2GW5sHKCwtOjdVa/IfcIkHqmR93juXFKWMz/2uN0jYrUXsSvrrOuSvcc+8+OAmK/CUSLVY
wWbNsheiJugOzu6C/bYzD6s4VsO5p2O6xCymtF/ajrsM2+gtizvpaGYg+/u7DzYIbMJ1Hr9VPNGn
57C4eO2AcWGtpX1WywF9Q6iUPSkwy2rwYYjwGjPhG+PaLXTzyZw3QFj5wr4pyGhkpyPDAwxjD/TJ
Nhi9frR6cmwQPv1L/365gdSZIHbycTKepdHWVK8Glgwaj8GjesKBy6SpGOnFmtSjzwSudrFfVxUS
UfGKgWrpe/HP4IQAYV0N+i0uqy2AmrFyhZLainp4/C1NBUGcO00pQXg5zgZro/2nbCmI/lv9xFUv
H1eigbAuE+bfq1QpDFXYzU+JBDf8Pk3KBdTb5XfWdaGKTeSbcbghgfofcG7xpG8p2VPm5hxyuIyY
BwwqFFqj6RwY9e/t0Y6bje7PFTG0X4yM8ci1pAo3F7AFw2j5NqH+bC5XrDI9VyOTjWTQgU1dASCr
B1+w51EGsW7HJLDLFi4WLRNUw+wX+rvkQcAy5VNZcn9SZG4L6zqhKuyalQ0PyWG6ofpwN+0P4Ei1
b8qahzL3g86kOj6L9XWwmJYmmbGb31b+KMod9nRAcAn2OllHJE8CyArSKv9cUIzdFv8L9rulawCz
OK9AoGm/MjRA5E6Kgbwe7tQtyPFL5mGmnRqn84Kf0x7YQmKtcJYlrD4V18sZ5OVVivAjRR6/dqTs
TRvpWk8TnSRXAGLn83lyWuMJs3jbXxNykJ3DbnLLdIXdaKIoUm/rvRih9NISIR7xmGd6Z4BBrsx9
w7Wqbhf83hQnx9xQpj+0MqwmGdR5AcelI8gUB3LO5BmBqr0+zJ5JP9lYA2IEiQqyltq2OnWYlQg5
WLQpMALR1TGnNNJZsaiLxR5+/MZKLx4ceww4X3YSHOjQm91KULoxdFB0Y56KRQV02fr4dswOGzmC
/NrSV5UaVI99d652/d11sbywA1BBBniUkktbUOZvax/NFyjI30dFKauX7Y+RN3RHtI0sYFi4HAkg
E1BeNx197cKjLu7bjYCE+tJtYQ3wDFxGEKMmzwIHm5lm9pfTysCmzD24/P4P8O6gl/YUe6XbqBB4
2UOe74TgoD1InvS3t0E8btQBMUs8LoZmCoViNo2oy0wpTd827m2OOQAF39fx/IBzInzPDxTI9keO
cqxSd7AVkINIgDyGaJeZhSh9U8HFOBpuFswx45ocL6DJhMmVkfDl0QDwEqJJu/dWL+GBVu9GKBSH
pprWnyxDO20b7W30TBQjasB/IiPN5P3lhxJAlatJGmArgxJfiiSlR2nDOqO6gcZ8NTAbvOqjwCf7
35a6zv/SZ2GCK9ZLHxQv7KoYvR0o62IAlvqH3nSsp/i1I6wDhkHqy/1/LSdEutAk/XAMcLS5UVyf
VNr09SnZfsbma61uMaFzscWrS7WEyndDzZYUw6qj9tKg1Afgw5ALAw69QMxAN9dN2u5WhNAAg3LL
mHeSZLtHYJU+ETa+DMPa6oZ5+oxWUkr8PMt4j3Lz5p14GsfmHdlgnB86vtJAfHxNF1PpW9cxoLKv
LR2CCjKqSVPjQ8RoAZlSqkBaKCL2AXYIwl/DK/eNup8c1oT02tx9D1557khSvII+n3qfSsywPkV3
nGPKE8ITpfTu1njhICZucvcfrS9rAGaTsO1y62ZioLbhhRV3SpXimoxMgMviB8V98NQoY1QiLNZ1
3k5H7nez3vt1ef2/XFw17W2XQrE/kV3GHig7DV65nYzjdt6DCpEef4ZTTV7HAl6/OngQmVHRw/kd
ouhzmDkl60NVezX3gBZ/0CQJ1b1WJ+k7Gnx3wd0BsbwtNJeyr2uTB4CT2SHQlcP7ozemsM6mZqAC
UdwsA2JTHsu4Vh83osEishq8QJ9pea6dKYu/tdJUHiT8w2hnX0IFlQm6yG6NRyhJPvbEvhISg67m
dbiAAkB2Ekr/XM0Y0lWkCNUhunqL/7ka/zDTOOBI1ZU1BGsfj7GYOxJ5a1daJnIlYkVcIyyzVNib
ZwNqVM3GyIpFKrHGfUuzRMib6tvETiQZ3uobt3gfDtlFiWJV3GWo26L7Ey4CWHKDN20ZC+1bCAQc
p6WyZo0EoeRDGPyHTDUGrvu3LUb2P7y7735sEfESBDJqCt7Cm0ARflrn8m8r1a0fQ+c360gQTxQj
oEzPgVxh9dECaJNAjshQARc8KvX/nNGDorO0rUTTcbJBCl5s0H90efuJh/h/hajufbNEh4z5xSzh
khC2k+g1GYIh3upPA/Ia0cpO/EwhamTClwZuGD1bb0PT2/Vnuyj6Ql60NRtQc/JPmH6kYtcM04AK
3J2oIXycb/TqjI0JZdzMshDuGTyFTLqFg4TpSJSXwZbS1rHjmgSGRkUhimsk5qhug31QOGVkcjhD
00jK+mRyUY8E+ulV5cntm6fpKWsR6RLIYxkoihias73Phlrxj9fXMY5NtO+//iPXWep02c9nKvfn
7y94Cy85FZnqzY6SffyBJCqOA8CEiCl1G5OXhA3+09Es0ZwR3x/+44uJm13xbTwRqzvzjmWBTujU
B+BFkiZ9ZyydJ99xKESobSIkEwv4XdDzeIdWvvlHTirqWU9x4FwsjqkteLYMODi3/ErGnsFMJMfD
zswyHTs43DtiM6ZLqepS4ls3728myJVlE1qC2IRMRbl0eXxSAg5bUw04OqAbMhzv11MFtFeKg6dz
MvgL3eDyJd2oOPvi/XYhywufxCzLDij9aCzX3XnPtqJ/6RB1zJdqIEXekLb02Svspa4ngynpljdo
Gu6MGzKmwp/cuS5wpKuP8Aym7/14pCI6rvz1rYinxQPwFKHh+//nCd1B5mPEMyiUmtjK0l8BA7mF
YcuX3coORXdM/lWSCy0iRPv+KOKWw7nUsqu8JI8+3nUAfsxFieAhbIykF7gHcqUgYf6pyrTI4QD6
8ILG3gCyxo+elcFwVj/P/VF8cNM8AZaOcqrbe2fXZh1Lhdk2YVFN374MnaLT/Sec+vh9Js+YhpdN
c9rytmkitBWu4rLOqVBhzz54Wndl8UIa6JrQy2RLwVWUL43ouOLu+IjDQ1i5cdXQYy22zS2kWSvu
6gVJyZLPRX0LxFhgV6aLHHL0qTA0L4aqSmGsi7jNrWgKZL+Tsus0A8kVmsaSyvlhsx6T9oBNk64u
ClJhwASKIcCuEi7D8MPTewXZjcUfNjw6h85+e9+VfElRPLbRMfLhXtDkDCeyd39qOlVE/M4CB9e0
i4yh/Rd0hLRD6a4/n+7Oo7As4iKzX+0kZTcuA+pam+viJyhyuCZJV4pqROaVwg37niieoLLag7jJ
BflF2P7K69t+4wUFjdI8yp3lTk47QlYY7mtok8LoFP0V5y/t2gbJzecMi8AQpJHFYLrIoDDgdXJ6
Rm2eFejRdoSHoQIDwVwZJPmx7PrNUiEIRy4u+3c1THxpVPpHcnAM32APaj+IGoYkCbYT5C0So1Ao
SpXGzi+kXhkjpNksg6vsBbUQKM2GpQRwSO+1niaBS5jUEGxW41zNKb7gpQL2SMjzJXMJeQ/oat24
kA0B9HoGY4MytjNPSJ3oaPvblc3AuheWO4aG4ZsDAnMyeMs0J9xljZgZ6OEzfWIkqxHLg+x7wQi6
Q2+qqXV4ea1kXqehM16Fvt/VhI6QFeG/5YyMW+H5FxoPXPVV+7PSJvosJw98IwBFyaKJpj0yyadw
eWlQaHFugB6VGLBKQ8lGJCnGTuIcsCJrJb8f+zkxCmJfA0BXMk2AVThIpPEb1hjzP4MibgIwyEA4
agVJFYikd4PScaCbRN+bkYAWbVt/CbwTjRLdMwlkJGbo8ImEVqoI+pNcTw8U/alClLhv8o/+oIfH
4a8+DnK2kqE7BMkvPWhexCKmv6xrunByOqQaA0GSlbVF+Q0o+C4kgCXvnQ2/u3sJNBJFVoOCN6m5
9WuuQkt++tMZJlzL3FHdN3Iumhgh6Bx/Vb94V7KlG5agiL3Y4D0MBKzzG3c0OYEEdx3sc8AsQ+7j
xL0e4/UZ4t6is/IYOyWVd+5ERKBTExcPXukXT7LW2YVoxFoflSxZV0kN5xHDbINWP+HwbjMZstvT
7a30tu5qHZ1uI8r+6c34ck3XKeAc+LJ2oN/KlhZI6Bg6fP4oHzuBGnvPgHaNDBYSI6l3HBF4y1kQ
7wMo0UrjfBX2TA7NNfcT1z/D3jATvg7Ke0zJL4nWr14AeGPCFSnhGvjwRMX2+SQkcRndTRNQM/62
IYtexKLytSjRG7cx2IrShK5skNS2TQT57Y4m305DncPYax+TdEcy5VW5FN/Dg3l30vBfvCeDhaQQ
F7QAKBeCy2Zcj+MzzLHugAiIEm1NDX1cHn6VBzPQIg60lwtHvkwuNhwPIYAx0uXDGrV6MwT0VwGo
c5Jx7A0bPzTzRpV9x7AfeW539CU2wQVc9ucm0W3oi5HlMKqD7JqV0XvwkfBCaXYZrz/apYY2SnR+
l5qCKIp2wsPpZh3RDvid6e+KqzVL59izwE9gpi7RX41/0I2QMt2V7sKIMfVOc8mNHiaf7X/FMZIW
a264Eb78rphO0wd3AUwWYIhUD+caW6JnKBvunvm4eoeIYkjNQjnJXuIhi2PZy/JyUiKWQsvfmKM1
qCdn0H1BkfG8nWNiJRBfFEbva5cVXJbQGyafufi6xxNwpFdy105u9MSFLjhiVpMz3bbLX5xS6ktn
fFqtvWz/GUhf/IjDvZdfBCo59He7FyRzwCFHJzSSurW9EVOOHOAPRkt0utCEbsTFfMY81stwjUjY
w81RL8RuJTkcEkUCJHpX8DVOKMwhkxho7uxuUZM9JuCze16soKtQn9FHclyXymz8AvhCjMbKBLdC
cC6x66Jl4aEByxXBtPwa2cbDuXoDm5P7LBlJuibNnplm4osfQsu/Rv3s3+pm3aNIhPSrEgXuCCYF
cnEj1gI1106Guemq1EROG+00N+jOs6ILTpn+2PW2gSbZ2YG3yi/6Phzl0CQ66SRTOEZyzl4qPGJL
nuGq437rDgYQULhw8lJbRMFY5Qhm0fVil8aluj8HOXODhhByU5Cgc08rmL4jD2AmqspwsubMGITv
9wUs66HZl97ioOx1TBhdQ1WC4JYt0tu5GkfQCuR/8ts5UIz99HK3/JyF894yi7KH7UUH4nr6quxB
/j6iRM4xQBAb97nev6gCyATm6ZOZvtjw7RQ5gxqqL/fkKptC6EMzsLn/gWjcfPkvUkesTTUJa95m
vXOmy/lfWiJvIbXnB59K0JGAKTMUqbWkoFvAThPOzTASkspa86MmEks1oMmAN3QkftAC1cqHVfeI
hnWIzixSuUheCtIZ1v20WoC7wsg7nckWLH3NlRffd+ZrwtgUe1z29BfRmdBcHdMpTu0j09zxlcFS
XkY4HVKQA+nUjWpMyDhmIuQlF0jCDT+VqnOG1zsP5ln8O48ZYL/1QmPt8WEU8YkJKFWGpjl/fjXA
DOLkQeo3zKxdk7PLXfpmvMw/H7maiKLYsDvs2zb/QaaDKEauuHwA6GQObL56VG6M1LEAEkfkZRxv
mRP+mhvZCOGFett4kvYXvCBCtXkMywz4yU0FoNutS+H7YWgufZxJTEKb+OF/oWh27NESmMnFZret
5YbLo5WYPeb8ZDulwT4RlZraccBT+8/SV9+7/NwQAPs83YRfbdCAH9TVK93QFGDOkrf6SJVe5ck2
7yt9E7VSs+xKbsjSOLB/TTx9s8RNKqBjbx5G3CtDUmChyQlMpfU/R7Ltim8P0yPeoe2Xq5r64Xl8
0yaYY1rA7yZ81q1jo0HjTzBKZCSrvxGBOW7XkOD+d+2/kz3htth+3NUr5OGDeSlltHyXwxyvDtpw
GcaN8SC58EF1BTK1wWb3IqTorJVZnGd9gbqG39bogU4LAOzHJtV28qU6cDDal6B3eu/RXtSJKRVe
VrizKg52m/Sha8eR48BAvjRnG/NS9WjqmBG+OMXu7JFcyk4VHIO0OjQ5K4x5nvsVVuBJGPhDJNyi
ch2hLaYrty8kKpSFK+5mh5c1iUxUHnyirKFh4L98VmBEV99JAUwTEXAvfGnLx+/Ytsv0xDGA0w07
3ltkfrs3WWaf1vQrfeIolL0N2SPJ5ySR54Q3K+61A9O5ybbyeP8TKLnpWM5EcQHFhZ7u1SM0Av+Q
XDIftBqDCF0F/jMhVbGuL0AakL4nGiPu34dyhI57/CAmC7iqKYTujLSQ7RbHV6JObV+/VrROxaPB
dm1BJKXBEwnobvX/rYh1fT7dGXtF7vtM9WsWmK8DXcSoU1K8WPB3w1eXRndsZ9ZwLiL60AxTs56w
wYgHQFKttbkiZDwFo+wnfBp56JVlzgI+lz/TBLoz5cWtedWFocyx0/QpDnjDIGw70svJ1VmoUCbz
4K6CF8ilC1/CYaZhY/Q7HAi8gq96Kba9KDb/mYA7CgG6VwmilFaPH1sOoru8DnWx9GIhpPy6XZDH
n0syUpGHJUGhi+bQK2d2qvuUm1a3MHUbXPONUCRDTslq2pt98UvVBgRbyV+k2mF+bUgzfdMk1VA3
dZFyE5R5wKsZpjQbuRvfWo0usijUKQcRkqphtzTLhP43FUxHNHkOof8LT0Szr7jOJJONTnZIgH4Y
qEKL6cLT42ieiGeJoxTYLLWyHnhlezKqk8hvbDIrFfvB6TOfS9NI1zuDePB3FGsfyA7k/t0oZgFK
NIpA80tMy/xDcgrKfKkzkne73j13f1ij8RBzyrqwCt2GsXmncojlQIiNd26Vdcre/vXdHTTvyKjq
6XZTnVghAN+nya9QQDAGWgJ9zfRz+a9UpWYpp08or9CzFKq1EQMk2qs3ABVydyimFoAkhRxnoKFA
YP5UqmRC/KuNfBJKE2bRza3U2ro//s3LQG92idmGadehZMsZR6IJdCjyCTaKernJUr610Jqp7QUu
2A7GmJUFG+Tnvz8S2YZOd1B3T6N3RsjaEh/YRF5/mTyeQoZdGVz2bQt7iHqMLHOdvEg3cLwc+KUV
YPkBN0ge62drtxRnfdee+cLMQXP/eiZwyPN/AMj/6+H3sSCcy4Otx2vgjZjbsnzNP0Sek75UEGjE
nF9nstUXYVJ/YeSW3uehZPxtO0zsoETSYGdAftkBdO59CYIN9AlqnMEwdyTQ02S9w3e+2hs54vvy
9cIxCM3G/Q0XxZuOk+KVDZeflr1Uw3vvKbZQUqnwb6XchDxyTDJ4m+BOkZtokn/Y1JhRG+KEVK6u
m/wBNh94fj35KfDoVQFHCLAm8JwxhzJWSC4egNOIX9fxImLdHpfKKbwBffuiI0pTuhbr6SZhgeBt
OlnQ0W8w9PJc6N0DsCYbIaAsoXE08sGXTeZWpl5L5rBwrdG3lkyiigBXSUzRg6/d+Rg0HZmUH5WJ
S7XJHSsXQaDFUfRqh30fiAIP6CM5Ix05CkbTZ4oEzmYsbWOzrqyIusTFVLPuxjktDAs/HvrAdzT1
FK2HiBFDCyg4WxMHBQ5NhMAkm36C9M7sAN97GJoUUwEYh5ULSwCdrapCdMrgLf8hR4CbW11J5Dtm
FfYUbqpg0PYkj2k2w1tUdqOiVCHawZgr6e8a+7ogmZahWcyFNfdKWShKCjCMH1ygPu3p2qrBL1ML
xijpNaBVnzDvtXREzS9YId1GdMC968LBfsDEegPlqz72rdubvjga5a/EMxgavZ3A9PQuDgF8dXL/
P09lDHSuYEYWkiunue9eaR+ak0pdDLHlHRP/2fy0d/SF57hfbhelZDJ3WlUpKjvPws5+QEjtwgmX
Wfc6qp0AWMmS5i1gvC1AA6fs+/DlESJR9wV1NLvTLpvEIofzrCK73oHgvKYnzvOVgJv/ipeAy/jv
ofDriMKrHq/AIzyh8OavF+tqyi4Sb0COZpICi6rWrCMuBTtQyfKZdeK9yNvh7fAOqDgXr8dnDlB/
BPpWahWyuUsijUGply/JnGnU/EeOuIgKH7rNla1IpWjWTQzFh/i33QqgyhHg2qwXeg6+bQwOPEVc
Wv+VZCgeXxA++npef2Ew7dlq7S4kOOQlDPH6ro9PJTEX8+LABeH0kr9hdapdhetUCZ9HlZr8I5S0
TZLS8k/AJprLoksJnykevvjGQx8+D4x+QgQgQZ62tiltWzuLZPdVqE5oCvddzARbgxWRyUHzT8+c
v5FuIWJNm9t5+JZTx5XUuoIhca6+eTFuwWZ56QKSnPQOEuuxCaJ0hiIn86O9MVMEthq5Cr17H79R
pTb/yob7zPTjOsJSVPjxf4hYynlxs+vfC+NhWw4dT8jd+zqQJOKJDzpc4+e6qv90DQ+gDUavc9Gh
eKmpHRFQF1MRTBx6BGAUHPZYamjipHQg6E/u/dPrqrAFx1zhFYu/fwooz9Is/6rpCe9t9rMyYreZ
g3g8W0lgMLJXZGLBzu+fRAR70EXFB6NDtXsDsNVG0CXShDHFXBaEspv1eLaaoucqADNBJWX8Eo2J
H2svVQDXKU6VJ1ZjvQP/yhikRi4ornDakoLwbdO9BNUshljJC9jsZJbAHUMIVJtSW0GOS8JBK2EY
7ymqRSk/Vz8Ls0srf1SUZZroCUWOH9d9IcWvhe5oj65WX7JLlBs60DQ7wCzB7GjrTDlNf6cj2TMw
HBQKNTF+SyNk6b7pXXIJ6KH7Cklq6O9R4c8dVGIZV5sXt3Y8wJecG+oEp3yaeUnWB0eHBPbO8fAN
IENbDuygzKSEdMqzk86OtkGJR77FR+CkRyuDOaDa16lzknnsSgbHygQSTQMPTs2TxWsz4uY5mDUg
15vXaJLARVjTUH8tyNqY9tefFrzn2Z9jCROBVsLRaxtiUg2uGhvPREbEbb6+/Ry09SbGckVEMSRp
YGXU4Cdfa3QfDAbihLzqxW4vkV41SXsY6gvdXIKTToF5s0AkKZXId5UoWGA7yVJpkNkF5CPjyihS
c/LEvhhx/6ZqGxODcJAfgkw7j5+prKoq9TUFzOp/wxmBDptlGFzEmAh9pUEK33afeFnOQhLr/mTI
ylp5XpEkaxjnww+M5uipqojB00JLpqS9wgq9rM7x6fDo+RnDD4GVzCzMzfZyvuSNbzdm4r0SCdcJ
lNX+wIF+P3qA8dWn7XW2mhkWVoo1yxJZ78zpclCVR1LyY8sXpBRlVXXzNkDQ58/OO3JGFbJIuhc8
5gW99uYbKnhvZleydvovl/SlldFCTh0Eu8Qi0FMyAPfd+VNSH1H9Py8JVlX9v1ldrUS2cXHOMEh2
NQFkESHPZKHxr6cfQ5dog6m3TXxAKK3cekVusjlwzhlWpnW9e9uebaZjBoX10Ykpp2TdC3aADOQx
Ebd0hOVmGHpeyCvyGok6v3q2lYvY1L4lEFXfPW7ybMbFyf/0e9f1+jqtfT/VNfg4DgOWsmTj8V/y
w3DSbAkADSo+BHsumoJWneIuSqabdbaxKADoK+91yTiMbSAOm46mNawpC4R/pXiSqBd5jXRVbo5S
fN84ejuBOCbIWnti3Lz8htPqeXAXSb494fdYunitrvh5HSXTo7KAKEwy6iK8JLTLvAQNvIkUV/sj
l3RURDWSH+6iMmbQ1cXtGtGy+7AhoukG5WyJehBMyzMyYNbl6IDbEyAyfaY6EIp6mwKYWsYMqRas
/OVYCJVA3HcoxwFaouQqYakwFpokCWFj0IAGnCtVhIBuLxJe4EMicYrDSkb9jUfEV+MwyaY4B7Q1
e/FoA+ByqEhJuW3437X19FZli2C6mB4d4yKBuuRtMJE6Ic5QxjVU6+mZzq0w8t/rLvXlUZchQXb1
BAmunEpZ1V5tvwmNaK0Bxe/wduPu4RTUI60bKepy+ftLonHCuCn77r/N5RquZrZXBB/SzT0qp0LV
zBmWqbO4U3XKvGH+OLCF3LWQURQpS0Xk5ehsS4FH1fGiRPyKk4Ku1RjtnlUn+5oGlHlZ30ijJTji
BMUiOJQhYCC+RoGrS4avdTDfqliFvmcdrRjEBIDb0KzzNfGNt2ap3uja2uRgyPYrybigBmj6fTuG
Di/V1Gk6tVqe5pzwud1iPgP1as5drq1IH5yVJumOKrzrTDBPaaEqWm+tm8Zyy/jiKXm4ybNU/+bs
lUTTkXYKX+OE/4DCn+Gn95LeT34XYtIiGMUhDTWGYchPXISJ6aAAjFwOBtZapqByItxfTgh3PWvx
AzesOjwZ0sPywKMEDvZSRIQzA9P9rrG/AqErEaphN1/aKNuk5WzB/t2G0I1H/BMFe8ymnmffw62D
LQAj4ibNLlH5gCa87oS731I6RIZRAm/CRrDWHgqxZcjYlYxOPX4/c47czwb1anaB5rVep7XHDNjF
1oPCNlmah9yWrCOSdkfvY0Agx2rB2ne7ZgRPBXtax9f3pAT5jRrU3E66706GX0TYvsOB+X81ZRoN
iOHVJRyDYmwmI4OxyoxcExzcU6tiQOXa6UMcofn30Jmr1l+3F9IZ847cqLNJZkDQ2wzhAb6WqP8T
jnSMS2qPA0rmdJz8p1fKzQ1YqafCkkn3YO+VdZcKedyVdNKZ+C6N0OdaUAU+Ihlf1aIcCoJu3x8Z
jq8Dc04oGPZEghSQqkfCDxcrr/bIkAfMTlIBNSPzN+h37UkjxEX67dCXk3gu382ee+iJcjhCPFT0
rYlT+0gpxzZyGWo8qztlECmNRJieQ46d9rzZ8wGjjRNcXHbNWO77fPwQHAmm4cc33FHyiZTMFNX/
iexe4NIrn+J9fKePxuPb2fMI8OA7iKf2NL0TcjAHXs/iayw6GG7htn+GvubJWuVAw8lYhE88zWmP
HI7Nk2qrs53R7YuDMFBF+VmlFHQGQ4mMH0sKKa0JVlwOhYEypO9F+JMnFUfPeCRf05O6c7Tri8oP
VecRkYqPuEU+vXcbyJhY5mLdM/XqDv0XPR3SUdCZ0NOh1dFsWBQbAmGSybJXC7R4hJ/GIRli7uet
5xLXaaU9sL7D/acebmfndsr0Ary8Zb2FV7H0KQQ/Rhm9EwVBd/+GWV/DHRiOSx5Q4yaDEtaDDXdf
KOjkLD22pl+Z3qfaHumtSkTKBe/53HSnoEt5PFHs5UGe09/dzCN4IYzEur/XVOXfyQ5zQik80XTB
vXuCqZSNLtG1YxsG6WQrvDnefCyxHkUSzy8OKwVd1CP2R4tGlIcldJksp+Kv+mv1qdnUBZ8aUPoQ
8knsQrEld9OiKTU8nv5o164jjawDQNt6Qtf+aALvn4f+qcXvRy4K0FtR6QSwdrFm36+2Oi+G/4Xl
8MUAz/1JsiSA0st5dNP+s+ayeDsqjk42KX4/Ycfl3bQWhi8movclwu9t7pnBiNxQLdcPFMZE8rrn
lgCtZJiKOuCBkpuAe5LWG2T0DlxLxmiBNvik8X1yDkk/UZqCMdSTWGnIQfk07WFmJxVBhQfoszaj
J8mxq+Rf0toaLKb3F3IQjckWnR4EQF3aWsx8Cgtbwdp0gzz1w9uW0OClLBlQfcEfhlqc3LxIV1G6
+Kz0AILMAJQ7FQn/TmSOuVnb/vD8dzM+pJ/KuJebEiT5PPUsEBhmFgK2EXwI12R7wHuil2vcV0Io
Bc8JhxACfbsmbfZdKZhCgtbHVtClpgBu4qtc8+huXVnQ8742MO8d0S6lNANiVI7mcnGZ5DycliH4
gkeAHY/nZv2BDAog7xeqJOyEXEj9+LB/ERoDt+IMw1Tfb2yVKEcs49jv7UNDzJtGJvqIBKp6o62M
JQatCQd7v367ZhyEJY+E61ZOfkcojfGvK27Xy81I2BzGAeOvBc8KL3ipaJcFjRCrOEGtVjT3nzHy
CMNt2F/AuR5huaAJtw5mCExySm4dcDorV+VxH3WcLhdJiOmepEPpZY54eAM4BcONPvjJjUsKGnnE
LbXHMVqlPldsD9PcsInVvwIyUmdLxKdY/rjHepTxCvm0FcbLmqEddrbyLSBhggI8KCy0X/BEn1PT
bslr/UGH0ADy4gblY8qiDKXYv8dG9/gKFoJF64+d4KA8XrMfed9lZ1rHIbBuAYgAvGMRVw+sAAgP
//ez38vEEXBToopAE5lLq4vE/B5poJtlVIkcsGzX2nGyl01G85TgurBIOXmWHyZ95krciWLX/X8D
fdllzwObM2f3bNITxlA5ZuTRyGL2ijhV9TsnPBtLmPZIK9p90/ffICfqH/zwyi4hsZbj8YBO3RVm
jhjEEONv/S4JDkRbHzaEeu8109T2lcsoBIVosI2MSp1VhAvabUZZd4cJS5dvNWL+nrfd89JDkehd
6vgx0ypJqiVNscjeZOAXD0GbtflpqAAhEvzWG+OPjJCUBSR/+pqNIZLFMthxFLORO8bwV03sOAZq
OGcY+EOxYrFVs8QHMzHiPc0+u0D+C3HSa2FX6WviqgxeIQ10CGwF82Dgfe2n/iHFZ5uWTdGuzPfL
lLk25Tz/FX+kC/ulX+N0/n/WEjG38Z/x7NPpUcbjh2McFXUr5lcIn6TviJsANJVWjHvqxDPjVnMb
L/poc3s9al0slj0hSXG61h0inm7vfmq95vZvhB0la2TrQhH3dqWG2KxoYNQxa783/V5OPdIdbE4j
2DtkIceU9YmNHkZCceXYsH7HBBO8dpGiS9nYcr+U85h8bIdRjclIDM9OhEUPXLwgbYCo5JYdzvrc
k9zWmettzejoE3dPlOfMYb6wQDk2V8jbWoUP4ktpcWoaZPMdozANcwWt/HQg67PaEiziiUvEHfOV
nia4JPDUDNL6p6mbnoZXawifb8XM3nwfh3J4mpvtglUA9zhDddegRleNYpSv1MrgaPRQetmzL8ks
1aTtUMF1Cjtahh4dmVDi56paBgu6zxxXU/OUdYdILUGeSQ3dwxYB3hYQQzzhMfIBlzN7Z0rd86kx
TcAkI3gqt5xoht9AEuQDlAHlxkQ1pz46OYFtSaH/0qs53X5pYN6lXc9gDhxg6dhxFtEvrVGtwHjn
6RRYo4F7/FW8vPqarTMHjGT5KpKRSf5s/vWbT1r/+rxqcnYRLtEaiTemjfz0Bi3nPpZQG8ijqOYr
T4Zwmid3PlQkBCtghFIvmbz0Nj682LD2AdReiq/3Uuw2USCsUrCeaqiwiiEsCoVsSjRZYkNI2/S5
VBo+K3tUtnus8Uc3gxDfLbcWVaSoCvHvlpSKfVZDS/dclr4msy6AzXxwQeyV0OLhUczHPzTr3z/e
SYkOV/OUOlDPIGqsO9qczbtfL2dXLOf1scxZsDmV46AVmarlHocK0MZx8EvJLUwoOm2Lv9/sQUYN
f1OeDpztLNCjJ7IFCGwmJ1aAgY+w0EN4cbXUOlpPgYxplIL+9yuHrBGALdkDl70Fe1yQaIwPGU5F
1ChjBOXtgst0lXJuhUBsbsafwdHaW5cEdSKLFR574jF/oSc57KshDSV39LyAw2a4m9G0ubFfmDGg
TLEuXk67onLzNPw/8MvhTv9zx8+TyT1qmO7ZC652rMymFNBm4WVTVdOBTUuRma++dOhFHYuJjwBe
rv8SDTpHqLzDWoC22PT1+KQlM+AjFSS6BWuFwOSimZLw5Wb3TBHbrQx/ay0e2DlBFKWsWaqExI4u
9npC4qmfGPZqKqASNAV0ynhp+1GuFqDoc6pvU+JI/dei2E89pyixMHsuimJn4siGgCJ1vIlmFPgD
UpaxsexdsNTNqRmqATQTCWPk78E3dXcyol59LoQNX+nAGzDYX5PULdW41nMNXHPfDZDEXU35JWgz
RHS8aSD0E0+UM9Gae82NgpbP1A+y/JuHAgK/a1/FgvmDgQzyPl1gO7iJL32RcTEEf2aICOTwCL25
kJXiRJA6/CD+zHoVsMSxk/tMVNKHmGD+2wze93nuDGKbHW+8GbLPkLxeXYjEXHf4ZWHOuDdLAA9s
Vj3Gt/yiOG2kRDXODw9vEvHH1xp1dujcxukQTFZ2oTc/AMSUY9AAvIlzGg+uunCATmMw68qjn0e6
nDk163iDvKulIr2yB0Qt+NFaBonku1mK9dI8OG6rZuAAnVdz5DGTNDhAz2PEWvTsK9v9sNWKt9B6
wGXtwskEHUESzWi4nV2No5Mo/LJkualvWvut5AWmlCjcnEs/Um9aAUaMBl0ep7pROQZd5vj5uoTS
/G1+fcLF1f9keMHtR7k5xUcrojood0a/UOOgvWr/nZgg3W/oJUPFuOApMSxWzH0bgJE7v3ge5H3C
pJbRpU6Tyi1MxHMeM4oClzvT3hSOw50whXFibRStw2/q/fJqLpXRt/72Hy7JPowXRF+nC1Wopnk6
gX2A+M610hawWHV4OSsC5RSlEf6R6+jlG7E2MmarzxzrH6SM19/4IY/9LzfSghKdx9Qzg7wxwTnd
iQWiuMdalfgkqwI0UIbC3KO5ndXz5yJgokqZHLxBPdGq4Lt4jNtBmnfIkxAJea08DZNALxe2LfwW
laNolyOkBBMBAnGEZxQAtV4jBk+7/jlvjgAKqsVnteTa/KWrs5ARzEtedxc2CvPi6WvHFDtb6lbp
ZtjJyfxXmMvZkHTniMQcroo+BUQq68grh/5cCMF60E5WzW6G6KHPQXYIRI3XZYseitAMd1W8E7k4
l6iJB5COvF8E/zLH8odor8Voe+3EdYhcAokivwLEYeGaxDVeaGMI05GRF6Qh+6pGaX98kwp022Fp
j/oIRo5JXbx2S7jwhDPncjKayTtvm9MLnFYSN/kPtvcAfHCqAMmtEd+txVdVq8mfDavH5p3IDG5M
OHBZJL6PrUXA/lloepga1d3C0hh+wj+pb9M5j2C6gmJEWHg+kbyUfb+1MmJGGseK+i8403VsOqhg
+NPPLoehhCFzeGiF5qeW7Am0LSG5gP3iJMwR2b2XgFdEn/OnuKLBi3fPrPjjrwJ+cLOcM2e375o3
TT7vOJiwO2R/9iugZ3q/sBlM8iuqwn/WMgMjnw23MLuMlS8STw8syiqVGFsesr3Dhi0sp2fYXdFs
NnCjhQp5JArBDhTQpP7W3MIiVEPLf32LZGJ519AkvbzdInAr6X3EqOhdYkFRLptUlNPtqAlZn/Nb
789MblLJMn/icbuRhkRHS2s3a0ha3K3Oh7r6ObRgX5tsEMqLUO0wi8NSuFylPIWJLgL94kzjUgQP
Jiq/owGKWJ1QKrugaXFkhNi4CIx2lEcKymlHdl6HQ9nnt34yyL4D8wZcMuFptifqgVclq3eZPqfd
XgSA0MJnlHJpPaDRlq36nBrFWkF8Wko9l/IZ9u3TyBDWvXa8u1BDHmsJR7vSr2UXS96tFHSwdjqV
96+5Dk2eKT4Zmq4mLG7l/6IlSkPn5Q+8ick0+3esftbOHyfq+A+NhblmGtU2p2J3IN/aHWJBnn5a
abixLlcXKsEbtoJJ7TruRgKrI3rx0rjbnPJ5tMbpEAdk3GEV5mS8/qEmaWXlmckciq5orXC3Ax6r
pPnS6PKwDkrtt/wxy4IztrgdvNpnYWqkbqCxbIRFS2YODaoP3vNKPbUDGS5mMmMkZ09Ui0GU5VKn
uDreUxBtv5ebXUvj8qHe8kOg3muruct5lTz2ufaMeYs/2sptFGQDt989iXYstQhEO89DTTbpK5IZ
rRX0IrJ0/oe7sQ8Gn+YltGmVlXijqyYN7QrDdhszcBGcsJdsZW7v2crj4jegqcQ23qvWJPAei/t6
8oscbmT5CWvXMMDruoWNyHyY61sGaFyFSUkr1T+afGHMEDDkvs6msKBRwj07URZLuEq6VJsJQu3l
ZTQY44ajre8S3fGPOU9fEbEkLWh8eaQ5gQnIMnjuYYRlMeq5a1HwpTN0KjAjzF1Hf1Oyc/sCzZi0
CgS5QhpnmPuuqZoS1Nzl+zmpV0QNGPTQUOU9J9Ho3t5MbjlbR0VyhFxBk2P9tDtsE3UMQPX34BFw
RcGwo2HCyXWDPh9Jhf+yqltUdtU1Y2qlKNXYjKneGA2iWtAJqMuBVmlD0SDWbihuxAlTV+sq8oRM
1LSahMRw5pSRVYkIPLyqHpfbdXgPdPojgf93AO8eaDyBG/mI/dX3yk2w1wGgN0zuOrUrpY3bMSa9
s2Wy+3bE/ZTXqvAXKbzE30iBPVqtSZHnuUZ6Lff+5z08oyBXfIqVcvQDsR1/hDzypkykrd1j4+of
bn7WFU4mIxjWNteLKlcNY8t5Ir45xZPndKDVSPWwWewX6TX5QaMHPetNZ21tEhmZAiHRGm3wa/kn
u0fFJDjMub2CI9/Do7dyFFIjfGdKWc7u33AL1BMd4d4h4y7/a2iIKflsr1FGJGcOXdab9zIzlh8i
6EOxA6UUwHETYKYiUNc+nZRjV7/pER+ZPs49MIjP5J2S5es0Eyrk/feKyzC3bK2InZLBZrGFcazR
DHd4e1bSlNbXWeLQhQR+n+ePDQYKEbqsC3nq2n9WuZA+agXysrf26YAn4/NFSrauxf9AJWgXUvPa
FDBFqA419PWXzrk5KiNQHy3mmkGSAklrA/83/oE4IlL0zdRzUi4WEKDPmCZ0Y1Sci1OXfSiJUrzc
gB0dOU5KTdyGsut7r5t1R2nLz/5u4vBbihGlZxi49UBHuDBO1fhfS3BqdT94DSIfDdg1ylDPjHpR
s3FMsVV049oPGuQC1td1JlYaT8dTJxuM0TE3Tg+f364sBqY5FDa4ourJ2hp3N+B6ZCQXlfQ3DK3X
FIFGR6iHpbdWMr0v2VJTp4M2YokAoElHLfLzQnv7qZBkRFw9UM4k6agTNoXRJ49uVRU+ZVuXJIZS
J3qNw7A3NLQIN7/YNXqpd4F88cY3P4FyFIuvewb11Rkfbc+WEGdf9PQi45N/BxIAkVNYyBX771/G
5x5aYKnOnGDlw7sVD6LTqGkNYz9Drttn8s7+vzldrWpTXSvdkrG85iT09rV2dRNr/CwvJlPYnmPx
Gziew23WWHx1cKfQsgniPnktapZL9izGvcpeySY3B3CyJwnrMnxU9I4J4GPvZUN9n4UFsDUqS6SO
ApDaItbQOzGC/70f8qk8utxne2tOPGG27QODDITRCJmFY5mDe53BdwPWFXNImGHq9E7gaj23uvxM
4uchDcZvMEpUzMqCH/QQ2lp7rJXhuvfP/jl+IHJssy9GwPXd2n3Fr1tvTpIjmHNiGpyKH99DQ05F
BnaDoriZU1XrxQoFmUkLD9AY+DBHem4KYWGIab5u7pnGj8J2JdJy47SMKSz8LmxxJ7759DoyzRC1
1Gx5rS36ujtM0rfdZW8LAI8F8t/x9tTsG7/oUO4thUXsSfiiCH3IyTpX+vS9LTQlNT2slDPZRdFI
/HrV4ZAtjAqQArYeL9ZfANUOJbRg5eqEXVQwzAPRifv0HIDkM7WaR6ENcbY/TXhbNMGD6zaXE0QE
cm8h+NQBUFEd2MmzUj8i8FSVkDkVZfs0u7nwz+CIXf49AkeUyKSIfb7XDqpWD7oPyxJe76h/Tqix
VsZ/Q1JzGFCZLZybYoG7b8DeibFCfIc3LSgC8ozZavnfSPVngoIku9uRjnvnpjeKp/w49YahxpNF
28q4EZ0Ekb0qfoIFbVxs8p+IYBDwZBRLP4bVpoYenH8tGvAw4xK3BkRn0ZNi3CeVT68ZUoFQ7f3D
jriqGvU6q1E8l2rP3/jcZs0fg/pICC9FaVDZQmRyDs/SgEohksd0HJ1s+L+0JlIDhbBctKKIxl1D
0rk8oUBUrBD4vxB95JJWKGr6u9m6g40vNxuJKR4bMBV03Afyu+lYJoE1P1gfWWsw0KVQmVsOKiW3
QQEnHuv6GqYxL9+VGikCs83rlDqXwFkMHlsFh41kBBPWpdTZonwHwsikSoTcQrfbcTxLNMGs+sLg
Xz+gTct05xOxD5ZeIetFsim1HpAA/uOpyzp6XzbZKAeXL+JKp5sP5/2HfIREdy+FWG4igOU8lyEe
8O3NnUq5C7LII0A7jPJC3Bb7i5SYByw+QzuKSJfUhIxFyKGYgGB1tD/xGPjew/XHK8BBG8VwnEpw
OhMu5tIIMYGdGGUvJoSB4d07n1T7BQ8iGbUdgmV7bpd4yw3kT7//qy71MAAjYuwrWk3VAg/BFoEK
sDM7l2UGqzBQzujMGyjZOLsSpqKVdNyTYx7dwCiPGUqcbQFmX+DSY8XxGLvV0Sn/C9S9Y9if5KrF
BTqXELLywZTtuUTmmcfvl6qh++Q/FCoH7vWUlOYfb2bN70kTj3GvDPNhOkQgHOumZ6eBGxZfSA8G
sLJgbjTEV2kmEs6UVlCItv5hwKVUNI/NmIJH6mdYXLmyFgJERuHCrO+fKDrJnbL7GtWSGEnzxToQ
ODLqc8sNumV6dNJMjle6OmOnAjfmy7sg8uTCyz81GEQ6WuMGiD2IuyyQtQqhi8g6eEzJcTstkWUt
zmw336LcUEjOfj/5tN3UiINczoEr+b+ZFBKL+FF4+eNdUqlq+CiDVG3aRmv1L0yg3I4+yfz6/k9o
GAp0rMN33Oebcz3LEcs3QyThzTgf9YR0lL7aKcN2spe2oqI8y4vgpeyR2w2o1t/J2y3oQBqPmca7
h+JxmzJPJIQe0BKTLjx2OCMGeP3eLxppvAlJU4E/4sSzJhdHe9rPzLQxIrDgV8eFNxpjdfluVO66
ZQ4QasnVD1SlMlaBvLru+cuFCDIyhjUBm8QkxmacTW/nEv6pv8azPgEIiPCYxGaOYPAH2yBPN9TJ
tGLdOcr6BGMSYU8mu5wq7GYlTQncPXnK2H+6JGGG4+CXaQ8/i7kM0mRK4MgY7keQ4cLtPJ5hHQyD
esl/tH2+jx5Qg+4ujRQ3vsTgmyCP/YUyBns7giZTSZ918oOUFprZoBPsX4LH8Njdhny2lOe3K5xY
XlVmu4wfRDqOUh+j1TYzdXZr18gpXyzBYO9hR2K8p5A3kbgGMfhDEPJnSl2mH/vEGzw4jHuTPDbS
9S+uBh+bGxg12ns/8efG1eu62xekLvxxhULJh6deDZamVf+wZaphZQE82Z7SBafbUghvY3M2PvW1
zRzuJ6yuwill+Kxj7KAwJ9sADpOX3IJ6zGpr3VdQRcF3Z5q0eZgIMqLtZGRQkEHlGkvZD5eEk221
zggd8dDqXaAeHaZ1SRd7eZxnFV+0kPqUZI3o/W5GOO9a5ChqXXcmMGYZApTPGHFVkqBKs6nY8cI+
ufBEt32IGXdkGItOD+zh5Rvwv2sRlYtEdYwmJfmyuywb0tBJ7BYoHrysJeo98RYAE6OlyUa6SbLS
8qzqtROHJbReN1/TUKU+5ZJL0TfqsVxHKTN8xNv+zbRMnPPYgXEqpPlesvY/D/o4vEPpPo3HGa6q
ztU5mFXFY7HiOONWI2dMaN3gG2LXxNXLSXKTSxNoel9B1WkHPWgmqsgWdOql7UG52we4a+zSDugy
+MOGFyBL00GwRgDwpLqJK5xkzEGKZkwy7NbkqPMa7hVx75Hbwyud1l8EOwBKvGuwiB7U3oeXM3Kn
9hpqYbGoEcPIOKgFcJCzRk6ysTfHTPRg7r8jbhy1L50o1JP4JP9ZTdYnG+hyMfPsul9dawwoBHSR
h11dnA5iKEG029grWvPkr/gQUH7DipSacBb+feJ8tBwDOoL7X/O8fWy4WGK8HXFbREyWvlEW63l0
Ltj6ZwHoHOSgvTTlNDk9hG3b6TaioxHVNYmcACVHY97wIiT09kIe5aZwLI7xF0wimMmiMgN1qzig
HW1qPK4jUv4z8Hncm2485UUyXKk/1/MI2c4Pv776C/GHl9+IBkqVFtvCsjR4c1e+tATT/WdPt2G3
FSdF/oI5EVjvMVkcmKojfWIzF7JxFGzD2A5/Ys2kcjLKulRuf0FHly1wx6i33QWMDyKfUFRZ8uVU
x5JYGYtYHOXP+uCgZrKofTESC75vqsA8bXz8FR8qX1T9SAGah1TcGcbzcTF3+s2o7hhfZqTTnuq5
5eJOFaxovoA99PsJcJg8WL9f28x3Gdi1S+iSln789lgYdMbPAwkNr79COeu4WLMTTW2/gn+LkdKb
fVlzm7DBvAfBQNXOmAeB4gaZuo16o/wCKucRgGxl1J+BlxDpxNrC2IWF5kfGvtQjL22UpgrfKFHV
brFMPEybG77JRyW1GqQTj7l9xOWMe5aPKZuoxc8lhx6YHLMgwLIr53dDjeY2108pNvwngE5crVWc
ePiVTA/hmDwAjxAsPkyx3hqS1RIhBShb+e6Je2jPbGmm8H4szenQWnKLI96CZ9zuH53QmfCrS1y+
dWCASla1oDyhpOsAVbnD1jzTUl3FSnrMe3rCEPTo4Xl9T7rLkvwHIRBfpunxd6Z8bkTFYF4ZGt2l
FW2pofL+M6gwyTX8+96rqz2zcZkX8EPSAEg70wwWTYZVNS2NHK3BBAGoxyGbrbKo6msEcAL0fzeM
cyKFrg9xbUnagyRJTK2R0bYlsLQiLYPW2oXtSH9UtlwDs1gbHEnELbUFohzQMk7KIJg43Yi773Gc
06dJyhYG1GSijib6orqBA4UahfCRc/t8UsNSXdxFpy1Ifiexl7EaO+598t8shr70E9RXfnDsjiBi
uIRJkYqUMRGwtbd3ZSv3esWfM0xxo3+lwaDbiZZ4U8lau8+9VKzQtCqCX+zhseV+NqtPDYwnfQ+O
//we8qcBPk0eGNpewOpc1SP9fbiM0CAuHlYqkmYZoVD1VU06sbhjojTqfJDlqmBqcXe46hOqe4I0
fgOHUW8Tkz/NGjehj0mNbKm0PxaCwgOimuW6r1Q2806x2y4nXG2SzvmSsmHr/ia89DMb3+mQgS6K
gD8kGgF7IZSivxUO4dTaRyZemf+uF7HADVaycgmsspw8Xh1iwOme7tFYbCLFXeEp7CF39zb4TiMu
uEGcNiIr3/9EuHkUNhjSlkhsmshcuMgjSiPrIipsyhd+CZnllWJ5zn95u82dadfyAU9cmZEU91ZS
z+odNZaqG2ROSlPhcDCKd4A5QOxPKoFs71XLyVOAarOW/n2xxKbQ4ru4x8QHIZQ+2ju5OLNhKOW0
actGDapCzC9s+lIrbZtMxaEa9pSh+zWJlRfyJYhfl9h5W6UPLineAn0Asz+n9Aw1nvmN8gVQCFB2
4C91eTmPejjIpSImHHMgvfy/WtvAvVMlYODURYLBZFy9l4h0I3NlV+3haxwkj9CMeVxACEEq+hem
eHb3QxO2rI5j95wrB1cKUZJMfHiEaYMSdu4vAW83JNSb/StYM0hB5byS1K3FTQxUgWph97V4oe6U
8VulYim9f7xV14wAh3PcsV8NV3Uy++AacjV9vB8Xn7I5/OEflVQfR3E7P7oOAmJIZfynw3Q2HS7b
vZAMwXXGwzsgiiejsJZTG1fdy1wxD/jb3HXnuC5SsnhiJiIaXdwXiKv9s7P1qgk7nlAm4ChDFi/6
RYfa2YiB/5QHDGSzWqHQxQdXsNRSYnZoSGfSMlOvxDjrVUp7yQWg3ndOT1Gy15JUrUPxVEeZ7Bj+
ATAcwN7eyPlzdB4r5+ZtGTnn0+zda0/h8nDsDVgEyusArfej1lczs1sUGGonNP7BZYM/TbKrnj0z
n3qFINB+G0fuJPctFpK2yJKtcd6wHikWvDBIwbM8BLa0/oStWlhSb1lk7C30/UUttK46PjVu80S1
QtD4PnDcbgJndzA62jDgof6vjt3XxqSuZG8T/PT5xxZPtOxyNQuorTPph6QqyaC9Ix5IdJSwS0fl
MPEQq+Ot5F3mWVF7kabzf9jbbp27vK5wDnxJcTu/8260p3jYuIvCBtom+7np6jQFCzJYCPZQ5Coq
mRdRMokhLe4/Znk5AAYqFzUGHgprtW5JIYj3RQF29MQPsq/EW7XSREjaXNM/PZKGCEvmO0y61B6m
H+UkreYSsvCoQFi/x5WE2eK9Y8cWFR8anqRuaUBwD7xlKwtxhYFfGvIswD037axWBUNqLIcFhmKr
DPoD8xDOQLzOHYrhVgUu2QpcP1e13lbJogchlRENOtqhabUvCXJedWh/OvK+t+t/WUzAb8LOANOa
k80Rc06uRLAIskg3JnFghqeVV0dgZBCzAwiyREbDObM92jQBkqkHT79+GRiWXo3h660QAMYeCBTs
mXwAxHkeA9N0vT3wA4rEmZbYXhXTwhhoDC79OMZQ2/XbfZvkuv/P5Hux5Y4LLSmekopT6Pn3iP48
IUTDfYEHVNszxixUbi3flgNUnL8GlRcGXf8n4T5Hm5T1KlZ8lw3RKG+SpuEiCz47ZYqISOAvBlEV
QbOdQ3whWDr3FqLOsmgPA7csdoVU8UBBExNmVDxa+YfLnudxQRoGpaY8XD3xkw4hK5qkZOo3/XFJ
9lm/ARvE7aaN3DNoydfKymTNuCW46HmRDJG9JTu+RiQuUrqFRKx4aIF+6pj57M01kY2atPspj4Py
NKpeyfKLyA53yST3tj+my/W/RS6Hu6O3K8QJcOMzDBsxl6ol2fknXMWz65NJVQGyBMZ+cP6XEnPW
ojHMlssNq2CBTVjXrbIIvPWMJIcqkiStrig4av9SwGZD4tNxgV4/HojtXVGmJztEFV/6pYcsTx/U
KUsBxMztTsBd0hTAkO+mnFT87QJgePPsj/Wtl2hAr6wlsM2nGs8f8pZvLUXlu40lhPEro/DvRCMI
WGbFl0ozhHMQDxc1WTOkFkEe1SDMV0zpPxMrH5kHP55mm1Oik/HUcH5jFwn+1MhZSnJr3NtcwUM2
igwhQAFyMYXpGBIKeXnCFEBuJFAGt/5Roh0ep78htwgmBQlwC93gNo5FBa3G6HUZ1t06cr4nV6Yj
VYkyJWUbylM1OJsFT95m5rAJuoad9I4CxYNhq/uo0Z7rsLjlDu90bMn03r4uPOgwoL5ZWh0FsNk8
OjQFpIOBa9/oNTjvzRs5L2jVw1jTNy3cffbbjPwSDHDxWE8emzooc179G4fvLBtputEEOJrUowsw
HI5S44W8LOKFXJaGhFVc464ruCTMADjqcVK0E8UGib6R7sfaAIAyutuBhRE4GxuhJJ1oscl0jCXm
XhCizmOMZpMMSWPs7YUtX8CHoCYdBzEnzB7fGhhoQXIRtDmDgVkILe7345d6v/dfq3n29pK2kqPE
l0TIvB6P/phvp5iRuXjOD9PvY0E8mZxRCIOEVrvuAoJ1XPdMa5TNHg6rkOqyxhb2Bwk0G+a3+Xt2
bmPQ5GMQSlToA51Ex5s/bsj2B9T+yIUBRok11r03+DlMswCglAqhbcOraANVy7nLxDSPOX8TrM7J
StRPE5CNzJBaOqf2uuAB0FnTKX2uDCDRJKxFHKsy2xjFQENo4H9s1XwKqAOVNoXvCk9i6rq6LYXa
SifMJxuKqKgpTXQVj/bZjApbTRFypZCWgxUvKmsnNQa6evUQyomifPNTCLAPjMwPQ5tYEn4qUq3e
BlvL5FrgVgwDoF1DDtCaZfHN1mLhSk0iyO/abIw/ShldicaDr8PbAtJoRtV9csNYptgXK7zy2MkT
AuhTR9u8WGvYJLJISE/D21WniL2a+oV/C+GYslSe6HS4nH8VqjNJ4qw8mfUmR6f8C+/CmZoE7FQd
3TBWlKKu7OSCEST/HXBZBetJ8sEpmPXypGk3AxSg8/1/9Nr0IZAq+c1ggRZE2fZT6V2JBhb3d/Td
Sc696fFOihtjis34JrOx+a+oMYq/wNiNvPoQcj5bNGSS4cndt38iZPZNPPUxj+nAuhdlarlWr+wr
uSmJqZxDviPSHsmx/N82Q5+2/TpxQhbbXbHuc1Lhxlx2Wo7Sn0Hnd/k4oJmghf1JDAvPgxBgrAtG
Ql0elvPLIODo21vAQ+x/QKI93Pbd3pDYZRJOluJvwSs476DirDnJM0uWXY5nRFp6J7LV29uEDChh
FI8lsIOlCVLplKX6Q6Hi3tP8IDytxjwZzVOPE453Qf/lw8KuFysvjcIQo0JMAs2g2NpTJGQRg+n1
W7MOcLKtkZLVvq5DnG/TkcUK2d/Ti/lQmo1X5wASzlNrMwErBrciBd7q2Pg8qmiNb1bqqkxEznPn
+89bxNV18q0fqcr3i1Z9RxlvaCSWl/0rKt0JMkiQ3zXN9vIApyjF35rk/Y9m1NcvS5l1NJIoV7pa
teVUzmcqF632IC9ctrfylsHQqZqh5Cz7eV1j4ceRzptKvUz3w6Apd93HAWx+YVnxs0Qo98dDY3dy
mO3nlpWIIgBRb1CHqN2JACiWJphfbmp6gkOsxj+ejbObe3u5Q827Qm/jwI1R9/YX6C2hlLlcrQ/g
B8bHkhk6x4e4hi8CKxLAt3KFtW7Hq3dekKE8SziijO05Bqz+ehvlvuWjBjq1GeKdxO9AwTmlnzme
eeeQk1FdG2Z1VrYuKnIziHSSjKQuU3QnJ/mbegrIejxCE1sSkTWLARqA5GQBcmNZVWbu+wclX3QL
0cCq4PvNWHB2RCAVLPiib0iJHqGS1GslYSrLMQY8lLJmkNJ3RWr9fnqUA5qbjHJ5weZwbSFx1uvQ
cevxQPEzCNfh+smcFXa5D8jKCJvz/NdA7tWNbOAaGOuc+62qHUx+/t47F5M8mnX4IPSk7jSJTnzx
3oRlHDbh7eBV15mapyJSUeOeNQevzAz5nnj+IidDvmWhjhhwfssVtFhbzQpFpYFEGxwPydxlMQ00
rEP8oqc7dAATnjzZ3Uc1DBHdqJBd6fQBeNPDu6y4zecKfHT4MF4ijlOlkQQP9Kby0X+XsJSBrHpv
epH58dy86EJkzy2M4ufzOiSG1+l8/Ix3fWJHlXJHT7eioJspcvErtPmpAIp1+Ouy32eXe9BfEulf
wlaqPLnsKi8fbe1ViAMbKW9LmlsSLrQHh8bt3L/fZJCydNywQ2nLgdSAS5LW3lmkdIy1lZEFF6gC
Nh3xvEJOCKqf1VQSl35rsJX1EFH3PXQqBy34BfMFhNw2KpJP09WITliVbJnZgijgaQk8mQJEyMfD
r3k1lf7qQzKOMNkgySX6MvKp/EwjriSjGvql/9NE7hdlg39HD5F+YdyIgGiTw5xhGJZotUsPru9n
oXFvhBPLdBtxVa/l9QUUnjRgOeXF0Iul3vxQxAhwqU6pCojYQglPrJIUwKT8INKKdQoPFdHWfpxg
N6oWW2HpaLkdv+Ol1zKfNEmz28AU9vIHsdFYmmfP8Iba8ujsliiFYDzcdQQvrFH5z7Fh0HwH7BG7
5IPfFBDOMYTH4iaCuPS3PFzECxVnqL0U6lQzJ9XYUuGUucINrca6w+eEuNsZ2sG7qA/S6PBrlY2K
kE4VfO3XXBV/DDaWpip9OjXJ2hjwmL06k12xn+E3vEmYP51eAAPWeRaGMZ2rJslFnyiIDKVja4Qd
Gl/mVB45MD1NgcwbJ7ulMDgUR56OXQ5Iywo2zpksoH8Hrz//LYNdcAk81CPCxKCmpP5bd3cucsJk
lQkBmFhYotBjAMmPC2d+2IskciyBgGVoyzyoWQMrem6CSuP8si9Fo61sHEddIBRQhHdS6Cb1yBev
tG+E3J+QEW7KQ2GB+22u4d1PFE76HyJBvVXR/oyGIsYlAtE/d1PTlTpx0tO5/fWXoVNJS+/4MMpY
2tkZJkgRKWwPiS1eJI+eRj+M3Pa5HjBhBug0sVsdJMtxahJGbt+0AZoVgqCaR8DbAo2tcLpgljDJ
lPakKyqXiCB5fmcSyw1LP+OlvnNTjQTRMye9pu9OyOKIsTbMd2Vf9dHRE3hSdpaIKlA5tSfz/49b
iswUGZi8SpmxdAWDsrS9ZTIViCKnh+Gtw87uiW239ybGIvofHvXlC0kRGKpliNMgFnS1OyQRLRU6
zF34nOf5ruXPygtCw+DONzPt2lCA8ij87Le/uZtPW+zXOtwy2seBCr8gLPxdL2daY2cBHLsJFY06
t6i2SMh05F01tlLvYrBPkMdAycCZGTu/Bxy3S7+61EjxqqRUxfSpXZBzFZmpdWDYGC2eCAAHJvhP
RDbsB/1fSpKRBMJuoR0GwS0AWmO4jUFoFaU4AR+Zhc0JX04cdW53nBUByAiebXoZisC4TEs1kGhA
ZW8U7vdbWn5kqtBqfOMqIN1hG+VzOqC9kIjcTWqdKQBpmVAMrYRDgGefuXA8aQZiYpL0BrjzfGZ9
lPTBKE6RNDVSDpSd2kINwV5w84YoxhT3rU9uiK7tnX45AWzanqGXakcJDopuBXHTkIjEL0w/VErV
0OiIpdpf2veobOy4sEgrSzIJwfXOQ/gzMlaHPX/pJxOSdPUKudGR9SFHbgkLARJ2NFFdxpdlY3Dj
VC2m4qfcLpIa1CLC3UUlaA5p8KhQ0v2bd+m6lb+JbnggaJ/ByA0BugkN5XWbJOd9IdhB5MlyIB2n
zfkoYLHQh/DvsDm7QG9XMNSZ1/OkBrW5EnLYKCrB/+YnJDzkFIPsGELQ2YMHt0fY0zsdM1V8dbSm
3hK0OmViExbT6GNBWpvue4jFsSyI+OAuZxMM1vDeW6ZHUxosxkG0fbPAwWnxiGOsnS4PRvCj5dxm
z+3GOwgsGaZVnB3lWLG9LLu6P7QPzEsi+BfANYjhb2rdbKja5zVwEuVamNvL7gVvV9pkM2isykxF
31AaI+hQYuBXDdDVADLibGG/3Bjmfx1tty8oP2ukQpp5tGPrno6PGFn4lzmuUawSZgCJHZ31fYDi
TZ+JxqwMHZe9tSYe90PsTMBq+pui83bUjXsesi3xCBE0jNPqEdV7SSD1k0oMJgRufRj4WlJ4MjIl
xCFaA+8ept0Pw09FeTy0JJlUunSVZAGNjZrs2rbTCDoYF4sRuHdzwC2mngJx8ArD00RwDtNWwyXx
CwUV2h97sCmEUfZ8xhIQV2WDvXjrBFySkTyMT6W5HJLgFyfCFcUWdcBDa+5E7rD+BnYp9u98TXnl
QV8Q3eXIob2KSGEp4DcX7Cx6aU4mHAZ32MpI7T+Bz8Lf47z/DlqtI4Hzm874BYDT4GSAXctwyGkh
XNz1hKh0ltWCkbobaj8KD8SBEAtXc7OJLQDAx4L4a1xPIwJKij1t3NAiEgMMtJs7h7Db6DUol2tf
mJyWsGTayugq0we4l7FpIE4Zg0iHCLbSjl4Ta4mIn0Ov8y3dJvrUg2Nmm1DH/H6cIB6Whtc0aAbJ
o6SYDGN3RGjDOgrV6YVWqqOWf8GuSgVa/S9YAEuiOjjVSSAqIEHjj25Q09xge1Nx0gvqtSmk8dDN
KhnOCDjCxgLDb24aqummsUive9HXpKgO+I6JW/35v8UN02t/cP57v9qJCeKUiK2nE90QRH9eYgvV
IdCPN2ZUUqh2iyyUB8jl98ZUGgJ4e7/4GfmRsYlvLF3TGrsE2OHcEB2DME8Al9EHX/kt9wSd+qVU
5u2AsUPO5AsWb8UhVBTioHlthklCNVx2BvdqMLT1bRctXIT1NcDGUOJ4pz7D0Lc7CRvhVo3jBD+q
TjhUB15e7d2X4dRmEn+m3aWGtc6wso42FxtptGoxJ3kbD7ptOoO/FBaCMBqpKAN4s0gEMJY7y6s0
/PVK3GSE9EcfTQkvo9g1dUwBbMSaABG4au3cK1JJSZJoNWq3c5mGHSk5W0nMBqSu5GyCF6ZjtKrD
j2CLUjMuCAlFLeyPNNfGgB5floIhT073naxznq3t75o20xIDIIa/g1sWSAczffitUtu1SbYJDOpc
rsHTWW4p6oG6dsqf3T7oD3U7dn6oXX2Y46OvOOh8ZzrwZFOSrCB/ognPAW5cKlX/4/uNc9BkJjEJ
EDoz7p1FzzQ3i/eJGc2MGcZNqZNUFTOMig0AvcqtO6p1kAexbs07OXmKHTA4/JuQ3xPkvRnnoEwl
V62IdnVXpyak2trdV1KDEetO5GWClmp6XaPTFPqziSybF9dKvlzuEVPaSZZOlFDL9t9Xr77cX9rf
SN9zTBZiBKyONQjj5AbMMhHn1H64bq9x06PfLE4wBp9wZuz+d1zt1dwFq6Ic/jgekFf6xdtmeBAY
tS29poakojy9856snfNrXN0n10jcgsv5CaAElpQUkfcn07GzF9l1Fy7/kk5aIKgfhJ2RuSf2u1wo
mRi5CJCT63cwaQ+7zN8pJy9FXc+s2QoSQbReLr+9+fgYeYFmQbV8qlLwQJ/RrMZZ35azSe/PnWXT
0yT16V+GxG6Lx8qF77bcYXS5HP1gAP20T1qsGVAH1EHG6qDd9IT7w2yRlkUmPndtuVBPRIz1+m0q
n8jjTKS+UPfpPX5OJsvoZ1HcdocdM4jbPT6Wsv+hTpSDAqBS8eObQsfRg0kinhemTbKu4dukZ3lb
MTJRE42WDkM38vVEFEwwY6/9zODYQ/yopcGz8pW3UMNfFYVPZBg9rzk+pwXbYJA1xNo17N4cO7mY
gnn5iXdg9jCLI/bZLuZnkisN3bOvCHdbg0nqmiigDOtHeLZYIkT1kjQnOQbapxFPsTyfBylVKOpV
ZIHPbq2n+Tg+rFuhI3W5GWqvfa3gMOTifxlPMpqJ5kyBiyMh/bQWliI4AvGgs51/WcrpqgtRPGv6
AyG7jpWkvoXgRL8wdDGAeKuiroCr5coqm5gLy5bs00UyZ22LnNdHzpI0F9awEgfNM1wBTe/5n+dF
QPyt64nediZRvWjNoRdi6WHPWdTafd5x/STzQNQIUNEEUULWoeT4DXpkhvpVllfAUM22e2ahSdPk
72vuB4o5kMadkALYvuJaCD4k+YrM+FteOdQ4eNOdlRiBLZ3bC7RRxtZRAmavB9R5QGlqQN1r05XF
wLjsy7yo7xf0awdiFVKEM6V9wI7UDreUBEDw/VMq92jTrS7tOl83gMJ03In36E8F5XHwKhuN454m
WA2bgASHyUTaEaGS5Yc9NyJxAP3jGufx+WCPdQk8kAlapnSASNGaA8HIyd0pczz6qa8EN5n+CD0/
zEiB0UA3/KWt/goqULjjc8SHIlRB0YQrILQAAid+h+zOqOATSIvxjRXUiaCJsqfpURgi5pJ4zDxm
As41Q5mfSb8G3FAaWjPBHFw64paQTvDvJMiui+pkTkdfqeqftYkcyen0och0BKnyMyUt2APtMeoc
ikGS80XR0/sCM0P7WMgkw5kabHXMsJ20ImwB2QH6fQDJGPHU6oIZ1m9Xbhl1J0twuuXWkgs9f2bW
9nsA6EKLF3oJlbYGLU4fW3KpE+akmRCeVnYVN6da30ajW0H8ZZZKjnCeoaNEerYPd9G0j3mmW3Fd
Ug9mU57pykMETUr9m5Qxqzka0/jWNgyIDoetjovJ1P+wC681/gnubOs3UED2HjXfXvm38onZz93A
4kEfgsdr6mgfTi3FC17t7wuVnkgLRixlQsx/INHMPvSp/Fum7HxWyADGFjPsmr0rHah54IlGDr4U
Srtbjt97FmJeAdXysoCObMfcHsXRe5/7cfzr4xZsgF9NbykaWcCm9PdxvjUN+dludZ+qAbwLJX3p
r8mCXwcrfKp2qqzjJuEXsYwNX6Mh80ucn3fCWmkILkNduVPtBeVgLepU2pvJNQMRN0sXHaWA8itA
UPWnQ0ycmnw9nd0qME4vHjVHT5JqcA60qlfPerEcPU+sLE1jsAwSlvk4gMmFzkr7VS9AxozOCHyz
i65XIBVFQj6d0IsEvGNdSu4kT5DuiUiNvK9s1Cgv8wf7zxi7PrS7LO6iLod706UUVUCX6zYaOOM8
JzZBWzBJroZgNXmcJ4QJxg4QtycSwdC0KyW9jY2MCcx6uQ6sOfvlt7am6JwnOgC1Katj/H+5l92m
1+VLkrm6Ylf1iy7ipjNyzoeoR/vZS/GsK7QxVDDdOZ3QY4GRJkCKETHsY5yPLN6uYAapwHkh+t5r
TtswIWBOzAPcI9AXXCkkfVClhctNMkARtMiZu1FZlPR2lGBBsMOsQD2J473nbI7LFyYEpzhFjff2
n3Hxm9ARZytSHgKGOAFzq8QZic1+5c75wlOaolnOlzLCsXnH0qDXluzJ5L8q2l+6c6KMqFN2emtz
eHytqo7bCTspRiEPZxYxveG+qpA03/GFQ8h9xijZ9ApHIYFOlzVnNAqe4yrWfEC917nkfiizn1Gs
X8gXciQGjtmaWvvTl4pHWwL9n7N/pQ2xg5wu3VPEBt/e9XnRbNjxwUSl0LOMdKMe3JyTmreVyMtQ
iKItCf+qi7qfGw8yIPC0Sg1nMTLGWG9H06SaiNgoga0BQvuyNqGTlyWi3SlHiY4ZCmGCpI5APXbD
kdFTEko31ohSOJsPJI1vf/r9zoDMunGs2Wbha7O2y8InxnxBEwEFDugTW6hZhNKINWAuZzjevMPe
W4iULIr8HuScC1np2jqrVI5uJpIr2KetFFSt23wQoTQCp7teIuNBBktygMIJENwJ3ouLgQbfKMVA
KUA34MAiNLOHnOGQK9S55RLj/i4E+FPn61zLAAstqWvkbkiLUGrFUoQ5DAZ4SyO6/0YStWYXpD1+
LvgX7YE+PSVtrFdqBaTAvfI8wjZ9Y9GoPDxNZzK+7pAxe7/BVAs/PDEoxLiLyl9iUylRgyLbggxW
oBGIqpvSjA6x792v0hfZgfCylxaCG9QmiyJTnDFS7pKlbGxPoYeEVkIPO+U9/xSMtmlzfmIoHCud
nA3tue3zUC6JxRpmAAiYnlrvklcE6LKkL9r2GU+vzUnXYkhJLEjB7wwoO/9m/0c38kYx3ZOgRd28
B32vN5AZgp3fhsxIdq/NVsP1SjRkjE5hJ5JmHldKzZchYJBY2pO3+46cC9dqF2De3jvKuSITUJ4N
GY657Wxe92PC29D2i4L8rrzcvBo2ViQNsX40FbHTEFtDvUdgmRmsC6KIDnicF6IEdNxKLXoI1vnF
waUxQyqXg2p9kNB4lJboMOPNHnh/zistSjs9FuRk4v2xxIGloXfvLzdGMjz31abHegoxPkPatUlz
Yf5+cKfClfw/IM/7A3Ig83JRh07OErvHoATMA6h8vX+lor0SbDVSjmxiPxDecprcOPboovLhCEEJ
F5hTKa+hilSX92CrIefzpgjDd27AST1YQYA/24lzKkzrll6TM6i1gHcg0wPv5onTv6G1Pke4tYmf
jpCKbhUMr80QVA9zpAgtqVnhlFef8DaQR3mMg2LIF5Z03W6ITLj86jBM59geWHyQEaSNZ8NtfaYY
QixM+T//k/5lQq52zhFcBR6yg5gHKJQwcnsegtCXzMC9fwvpRjs4OjBPeRdE8STtzselB9M5E2pP
OCwzuHk1BDSP47zQNQpeeVxdPh3Uowg6NTfvHKaYecBbzSQ/8woBYBQ+hKr+i90KmFgfXrdM77mv
SHV/e84hFMzBgi36ljp2AWn1IvMR8eMkZdcmE7BhxFhPwxX5Q2sBY9VUIB8Hhg8ImctNpPyZhugE
EKg6nkN/HZIZoeNsGMLS4dQFvDMXySYEK7VsSf5flIB0J3uY/nOT32+QUrs+V+5Rwk9aqYcCIlCI
4GSgkSEMfpbbw8b2D7XBlLVs+7n5fwz0qNYbWD19AlT89fl3CdaHQzpJvpuEOfxeC88d9nXopXsZ
8VSIRSp7e96kTaz5gz+4exk3/b07dxDERwPEzrAipSwd5lJ9DWnfO7Gdj1RAnX4cjw91WhcBWJUR
VWqaSHWbhT6WD3JxaUeqyx141mjx9N6nB8it4UHGJTwRnzZE5szOuJkHW8Z3vuvKAJSSAocMtQi+
Ee7mvA1K2Vl4XXck5IRliIhM9PoPJhDBknr/PH67Q2hipqanauIUOUAjQ82TsMQ/oICoqAaHOm7E
z2IArSHvhw0+ZcmFI8elTkxf7E1dV+4/0TaNUjlT1X57BBHmOvy+9duqJD0Ug+JHKJwyL/Vj7ddh
eDkRqt7RDY1P9YCTGGganQ0WKuLo8KUJDwErFb6l4DA9S0TYfMeJt2bb1v6+xhR5+tYaGXPkNjcR
G8CPmk2d7/bg3ZRWLS4Ra/ktih04dJE+ZqH7BptImFP9WXWuSgo0axQdI6gHPf2JynspLfll5+DA
v1pn5F6fMq4zfWWXjoSatFU9CI+otA1jJV5pk7UfhUQnzQk3B4rY72jDqDR/uGXSv4G/cz7a7x/y
2/4klRO0uwwb2G9kkCU5cbp0u1R53t8IoF0cmVg4B3GNuy6b+rI1yCm6kOF/j3KtmBQYeOU9FxgM
QouUqTTQJGglvBKsn+8j0K78RLjFYmSGH032OG+g2qxpP0Q4DIjbnMtvnSxe6WpHKuxt0ao0sO45
GYXf9QSdGe8pnStME3XRVpKSs+KrR31bLM42NdJ54JpYdEYiwFaj29Cz3kZgHYoZQeffjfRG7W0O
bGMaR3dSXprH3Y/EaeGFUCzIPKX6BlFz44+pDZb71Uoq04z5dmTAdpqvVm+Qz7J/KKBjgwr0hZfb
H+ehXp4zp8fHw9BMK91nWEOdMtVMGYSHisSwkDvSwTCISAGbl6BaYSobgrcezc30FGPzE+OJEe5F
3GsA8P8MWjh3L99QW5twl3q5CwzcS1cf1I6vysbME7dOMuxna6Y9/AuPXAS2uNQbmxCPWSykLnYq
KU8yrxIjbFTtZ6XzbC1fFdFhKDfUe2M8HTqBg1wVPOqmZaExurWYtrKzdp/WJIFjZrzq3FqXd5qV
rJBlQsSiHAjQWZ4ZfHP/EM4WR4cqoIeGo718XxzYMO1lZ+UrMMrUVU7tOE717RF/rjUTxkaIYFIX
pX9S/I9a/1usQDGdkw5R99modjyPSTtnC9xEqzkNKHM1pupKeWfXBc+RCqWYlupyc09ovRQxR6DV
xH3cXUBNyAi5Ir5gwbpU5gzZtl01Lj/FJPx74rjxQQ6gC5wh60tIAjHLYqujXhf3LmMzxMlhVrE8
f5Yngq6x/En+WqOaQTny2DFTSUeJnwVaNuxzUfALPsxilAfiBcI1e68EB+Ud+3m6IIa4DNCmtOee
NFIiifYvr6FC7hBeoqZTNpizoTO84pmUuHITRSnRAB/gWwjj8IZE3kYtgi8HyqE45+8axXBedvLa
h3y707jrYi6MpV1JLi6MGnDBpCcJ7Ddj7euenm/Ge297JtpBoAEEqmNm0Uav4vDDTcbzeuNOnZc1
cBrlAo/VT/aUv0bVceZSnpaq+O2WRx8EH+esH3KCOuH4MtRnTFe4DRpS+RxcgJ2WiZDUaOnJNhkE
gJj0Ep80J3XoAp9EWBz5X4Cnn9S+FQMc4NXniJVcgSv1X5ERr9tWJCBPsxmZxBBacQIGTuhLQycr
yukN1+Z7wjoJTZZa19XHwj2NUVx3cHHMeOBalyS03Dl5PqWhFtx1Wk2xYxB9oP/vlH+YiSwTyjBr
Vhl5IKkikbHP6bpI/r4vQXfJVHF1fjYurJcZ1wXmznKdpHAfpf1UPq6HkBen0s1Fols9hJ8oSRZd
FTW0TU5S1MZwrh4YsBhp076+xa7MuciEDG/tKr+p7clHtSN6aLCQfUmudTECfgoJFnQjkVUqU+dr
T+3Hvji+0UJhX561l9dfRc0KsajK/5B0QUe4l8k5FN6gHQPdU2kjYV6aBiD2p8l6MwXj7h7KD0b2
MdLzhNzYtN6cb83utuK5DrdbDJQoADZ/x/DBfwVPSf0pwsP3fyd36rgqHRC4WOPF3cAYVeM649mA
6avJwkQnPwMyoehKz3+l3ptrKcWCaUAx6JoXdaKmtNER+hwpIhX6y3bOVVr5kXZ7785LfRNvDhfP
epp9rVHNucExvaGCIWtqW6vzp8ddtHa3xXNHYKrVY4PxonWurhtwXbB3jBf5vSX7H0BRV/OTEIVh
Vd4APYYgK9XIxZ0Fx5BwcHPIUsE4TkhL/XEq6NKtrKnA1qMabCr+HaFdKehdZI+HjcvVk8yrWAFy
vFFf5tYMPNITWCBHLp1RLIfcMXVsqwzcub66h9iHL2AGZu1NZ2WlGPRIAicUyn2oSL/DOBDhDknX
kr5hTRJYjNim0+rfVIjZur83AKHDm6kz9V8Y/Gapw+Tns7hDf6qtTwuA7SlEfFDs/K61lHR747AF
u/LzbhsAJv1qwaWpcmiDBFa/p+qlWt9QxQOdSAB3JVcWkOhOb6cYwVcn04aXV81bjJJAgZ1nNWaL
wOpI1lSCQs4+uZ7Zv1xnV12x8ghUPeOSh7V9dLZmUtoeif8WcVgtdMnarWhjqqAhn6Ltpn9MAFVH
EeqfW2i9KBmAC9ZQmdU3zvWtVdADNiIz5YU1lyS9tClJBuwSz4l0p8FfBbC1+HhR8xraM69NEnSa
yY896uNKOJcWnkD0seJq86q6Zw3tHcQWq4zG1HxbjmswZFKCIRFCdEKmJydKtaqvDkSrE3X5rOH+
kqBvBUs2Mmakm3Ixj5KegCvccHxc33avE/Ke4L2+l1/4TmJBCoWtJSBGxS/j9eyU1C36ff53Ns92
iVru45YO6YfS7DwAt2ucXNKvhAvUQEdmkVtylAojjGwYjCjzGVUKl6taqGa0DA8NnEG+GO6xAPhl
Sar8YdnuqfbkCgNR7nUugHPZe/psgS+KFLQF7msjLRosuMpxhheSM2E9F4ZczyD7G5x+W20Bj0n3
ZW6iNHLQBFVlSw2FUB67qXCiNfReM2MG6/uxrNC7fkRUE8I5kisf1etyD1zD03ynfGWAPaZ2CMuq
qKbXJ7hXibs7K3BVS11Ez8OM7RVr6QaOa5V0B2Gj8GkFL9+uMJYmTeHQIOpANyI8znEPv8Brvz7r
zAEsoAzFS8Mw2+L3XjzTAVsBrne1c2PQmmMbO1fO7ZBlj/WAnQt3DnTqy23fxDd9XYHPzb12JGI5
yg8eoVQQzUvMUrJT+d33Bm0El+vBq0RbtGqnPbmdYol53iioowo1EnbGL8JRAz2rSmrLCkQ/2Dlv
9vmRPsgCq+UzzWv4RTQXSw7TOlXOJg6jvav4N7xwMJg/QKti+CVWhaN+QuIE+yp5SC9DWSZM2vb6
ZEifPMlYOb+IcHbjpRBRXpeJMnvVAVCFtQJqdqES//GmVGrKaZeZ9aKP1BxvmpmELRZ2H2uS4M37
wuC9J/+F0WxDrtnMPlYxo1u7MbsseuMhX3wKpfec2jgAUuNr5gTn8bP9/OFI6F22BHakPextzSGj
cTdWF6dOgZCqx11555a/4KUP3rKj6UYQa6gFR/7f+X7sBr0ylRkvQTEuMWmk4gh4KPiQKP6JrXkf
dGtmypkfpiFdo7JQ3BOvux9YNgmur2puDRR99xd4B+mh/INRUSnexEGxWr9iHc55I43BSU5ULQf1
ReEtLZ42RoadDhSnBMcWyCdNFmRm5X+rJYqgH2UveATwtD8gml3o+yYUzNqD4x0lDvEVKxuktrEV
1tOrr3GZTTaQEdbQUE2GhdEqTeGD8uAobb3vFOR3L63k4K05BfCGXndp+tkt/EmP7bgNKvuOkXGy
pWts0qKa5C2Gj+zYcUD+B+e1sejC5ZO0lE7er7RMOYZot8fFu1DmcVVcivDlU6ohoNaDwILAwsKF
3fzUWqNeor0fYN03T7qWe7eAwi91Yu65UjC7QbqM8nbSs+qZsaf8PEXByBaDrYxLOFfj73uqXXye
Sbf3/EIhay15AcaIsCongNoeAbQvLUe5s7p2c09UYp1eMPBYul9it6xtyBrpTIQCZlLy8b0Vls/r
8C9D8AF02ZhIx9DGN23HRjKtF4nNW8t1vQCI23D3+O3F+vW+FDNnx8crSAWIztl6OJk8bMtQ77uV
tkOzfo94Zqjlac+SbSzL3IFOaQW/SUf5QePvYqz4ceY8HJxt6RMgEs29hNxIotGIgqEzh2l0Z9hZ
RaObB8vpmruxcC4AOCZ6pCKoDq6EzTvUW4lMTw4wqxNuDHVxgKVWxuOi0Zr/d+BHGHVL04hYBZ3N
+Ue+FEDv5iXEUof70iAaw4xrbQ26L6YEOtOTGV2YhlE1FjJV+7kvJ92TbTXK8OSzEDzPiJrwRV0l
imjyU1ATx8vOPN5WNbohXsI3o7cKSnjMqfXQiTEYR49HZ0Ahlz8QtPmjbQVyA9YOjG5j7mbBt82U
5KhGCBcUp5VoWx5WnfIqR0AzYhNlD+MwTEK/0hBRqwJqnv3iTZCw20YedNg6fo5srh+mxgtkU9GQ
GLS57W4fHllHlF29nnWNtc0PrngeuzJXAmRposbdXw6TBAAE21hKsnVceRezauHdak4aIy/kVyX+
28xOySURjhoQfYbFq0NnQDIK9ZnZCtHBiU6io8HSBECM6BOslu1BvsTsSUloucVS6qF3EAFcxpY3
NtQS3jw86ivOIXjxYw0mCakpJtF2hCb7GqmvVqylDk/ReZbXJ+S/1Gv1wvm/z3h4oZFGbRbOEPs/
xs3M8inKzizN/Pi22L5iKIdKByFV9/rzEyDOwD4kXhZAk+elEBDScmHC9HxcrJOVzO6bM6adgWyS
8vNeInMoJtij7X3H4z7/SQ4v70PjozD23AGuseh524qqy5vxWCm5tjoT7Jd7VihC+GlSGdRLUJKh
QWU5ME4FmaEDxU8bBIlkpOWcZbraKRzGTypJZ+bN5BOWW2YTPhUUEmDgBBv52Hte/xxI8SWFhYdg
zl135jUIUchuNYFtLb2mO2IJUJZPxsQc8wIbqVBnxKNp0gi+byYKzPm77B7ioi8VY6SdZI6UQiVS
I5o+VTwwZInw/Ljgk9y+lu8l7zl6q7LOigkLdJW9rk7wSXapkR6A0vE7UfvkgA/Q78Xv4TVBqza8
25rrSEJjwzVZboH+oe2wNH4NnxvyO21Bov7Q+cuF7+L6i4xoGdUp30ABj2M4jTye03JN74z0lZdr
RkEGRdBCLnYxrHmva2TT4+PYBBcA9qkyvlMYXPFuJ0IHDltVNlnDBx/0gGaQww4pXgiACeRRgmVT
9mxxmISPmPl8JxLuyFpgsFHl9+ItV8tBj5ql51+tDiIuXyzBPLaN2uerUm7VWU7LfExPod7Vu7M0
sSlDEwneCqdUJClsSKNr/JD7ZlhBVzHflIU00u1BvBuP4ITqATr71b/edbcYP8FiisZcUH+fZyrO
eCEawcS2CUriaEp0db7BJQWHaNA5GPs3FAcXPuT0aBiQZPqr/lxJCQnxibGKucVZ/QYGu+QIBjyX
PvJFbZ+udD8O5m97q0BxONzQO4cy/8FxhGlralyzEU6gS01/DA7gHW/0GURT9xUVbmGtrPi0TN1m
6b43O+3s69xeJURQUAq4T+0Gc4dxBp8vYv/16RxH6zsok2dvvxnsyPBF7KHRWFWfZDH5/eKDlDTE
nlm6uzBK8Z4k70Nd90fBtJrxKJKtPxtVIyFgeaToiPY3Zw8tc2rHleqWxtoDE56YspUAxIiLwKTT
ekrlWdQJq7wMVIExoJKj0ewIuIq81z9hwS1RJ54ih6jY9JTHf0YqOQhJQRKA8KTZkHBPpsxt+in/
gu/agNTTxQDtgFalUfiXPkm6MwmQBHpcJKcEU8L2OLT4rzaMrEmrLEsvZlvseRhRNIy9atP0+Fak
Hu+5NSkICFgJbsRQxHMWhjpqxQP4KEcFLVj3XNPCKO2gCIsZC8q8hsCAOesE96wsDgdIvbIydJbK
K857R2wEMpGqhJQ/0JDbyvAamNYUjTOZNjjN2seNeWzX1jFvMbmi3IY7/4Z4aZq/Cc2WltK+NLwP
EQuABSQSq15BO16KAA4Fhhs3lQr+iGqwrKtJgIavMYFo9vZuXEJqIWhqVqwNVWxc66ZKqBqGfI29
zJDWCxCd336V/Fk/8k6FKBr0CHXKABeyPE19rGwErTE8EO/4/UjN+Wjy1rWDOyJywMrelfUlhT7U
qggW+8Co0EHQx9g28OEgJvJZl6zAGdEpNvnm3j9PP5VukOBFmVpWYYtjsrjy+1H77WbcvrwX848Q
TdyUNBUSMN5Ly8692Cpx8aTDLHyXwKNbYmrez6z7qB3t19fNeRtMmcMtGSAcexqzc4AlfzwkVRFi
TWL82ahcbCv7lO9+B9cp1BetiHpedF/3mYPR+ot+dlUIbNrNCKXLhQVu7i+z+aLvzQPZ4NjFyeqw
5SEzj4tTV7bznVEBaUR3yy9NCLUZG3okak5cTu1/Jp0A1K6zX/0Ju+2JtKB2arhXri0oDaRIcm6r
XA5EEb2/cj+PBK7Q4ARTD8mdmilxsRLpqqvRn/zNKb8MG+2XajDkcHdZmnIU5OWaAd14A4A63EN3
Fy6Z5b0TaV4kYLthfnuwvBdicgv/Eec0CDu1z/4ei4FRPzuHzvhd3HMe2K5sSMFuH1JjGHd163Kd
DBCiGf8XYs7Z1l4NX5GUMZckWIBAVlMFa6CE76zEq3r+aTzwGMwfDMSXK1u+5B5nXJ1+R8ip51yq
szwKkDACcLqReBnupLZ5KE9c4RcgXspwBJB6snP4fQIawRDHGKGvNK8zvxGprzTaUktS3u5cJ8kd
FDTXrBRcD6IqKFvH1TtZpM8HqGQjELy+sXtoXyed+xNNPMjbP6Ty89y18DWlT/Gz9xN6IeWztcPu
MMKMeJWxpP5UyX7Dk5pPGNrOB3GxBHsfkTRjPT7NADCixFmNRFP0qRneaieCK4ueRP+Ip3YD7Vzy
spM66Fmf0nvKp88SstioS3BNgFOl+rsILAgKQ8cBChdCMcTLKJfudi1wC0Z+uvb99AooOlz9CWOV
x/EryeL039Z8MGJhbTuQAwr6DXEZjsVUAoW91bLs5KbFQIHOoaaLAHeakDKKoxh55sl8gz1aE/PR
URLKTeIKmvsq+O7W2ImwP7Sl7hKAN2E9t3dq9II0TjEeq05ya1G/zyaH+L6sbMYNS1ShSeztOAW9
m+jLq1ngWXMufPUzne7GQYtv/XNIT+rIAokDvhBjJL/xScRWUz0eRK67iQWaBtGLhQXNp80R7CWo
bRh67n27WUKDSX6ee8dR32VW2w5r8D74V7knxIlknWXzTErOs4Xx8gWxD6edtTQPdrlOq0h5wcg4
/iKVtYko2ClzuZz9Jwcqs+5oHmq8J9vCSlbP/W2CjhL+6El19KvSc4m+f9H8k0ggGZgk/do/eGV2
UwpjXYGJ4dphf8Jwl8ruCEi5h2xB58S+JqZUtpNQhs7RLHTnI+S+dEuiJ/9WDWXUKjzzHHRDOL7j
jzrYeFaHPGNiHg40HfAfJ1GxGNfhcRb/2sqpWhonPc98chupNlW7HOQHw40ZChdeI9yJ5EUyYXkv
fkMMvBYlKp4TofpWQRxoDTUVilL7EMJurXYGqvqEoOENjRIUf/Q5iUGviIJ3jf4l770QVcDrXNTB
yovdgCezp84Tu0FzTH5Ym/sECi+Dgp/WzTcpveFGZRzltyggA0BOxuJUAbUObR0Wfy1DLf6ZEyzx
5CFxvPp9Ph5ZXDM8jbsTZIrRjayq5+BWY74zn84JK9YIVK8+CQIyYFR1uOZvk4AtqCj0w4JyvIxr
+TQQcFvo6cdlWGpz9uVG+Wid8gaad2BvPu6ltFnDOlYwwy+xvfkfj1f1V6vyhUE19IaKgLoRWR5r
pLewzayw2eXTBpzwlofmmUEeIG8fgKDdQsomulwVcUWONWMCcEBLbWVpSkUZMNrl1CkDN9LTG8al
nv68EUUAcXSuH1khxvLtJdfZ7pyF/LqZMx/+N0otzrQmRRWSHh8iv49JOm6IDDIK9f9Stobi7Dme
gY7ObcwkJxXiA25vHq1rHNEiK+OCjvjV2Q3ffMernieGATuvZBYuoRLbNOFRQfwhgp9614yFwsuB
8MQLZMZLCnZadLeewCGd3wLYX2oC3oynPfYAJDJ4Pslfaj8iZEM45ummVWlYn1MTORtl80aW5fly
n5gko8AsXH8FAysojK7+BihJI+9YzHmhZrNA0hB1tyA9ZmHlKrHOyNy8fhf2AhY5R21gp4MhltM5
Tt1TN/nnzTJ8tDq0A0UndN0UaopWYbYF1MyoDLNo7/RGHbXqziGrp50ZKolL1tJb0H8omfUeK82L
nfGprclv7w187U9xLYyIAtS51+UvFkpNf+m3OoLSwO/xmckzuZNneORcYUjZ7fQrV4JIJQ84lp1i
+qzUBj6yxBoi0P46EzUN6XGSfO5dmbryXsVpa++GZsn7C+ZRfShGBt+Sw//ljseTHMijjrNFyQ84
dPjG/0IlN4QGs3HPCtlFMC+lxAAiA4nLXbUBxcdhWojAC9M2MC2DozruJ3zSTdR2D/SpcPiBFsKu
pdn4mdI4/T41sSQpobRznzOTXrwgqDPs84epeht6ccfMkGToTr1HiaqbOHzqDwslahK/TsfTzL5h
LjwEso5gJ8sAiAeRa1IrfThpVOaQfuiSO4WCTDau4r5F4lgq8fJFlgD/qlmnhCpc8uhztec3z91I
WKdK2RnmJKS1A7H9vNIB+y2if/mBZQQHM6nL8wdSLjCn2Yr781NGKdsqGdDFNl3RExwhz6YAbtFL
g9UdnFuTL/7j14bUvtCLdMfZoBwOkmLEoYFt+jJ2Y0bZ57tLMY0mi1cqMYH1nh9Ytmc3GEaatjJk
XkAaSCGvmQkqTz3+8oobyOwfRCVcwYD4fgtv1yoQoqNzz2+O07YdPMjjc9Iy93gHeXLK7XPnra3Q
Dr64Xyd0dMu1hghAs6dfNJCHhYm3/lRAYwBoM7Otm0Ju8pFbHHPuj60fRt7Uv6bt3g7pKPLm4HHV
rH6JqKB2Eci7BlQTw+wgKpcRYokKPlDepQULb4jt9pCw/GpzkcOEJLMgg7Kj4DWUmk1fGmbW0i8s
KFE7uAaCzoXkw5mw70h+kveXTw7v36xsVFVLz2q75tx7yqxUtC7TTHyKxh6FBHpMnnPwelDIsqb2
lOggLYgTHFM1o+HjRJx2OQv/aXUzHQ5UQZJg7XzAV/OLawHfg1k8JruxNKmWZuXu8tHGYu6aj/DV
irOKwxWybJlSxfT7U6i1Lv0nxxGO3MSED7MkVsJqCZT2Q5hUKAAYg2d0PURnSyba2qIEjt2bSsu0
BdD83cM+0gigv0dNT5GdR8RiScEMyblFrN4PyPH+WWC/Sv7UV2lq3XlNBIa+uxCdQnZW68q+zYjU
zfMHbPJVL8NUHFOClz3sA5DLB9mvNW7Ra6hxRBgtPUssEvVv7HrwNzijszZ+tvIXZFs5JctExa7L
98EybRZyfUTZgIONY0wltCjKeKbl9lxKPrqIi1n/wV7uODO6IA/2DY718fHj8Ibzz7zxgFR4YhHj
XnLm7N0M29nNvySq9PrhEEM47RjNhTH9i9dNgf/yiq9Q/azhX1Ha+ewPD1g1eui998qHJdlDolHp
/qtxQD9JTbL1IJskqMpfiNILB8UFjcoKn6YoWYjnyo/yi5zpGyUNL5oJiFRwhbW+/Xgb0R4mp2YM
3a9eFEcXrjukW8QVJK7m4D0HFdZPNyma/zH0fvVd1Z2rsVbthmS7FkwOR/IojEfSNLpffkNkog29
2B/TSnk/UbHh3rzpF/61Ur2WOf+CDX96XAMJ/txbT5wQxSLz90gdBVXK3V0WuljirNo83wsnRVMO
nugaf8erscYoMSsIKS5WD8JPtOSJXFbsPmndqCFwBJ/i4onrLz+UokrIfZdlLInaR1a7/4LdzPmo
ytmZFl7oEQbvR6rV+XhMIO62lZrD0KDSF+8XDJWfgS07SOVxt9mv0INiIsYH2hA6PLw3AeQBkYyF
7BAhyQ66u8WmpcL9DrlB0jsD7CttfzYefoxPoYYiQFFULjnoRzzlYcFIOEprw/fScHDr16kPBho9
bbA3X6Z2Wc5KiDph/ZhpWJ48X+1x6IK9b5CkIkfLoasoUqMLShuU4jH64aEBobatJJbNuAsfsfh8
T2+rYSVgVEuCkB/KQbBkbZ18QcT5FBOCuwd0XpGtUUwgucKZca5vc3SAL+KT2Nm2ZoEKhmyiBbCp
emDD4CduMxtp95p85HM1ZMk5KL1XV7pTZpA00BxpROsEnh7w1eif9BkxO1gZZHvZZV6q7ydQXbc8
243IPpxOqwnthF+J8YH6pp6naF5gegsvtzKshF0ZVRAFPXJ4igqC3b0379hgkS1B4nG8KXVw9fOo
z7PhLQvTkUfbaan3RRm6fWvNDFnRTlnaamQ+347My+gWrSjK1AyejERI32rfCPWR/SdQ/srWjMHl
mI2RnqizNgw5KUUw+y3a32jZBkbZEbwc1sPu42FktupFdZVr/ti1lzGXmLd9+fqlvDcj3XALrUS9
W6BVZK6JViZfIwqSkCU8SRgebTqeBj928t0MuFLmW95nRjv6P5ZLT2u/pETYziyVGG1aB+EPLI2U
eipeqENpTQnMApKdhbagyY/WHLRwy0jZH7SzFb5LEbRc3E9nDYnnamx/JQ8MPeGkTDfLxbajzTph
mQiX7Il6qFpepkWVDP7t+sEUTIvovuTS+oZnhKGVgaXhdmxZdSHdjoNow1Csnp82BnKNMbNVVCoU
pUBM670awU49io4QTPASGdQlsbLn12sOnoKwpFSn5xn0DlIClOeu1RoQstc4y5oDRZFJxG5uDjDm
zMk18EbrWBBhPnzAJsyhJb9+PWoplQcRYxRQtHQkV/sEdkFsyLd7pjftaKvNQjhwh0X1D15f4H01
M++l4e1Eq7kEpKMuaUy3LnVoFziBEPLe9Sagr47nJc8ktGxDQPFlqOpCn+xEXTDRPcJv3etiIgWW
Uc2xMyXNT864BGCwHWQbiLtln2a5to7QW0PksJ5BdjwwdOKt0Yj1QxuGvHynjw+Dp5/MUIxzyHn+
B1weeNCsGhGjBPWsDwSxA9q9/L5EITsOrfn5y8HtbANnLF2iRy/alcLQpy7qyflrQKi4C05Gyivu
V3QLEWG0KNlTK57zkM1FOS13q/xZ3ZwNoiOJ2R2MFOq9U/hrUaINQ2PGdC+hKS9tkTT2lo9lS/vo
2Zt4s70p78SD1twrN37RGaD2WKy0016zYnEPjyj2/3MU+dMRTgjWb7G9bwq/kNhuaZZsOvqs9xCi
iRYxzsij4aQp9xqL3Rb+L8MQF2kGm5avLDc6F2HrK4TfKRiVoQBuJ4dLjmwtrlfJQIzWqdeQQtpC
EmKWpXBglzuDzdxwoBZEHHfrVf9pgB7yAZ2DXcM02uxf1oxRvfOdAprZuN2dY/RUTef4COOkj9xL
XNjuTTWtaleRp4xLnUVYK4wSfa4atrendqoolgV/6yuWYXHcMeNFlMWgumwPN+URBGTM0GLtxbYp
W1xWqcgIW8zizEhgxWmRyIUherRFFrG3WkhuJkHQgdzDv/z0XnOEQS0yiRALrby3o5oQqVjk8uQU
t7vwLxGihPYBUjr8osUeaQ7FF+SQWbQVmHvIeX1YV7aJr+Cc9du9RhD5WUBF4BWnToWgsZPtXiwA
tPS5+Qp6ap8iV2+DyOt6gzaYOPbivVB+XsDQku9rnkPLmgDqTrdC7Fz6peMp/10dJV5slZr/PmXm
h6J9whYFocB2pyLyaG4MREQHS5dCIRTZkx57A4T8WcZgziAx2kTlpZC6nraj5Px9tMTHFOrx5SBX
RkdjzinD7rLKpJ0N5ulx7mapn0YS6SO5QfdUM3BmAB38/JbDvn1YZ7mMbn+lHY7qBff1YnKKUeyp
32AjyKrPj722FbZWlXg91yA1U8lvmf/a8bJEdWITe/W0PcRgyw1F8XppiRCwfbHug38n6JUNnsdi
eHSPPPpWUR74cc4byJ6Z6zi0n+S/r+IRS8n67VKGIofzEiD3Di5Dyy1ICHWb0gZqpxns4yjdgFhn
tBfcqbyrFZWF9AOiXVyP/ouP2BQszNuGc5OsLAUVo7sAYjM1xuIhaB245fMqMmckh21ebgXhAwsQ
E6BqAOrt+/z5kEk2udfla8blDni8G/eSMaWwjqF4QEQZSRF4fRiCH5JEw6s4TmNu16CGWe9IAlvO
D8ZgNR6u+ZEDjPIehk3hTiUiQ2E7GvRb+gnkNQSy2dW0vjApCVwsrFXLMOHKhdPuGpcLPWccaRON
z86wL5mlBMzAY2e0EFKQCQM7e0S6Wvi5cKAAUvtdjyoa++VT0KXvvbY2vxVbqbFM9aZCTFd7yNmq
0ihpdje97ff+dglokYoFd6cYWEXfov8bbgOPEpFLtmttfavLFn2V03McYWjZxLIFRCqy0S3Qpk2Z
+i4+BSjajoqh/TBdt7APkDthv5kWt8HZUsFWNccuRqCDESPYhntPLsJiQHUaCV2qDvJgkEMr/qOD
mIdwsHlGQDtSElhrFntCsCQwafIYPlivV5spu1WxHLrZ6ZxEnpdKEjez1Tygdkz+9BDEkP4oO8YB
hV3XZxFqIKdvkgAJzQIyhgqF8hr93VNnSixCVckvG3gnzOjLXCkux2zKAiikmVKZTZ6IWFx15pBD
X3TSgqeEnKT88C0nnmfb2DiP55omyxgNUfQ4+pOzFDi9pyUd7OcKpJL82SvOOCZG7ZiRBKvn3iLk
GGy2hG6PFWN+fmiaM7eIdPOMx8g9Yh+OiQs8n5zZMsJp2rsHwFSRZVmPX4bB4ZG7WqmA0iP4Niqi
9lHoLEUIRQB7FqQuTOdqsakWRDuXX2qfqF7e+1nkRk7FlYDXwqdd7LMoOpuo6aeKrnb/TS8H5PVS
WgYj4SSbnORjO0KYaZdX5ea/GMIp0I5EV58YaLQ0kCMAQU0RZHDnlYy1HQYyAOmCJii/Sk4F3IaY
ZwODFYRmvDZAKAL3AyQP0qrhHQgQe8daXElGU/xKLp2/mPTkq79w1qzdWeMg4djjcub21TqyvrUZ
HKztDA/js7KkchzrzC71I5BHBR5aJpZ94uu25JJCb6ijHMj80u3N7pmmkVe4gwfLmQ6ASPqsTq75
TZsqUBylARiJjOnAaAGo06MLkIxkptmohz8VUU51074bfvYOEusHOQBwyFSPWYb6SC97GRLznt3N
19fmKEIkXcPZVy1llfqFBIMZONwk91ytJEoZAMIP6GgccYbkCVQ6dyiivDPIkl4qUDQ0XkWk+Lyt
wTdUzUWy+aFtv8XxLIZVSInQDRnrzZ9quSPJh+LysBDNNBz1ev4cWMYS/7QE0UiuIb7P6uODFkK9
WdyPInVLcLR1BMTWdNHeruoXDW1/d0Nqk8EbxEcYjcUm6hswMrKCGXV0vH8eO2XYH53f9LjL3vAF
q/AapWrBrpEuW4wwC570+b9KdJc5FJHk24hRALJyeY3qrf8UO2IQmJfI4L/lo2c72zKZcKLC+ctn
ZFa7Ifx87FwY/AV4Tx5hzpsENFztboY2UYJ9OC9SINkbYBuJ/7nxSSP1CMvpxR3PlyO8WZVMLiRG
6jckjk7Ll9YXdFS9GZhXbNXiI+2iKGO/bkO6ALH7AduXQFUPRpFPYrXhrLr/5B1tFuIlXW5YgcGO
4G0xwjNaDLDQEavzx+DqryHRuOy4BaPCRS6TtmtsBCFBHUHDk9TeekW6uEhS9DWJtv86PgpAOugC
B4TA+5EeqdMuQSfvIs3MKhKrgV3NiLjZzC1bQR3WFs4RPgTfsQILm4SoW7Wgyek6NF81lDRI6EtA
WKhDQ5NA5ZH0BDEhmbbDUOvDVkyoF5tlvWASsbFhacfPznlf5NV7rGuWCKBMSzWzFyGwf8/3enL1
xi57R0I0DES3JvyssGBB7fQuS1EZial03MHfXTM+e9b/R06382jAg6/iq58Iodh+AifoubmXi2rx
uGuMo9UivVtRQ6zDXAP42iyzknw6KkEFtcgexVuZ/IET70Fm8mvR/BkK0RGJwh4xzbsGQjX58QA3
azRLDP6WKEYBd9sBgdjK6eEmDfG5fCPy+zGWv2+hMkLZPPsvz16lmuI979eTig1EKhfDoUlYTnZH
bFH5ijcd1Ux3AFbC9WYrj7aX6uEuLDgS/yPNwliPP3qZb3L9082vk3gRbTzsrgZGJBZ2gDiIF+PX
D2/T63wBQtoFFbuP+BvTtcWj6/OVyyLLFUi/GUKDhSBJD/wWuG/KkIKbKZhWFfAYzq0mgBKK9IE/
Dowey5Y8Sfu7IX28pN0Y2AmUVFC9V/EBM20BubWMPVVi8W5JGW536+uLxHa6FUxNF1PvFbAcRly1
tILbJaVqN9KXMKcFxyl0FIBv3n72hVOZ4WvxTXNiGFleo2UgfAFbyye6tL1UsHaGxi/ok7OkGZCH
K9YrL43kVKlJ16WZdl66qLDfTl/S4rRNW1NURMcZDc/3sEX1S6iSDVcVoU5HX1PtV6FFO6sS6mG5
1KFuOr3ICJuo44EgZnfVo/cNx19/igwbQHWjoQ7BqRLpykyPsMBH4cac/arMoKbiDHmts9FnZLfG
VN/LZQmbPWgJ7FoUVLQQgZgK374WkvVYDOYPmsf8bSwDcrw9lyEzf1t6JlwholsK8Pp8tBk6i6HH
TfImWGBluFtCZVvZCQQum8NNKm43Z8xXK2EHxzBqcuqOI2rZF0EUwzxKUSwI6t+XbwBEy7MNMpTY
z08RXISdhmG1oaeqFEZbcHSanRuJ7ARN4iTvipwohRPxEKb+72ovPRsQKwoHG9Kqrm2wDBzuLtqS
E13zJ4rlRLCs/4CyQj5ND9NVG77o3m22q+6QsT9kp84o+6rknoDdspPCjlGeYQubxcWP7CVDhCfi
D9xHyxgYqrPqYpHHSO9wBfhs69oRriqan7nC8G128MTjkPlDZ3ETtkZQPMfydXPiJhLFdQNyp6+/
cOqmIBVEUjC2gik3U+kAdfE3Wu7FHixyaXM43lRb6aR3dVPL9SUgbo8kO5X6sgeObHTSvJ2g7UDF
L46WhHbMySYjMJIgOjEHoXq5LAaFPSu6EjLe7VAl4SjFJEtfcnLMDvd/worGTnMMy4mvGL53uULw
yLSTHaKwR1QtM62vLECxXoDQWL3G/rTI7aIgmT0KNC7xd8YSCJ8LVt3HeLgBFH+gev9x5ZkK9OmT
F6mhHxs0/4HMG4v3Hbt81VvXYAl80EyKgCti1AbKbp7v00OFLjauC55mJCdnb/JOItUGUYlHR8Lm
tULhuNfrFn8Uq7SjVRO0kZYfezuJES4SoZudkQSEXB+XiXG5AL/T0AkLmo5rkPWj0p79fmkGd4mO
BCA1/OkemgvBU4pnGV19vfj2LU5Ndg61+zmuKivp8XGSXvSiEbCWn6oQSiD8nlqxN2j4YLdZPv44
Et0SScoP4OO6wDYjhLvyGrWJ1BdvPNzlp3vRMHphijzz57pci2qZDcgiXB0CpRUYnHrC3aGdnt+F
Q7eCBl+hhp2rettVTMUIycd/XPRSogWNMvDYkLn91JFhkFptGswhXjJz1DyKvVFdUTNQqqG2daRO
2tQxr++RVI3bNZ4Xy29lK61jKHwNUwcdcBUCt6702mt5h4/d0Q8uHtoTGnlqjUNQhkL4REm4QFjl
Iw6PWWVlz/ZgTlt5e9CDuobuN/BtAHUewrrqqoKeqQWIEsAFEWNGel5MtPWOLxJO/KhMWLKtS2IR
0UMQm/ZaqsMKR7eDRqMiM+kgZ5seBSlg7CUrga0yJy7bYp/gjT8U5TsI2w1a05vM7SacsZbo9UpC
1aHWtFOI3xFIzZH14HZY98JvdvlpAkXuMCjVGBJxSvlDS4PcL0k0A+7oKfwe2Ng49LQFxZJkdRgz
4+/xjnDWjyky9NY5ZVMbeO74i3ysMqyK3W88WQdz3BMvVBlQOx7aUOxLPrm1fXfkhX7aHYQfbvHj
tZQmwoxhFS/UuE5IaAzdfDkn3+Kb7Ay4lvK51No6UFTjFj5XELvq84qZAHQ21n0Z6m0P7RpvymiO
qDhs84ZwG3wy6y/NZ1f4IiuPfBJvUiZPAXWzb4rcAES6kobrjmu2aH4Hn5oAYuYDYB8dfi4facaq
Au53f82dPFS6DxBzT59udJtDmGVOQISdzh1zZcuRd+itdYX+kUvfsXmO7UjrBBSk90AarKHoGq3j
gN49UrG6WFeuRCHR6/uMubqz2nXoHWydn8c+KmRB6lz6OiYaRxJJ1DCEUc+EGGQm9Avv6oRU8G7o
K9eX21jJNKSf6ezBGqhm77CgK9MwjVLGshAYm8OIvHGEl/QkUBJ2wxPKIyQ0JOOnlZuVV/IGEtvb
Tu0HDDUvMyMJ/32TGulmwXJ/khnc7JhSpvQnCzeV92xqd7XOZiouibncjOBcfTjxeEX9SrfILLac
lfC8Q/p5xNWFI48b3obiW9CYG/wE7G/bGwHKGnjO71tm2rE/vGp6Y7j16BP4UdpY8c3iOiC2b8PK
ec2hEYJuWG6lLhZSGoA8dJRWiAdMOxxcws5qtOibNM59/GRdcWzBP3HQYHDII+03228iKhhy2X5H
wE974pfXE/icoumQgHzXOywSqcjHjZ7RoS14lIsW7vdyzuK+7uJM5CFUebHYRSnQTDIr46RVWFTr
/+sCeRdrzUY+C3fBZDCLYJxlVq4b958ChPD9qcbo9bjkzU63Sz8gHyFOmR9+cLc0eQn2nqRjTBKb
n16Z9vqNAiW9gAH7X4QfDN/UVxHtvpzc3c5F9ImanAkc80YJmM3axHQxOjkdNKUUh3kuHC9Z0eqT
zMvNPkgj4jEexObf0zG12luLUEOwIYrnJsJ8D3NX3BAO9qo8MXXf8aWNs1zQxYlK9cAO9DdVQL6G
U/s1VKGOVnLcl5wxh53adOx8BZ+rtOo+cgqddhekmY+OOrtZwS8azQG7OReU2i6D3LR8Ofv7itLa
uEnNYtM97O4FjebysHpokQn0zBPKZ59fudgdPuj3Sn1Lt/mb1MOqCFkzlZbT7x15lReHfbckhPvQ
JxpXZ2SOKKiL+q8I6yE2uZaDcmG8PYNRI4oNUs+Z71rpwdBACovLtf4DC/iQULZBPnlFFaspITNo
jo1kLRWLKFbUtKJMYYfS6c3L544lZfSwQ3a/e2bkFwuTa1rUFu3fVeodRz+xmHx5NJw15MEkYxTi
DJf8Hqimn6h3+lNfCaNC3x+Xt4Y9RqFmp9A5LpriSimFoQsqbkXwmkdoOtfTKjx7cDwBQ+D9SwUz
WQPE8xEnFRvFlBL+cr3THJioPKPKFIfBMDRXlyzN9xSh2xb3dNcFS+AOb6qoy018huewzWOh2Z42
uXSZcnx1cz0gpcnEK3XoMW0B/vzWxPkDTTncKmpOqY5P8FP1GKohMYmbBrBjSOpYzwhIB/gLQOgY
pr88mkjEWSHmDsFsgkClV1Zwlyp87+QIYIDEbyOI6WEU+SWfvL8VSxLfYc8HSYQZsUgxXPxm+M0X
ecB/a+HaiRKBP260gF49tI0cRdzphDmG25H9YUAu3QiB/kO4kSyZqaw1rW3PZkG2t5axSQBzlHr6
WEF0xAjV/mBZAs24a8pgYTwzfGCOdRbIzSF9xouGPl48yqSkXuti8P7LmpTUS58fKWQDPiLobEqn
aEFFF8eKZPpW4TPqo29VZ8hh7TR5ziDz2h+UF3MmOyuk2hbXn6U+sEdGv6E82BeLq3KLd790GiN8
2TrExVlRhEwWZGJA9g16NqKHG6maVBF4Zv82IMntFB68n5g//bwxJTQr8L40vGrS3b4k/jiHHCNG
wBoo5xWxufHpopPS1YjHbPp4zukNrQV0D6SEGQBvgulFZ9E5Oietgtul2hypUkHowbkeClBeh4uU
rNSSgcMLq1p2qh/QDNObJYs0sqJnC7O8aYkfQom8QKvCGNFjTMPLOeLnFS5RtMH69hohmnCvv6eR
HQOaVGqG4yknXm3lJWw6wFae32z5rOz5r9ofJQggoU6Mv9UXgeRl4nSuhd/Kol+ePfVgDBTJpCe9
MlRN7jg1M3vyUCdUXop2jNZewgvVnuzPzc+1C7yxjqt9TZp7KG5Pok+0XYjaotsLaPlB7yoFGbEi
zkWi/Lsls5/ednoTCF85iGQcwaNb9f2iCDauaWDtZ6ixsg4YYgByqhW3YvG4nNpptstPsAw5qtIN
UfpfqMqpRQyPwaud4NSp0NgVKMnRpilHzrnTEH6cqvCFsIA7UetHZO7b4z0mn7C1xsnx4ohUbrCY
nyuqMqtm+VWwiUXvAdt/YYkteVat/VsyINiTPTJdGf268gzhMT31q7uSTvkFvVjMCF/unmD6H66D
9ruZLhz9OSYC/pAD7m6ytvZu/ned4457CPeWuPN0TC3ZCBcZbdZ6MA/XQzu5q35RajDTPUxjGNwR
4+wCkhnlzjFFHJ6C7yq5e/VtGqyccnadWLb1ki9zLZoOoZCXT7PcyCAD7cRshB+Zs1gketTtk7+1
PSqoxD+6yaYfGjCEwQzrB8PTje3Yfbx872OC8V563XBMbBZbt3GOVhvyGArKcmpQutuyjGbpju7Q
4Q1UqEAkdiqAM1UOTE4Y1NXUKq7z+yOPGGKjn2lUqzZgM4M4UMiDr4OqqUYb7hRGa3pSywVjTOyY
t5nzWLnV4suZLDDbhEHCSljX5/eEnW8HfB4IDBS4U79XtTL6eZOW29ELFMbX93lVBvNxxv83rI/O
Wj/BlYU5M0kl8/j70QVQb2L7jhSLb2DSvV5YK0DQibpp/iI8lXC9OJbGebCIR3Gj/6H4gf3zloGn
fInY+Y5fg5Frt78rwlCMW9D/+LEUwOqu5IlopLmzJa+BriwG5IE8QwTuZZAoMG33yiEB54SrEql5
HJq9mhZwPh4JCzIiMxIj6fWfC85G8kTdEx/05QHYjQs9s3lD/lev7LH5VyKV0ZFw5odvR1+Y7BqC
mOJAN2N37O5qbzaBnv0a1XYCJz59Q7crlwPVy1ZphzHEoZ0fqgUNhQ71I1D3fJSdw3lfU1YGcezD
kR6Y0zwDxJN0yHiZrDTAiCmKxe9IZO51Z+GF8yBzb3ReMGn1axPE4BygQIX3RUmQgIoUmGpZ56G+
XdHWs3Z4INQyYzbu9MZVwe3h95rsS7gWiaGOGWjk7tzlFsKrrLifhvxwC0ACkubO3j6szKDAipxr
/NmZC7q9/AFOT0yvbwCkxG0pscQt/i9DKW4LsIAnCmtBSRsdgwuzfltFt/EOj5X5AvUDHFNkU+YU
KNNJsxw1+Qi/31Zdoud8y5qHfb+hr5Xer8tlcogApCSG1g53DyF1gJ0IJiIQJaHFvjM3NDErgnIC
HLbUh4OZrn9Wvd7R8+Ah+Mu9HDXEw8zJe8UpuMa428fLsER9Ajy0WEDJgs7QnRF11M5AVYZX6UIz
RtvZIQD0OZX+k/V7YnomCSFpcWQUeb1gtIzgw+Sio7ypJp0++3ZrIBEt5y/GljMLeZ4POP+yGf3S
IKDBk0mwTpo/VFR/unQWpNf9Kq2/kxW2cdNoFEvgakqW0rhcYuUVJ3y7sr+/7loyq/3qzBwOc0AL
USpg4Z2EEoUpu+7Vztsjm7W6lKoJtX7txpPdb46xlAkkadIbQEi++qp5U/X7GWHCbbayHitSqSiz
LHsHLh7TfA4HdAYtk/Pf59zZ4HqpuWjfYAdvzU7lGoXbC/beA9dnsEUhgpn0+t7I7Po38EJ4vIhh
uh4el+AoRE+O+CGLqnIEZWOWHfDUjsGk2PJbauoBhvLAtWL23DCJNl0I0Gi6nHjFyWMfsQBfvNUw
s4S6qdfnJ49/F98BhcQHh2M1pRFR1nBTLeOTNdPBYS+ffFBlEuljtI6n1rsOgz8pl/UdEz98uX4T
V5tGHFWN0RfttZm3h7n/G41LPMcyQJ9DJlMVOqGWniQybQwnHJ1NSWwyqIbabXu0YumUyPcwRanX
d6YNHF1t2jhNyhfp7cI8953VOZKqkhIHV8eO8iiDZUC1Zygph3e3XchUcMUtmwqUZuyPBAnYJhSU
eJ4kBjnJDPqilDFhVgFA8Pl9kcghnigpWuZl6RxP/V/GCY3wPPsHtmrKcUEpgnM+yAWKM1TqalBv
yD2A4UCdi7UBSNPFkSWXZbX4hwJ81IaPOKKaW+aduKf+ptfiyfPXq104vFJWaOMMu0QNO+wu5TQ3
+p8VObkL/zGl9Qk0ihUo7ioox6apCSrInDlw6q0j5GXK80zWMIuSyPQNMt3sucJl/y92y6VMZ0ok
iu2MSrBJX1PP6jX8mzp8c0I40GN6BIkv9W2qGJbkBn3lm8wGaoksVqRq66VlOGaBy+wYg5M54Dk0
FfGinyY604+vtBV41XnyUO0xxIXzGebzJVlie4bRL00UswjatsYzepcwdW2vN8BPT0XtT2Giyj5b
YXkAu8EEwcFMZYh9dQsBEMFbJdbAbYv0kp0UYEQ6mOLEEM8btNPASchvNgY4ZZFYZv7iGF6Ci+dW
EULxtfFTsZt8AIDFiuIlJ5Q+gJvpaw11O2TPqrO67k6E9uPMtp8MXDOPuSqzTlOi7JF8DXTasT/T
tlDICOljVRCT76Z2yG5lV8Tas6YJJeZzZyXS9QUTNd3xrNNYaZ9VoqEUltuRUhn5Rl3sFndexZTo
5mjR+bHEUkEd14gaE22KbXXO6fbaBWL2GGJbA901ilF9+LV0wxGXIhIE1arvjNMtCSQyXmfMAQXO
AF/aiAK0unrCWK8cvG+dm9tH96TVvMLWpD5rDyX0mGrNHA7zK6v3NB2NYh63oUCG5mt7H2xu77AI
C631zFuNkK4HygtXGLvioox4chGMgPUE+h0K4oCD2329F3s2SJj137mOEQwEkWhWvp0oeowD645t
pNOhUoan4vDePSRfT4UN5ZdYHvzNN/Sj0+Epoim3ujf681xzKYiFuC/FHd3x0QWO61dvq1+BIb67
MrNMmErXCME4VxP/eBZVuzgt+B/HfF9YRYwzI1fSDJSdEKemDEfXiWs2U84FFND2J99RLuFDaOul
KBSQHTW6RIETRE/Um3RGxFie3DoCOPxz995AgnDJ4rAOaLizy0FHa1CJaSCmoQ1lS4oiiPxsdD2H
KCoLnM7THwgT7RsRkHIzu9VOGUTPTkUsz55s7GxTGXa0nrvGjehEgmWJUACc52neR9+aa063kZ3t
9yFGE1gwXUaZjr1Qlv5zQCrQJiLf73y+gope7UUrwai1GgfSunAp+R2zVpl8QYnPyeK2N15o9rWT
5XL/ZUFzsbHSxqKjPqfqUIKsiatMUYmJ6WYgt3hbEAoF8Sxak/09+PU3yYvzoL51kSn54B/vijjT
yOQPWFjdrObYOQaB/sSUNrgTeYQKVHJ/Qw6+t1o1l7UD/gET9Xn1N8Sbz0vMqe7GINLuCZNWqYmx
9lqHSThZ84vvJmsZoUUIc7G8V+jP9oaNWmgduS53qkFFB661TipIzLTOoJK4oRExqFfv6DJHp2jy
IAv6ewI8ygKgsYLEKB5M2hygmuCSG0hKaOW5X/bIiSwRnlvqzPHm+RCQ06xEZpoYrurdbga0aZ9J
AtKWu+MGu3omdrqkVBj5Gh+QLjgwYJXkX+e9p/H2xgiyyy6JNj5ZKDqpoqGszRL1RKdbRwjd3gQj
7H1j3kijb7JjNnHSmcNKwHTqyUbg5MfgvOByYec0YDzIH+/t9l2dRmdfiOD8XzfnWApmqvONRSxF
IhHtRWPIu3Qw1VQijtw5d/cnjkByXAq9t8smx6VQo7wB67OQWaROenBfN+F9HEyZh+supIYYu2iL
rt1ny9SCu4dOa725JdRPBLN5OySDkjQ/IZU5d46rAxYpGdmbbdvEsbp8MmT3AgjiR5iKD7gDRXcD
VwLtQftNYmKTgQEzRdpCNt3KXzp9nhfb/CsU2LOj3CXWs9bOXxVj+r+DCkkZ0pqHPC3LHtut4RmR
cYxWmfHw8p3ziwirjLGNsB+3lDRgCxp1sJXy0gKw048RLmZ2/2DsAR5fw9QQsbARA+VcAEDuIFjs
q9aW0Qu5je1IBGRRWsFgVKCShEa02l8aeirQHmf1tFVqLGELDlP3Jk4xTL1YrBpF0FYfaniGk1NE
tOYjXsdtTGcjmKSEn9BrOwse99lCiOpW5aGsiUtjhoEGFdpO0Gu4kKf05/vHVJs327nDpPfO5Gbb
bNpkG8TJx9iRUCwExiKjjOvEaS9gk4YIeCuemxx1CplexxvrLbw8sfHWCH/S8EjetIYtUTCkzs7x
KVjF0nmQRK9l8zJjdXxcTJGxNrkiWvG7RU5pKLoAU38/NfFVPjfovZr9w7yo8JVCNKWL0FJtAZ1I
W+hwG3cj2nPWj4/UeHmKyCNW5lH7fqx3x/z2hGFbal0jIQTCWGHjYiF4gkRxdXXUQSfVxT8ay+n6
DKkcV5Fyxs0xfok7mBHCRU7ZoOCMFAfGPgkxrWf0X4dBD8MrnEoPTbf2xMIlpWRFbmwbRMcBHZPG
Fc02kOii1QpusZaA7dxFlCoZVCLlFHGFVDVi4aerk6zfkNCEsxeb4IHfxhNAzoEkr3qRIRmwYXAV
0DMZvmM7RaJ4ZDe+LwsM3la2q5ic+9X79QvjV9jGCqrIyAC0IjOA+T5zUmKmaSYNCdmWRl6xO1P1
KMw03+JHTh/XG1DEcXl0GfhEIzWJAA7zFqQkrE9otGMHoeySOAvtU3lpTY0P/21PC+rvuY3NkVjg
Qu3VJMB/JoL3m0qv2mFpItDG8FDRitkB7qQzpOpttG6Y+hloPqXL+vHJimpOuT5OdTGaVKAzSFGu
do75Wu1qHIA0d+ivpvhpC+jUq2jC9D/Js8lH7KnGb7hLD57zUgPhZwF3nFc37l+ojHCewAsu2/Xo
DuEFvv2A+T6I3LVvWal/6ukrIrcvaFjGVNsiQMShZEp9y0Fs8EUxBILyGSeWA7LyMERwCbRp3J+u
qSkbD2rBSfkdLc471Zvp24o7vwkSgyueq8icQUyVZR9AhYS2hJkkmAZs6n68QSynVAvfVlMODCeI
+tbEnerxV/JO8+yfRnwxU+gofumAl1QEqPAOzzjZNFvyCxZOG2BI+T13ehfgHFqGDEJdkv1KNgri
xozinfJ87Dp0SodaNVw8BOvolkQ5NGQ/zN2ksVOS4ayEgwibIYHcydOMSIIf4gTL0rrMZTSFI2VZ
RnvwWMiJjuMq0WGQN1AYvTACVaOrSpBF/j5oE77EwvhLmqVgvvnUEmD3Q2EUJGxkdvRoozZMYbSi
v3Nq1UHFCHp3z1Xylh/BRQ3reWuQxU2os3UaYtSOc9bf0v0PzWdhiosnAfbJtRS6U6TpRXaueFh7
yPSvdlEU0/mJ4tRo1JId9IgIsUuqNVBYiCr7okEj8gN3VFfxs1bWGrw7Rw9RkfwOZEJ6LXRgBMuR
Fh7hYapWRYCxiZrbNSbGPOKafHkNRrJ8UFtPhTGIwSkXYfdl4onl8B+03qRdxP+gysK6wVnaE9XN
8bIcW8/Zj/JSHqEcucAVtgMIkVBrDsG/s/Qbk3d4rsYO24JPcJRoQt2v30UOPICQ/BhAyCrauVuH
EV8pMgv6JeMQ/wSsaPnLj08BG4tXu3OdJ1zDaEUaQBMXR3UpwKSZvUlBrnywc7cOc9oEJ9bO0Ffa
AWeMwvhfOMt0FGRVdoPjLuRbBY8Nb6CgRi3gtDEnc4NIIvobO/4qCm2tIAhsNe26mLrN5z5rG8Ma
zLpBoPVdeasAyX2ZnV9+bt/l7wSSUAlJjHliEbKQ1lgYkFZtWbOGXWCzeCSEgH+IfySVHmlzAySv
umrzmQSloGhmYXiDXq62lNBtfs8PIwOIInqFML17rqvY+nrb/oPs2WDw2tjwjqkStZDj7ObYFgrF
NR/TSiQvxWNdOQWqKR+VB5JPpoao6PLwiY8IM71scBE0wlI8iFElxtbz4qOCB5851n8fIDS9CKoi
DBuFOLBvTfcYnjs9KLx7eFnsa4R/brx0nXGMvLAV1ZsAHge2STs5Ph4Qh0B9vpieSA2hhxZLLcXc
kUFk7A/y9/PIQk/4pmPFW9yndIpEZPcUV3ZOQ71+tCZhArwRyGFVXdbwqPy0YN9fv50mYkbD4yq+
38HL/4Tn3Hz+eLlm2cWztXhO9eBv/gxbs4vEWIYtaddTpZIECNnBu3BuFxR2yT7itoMXKpfkC8UP
5tDEIEW0vgCHfrXNVq8xlh55OFAYXVF1FgoX32loNyYWOPYFeouhRX+U7ONcy2j6YOV5zLYv1jVJ
Whk2Zw/gCoASiM2dMSZf72abLGP/pV8bRfR/CSNl87rVKgRkPqKRZ2Udvgj6ljqYHEPCsJL4ppVT
Fvu/k/F61BTsfOBdQjA2pHmTgt2s2wDdD3kpTWpZfViLYBmLgA1Zl8HdJDWZiBsKUisbYQtkjPnk
45KLTmorVv1+JXIB4wZg5Hifa+t/V1Anx6l5PyGjhvAZoAmIkY1wYnT/KJCUm/vq2BCUYJqEui0o
U+4YwGdvL2GtaUr7lTVkYax6lFY53WhsIn2ukdu/k8amJSJH4rFHfapgsrCdeDuOP2o5ifaNzVRk
EZhTM4aChqUacJWIc+YaCkVs2FUn/GrrI0YUWXIfuDtMu7TPFzOwABskrjLuTGF4fUHDiJhBlhZg
usFqgNVwOofjyQBF+Gyr9aZ49N2YiBxsz1MshOsURbs2E3/q4mqslGT7cen1dxjLmYL1iKRMzRQM
XYzlsck7TyQNR0IgtUaJYNeuMMyGquui20EiukE62A+h/Yizm4hh6o2h4DGqJ+45inyDBhwb9Agl
oo1qV8eSyG4PoQm/YuEy+RWk/PRLQunJ34zc6kZvKAKMuNeaH5zXwa/Ozb2P5TI20efQnr3/Pskw
pFQnaQ6WyeErhqo6Am2SNjou0vdBEF++T7H3PiDhFHe/fRIiprAKj4bIgU6U79JszJ+8mPtDOKcz
cP1ZwyxUdB8lxkgFBzHxQPBJEj1YtgwWvli/LCxiZvwld49N/zEszjgbD7J37l/WfoJ5ELf+7x4W
k6vc4uoHgIJnNWDpiJXR3DLmDzcpUiRhH+9QBKn2RRsS+P+2IpAnOWlJo4i8wy3V2MWHtqCY03db
N1um6h174QFiLq+3fZ55TJn5rrnBrxZwjfM0V0iRg/1UX/J2WXwtT6pJbYCpXIHFclc11Fw0ByHf
0eYxJZjg1dbh5A5qSdrfasfC5RnBmko22I88mtXGM2fWI46gCmuTit5VIuU3G3ciR8WqsMNofTuq
6V6fHixm5mIXxYONhrNGvC85Oszc+KtaopZc4WyQ3m+iO+cj+Pp2uyhlmnWSxyS+E6d86ojtuefc
DNaPOiN8+6U4ngFn9HpX0yvU2NxfNxWBw4i2I0ibNh4LQsVuTPzqFYtQm/gi0IxE2hrkV536ywXS
LpUZCFVW7Vl3uDdQIrtfOHKgQOHVvwAO5PohyK5lR2ohuvvvC5mFnaJIKo5fkYVWxvEnwdmTEeti
LdNZlckoQMuWb7QUeoTA+1xOA1W0xDac7jnFwN39B9Q8svvym///bDa8t1NGuvejxtlbSR3P+Tke
hNyXnSPaAYhQSanPldfFk9xmtCi6MFVsj+kqS+gssQv3fJdwFtXw1Ga76xQqMQIxVGhZAjrS0/Zc
9jyfcEOsMUK47egvVBUAaTYQzgvwN0ZdODael3n2cMOJ+U3uaDqyVL0W1+imXAuHCobjQQhzHqRv
oQBW2m6k9eYksq37UHxy43HtzEv7My9wGcruOALBnTE+0k/3XAmGks2S/9tjWaBhJ0IybnK/UbVz
xWZMHoUZCqUKM7faV5WSoyaLpgTRkLlw7vWr+2ED8TVwspjClx+sLBRyPYqRFAntVyrBf4fGFtvh
Gw3lK9UNat1X8GN9j5J3fqnaSMtaOHrt+Q49j4vtga5CrJfZ72rNYRBIOW1PJrUSYwEjv8KyU1jw
pudHeq3zuJS0kk9Ay3OchAVaZN2FvQ3nxeFtf+YXw+hmEzq/BXpxDU5odyydrzGnl/9r/zNPNbIz
v/YPvvFRkiuYY7HnwkN0w0dYJ+o3pGEEnhGMlztjSbMQNUGI2gwZYFb9gh+a7FHRgqLmhpM2EiIq
htLy7oKwyb78TzT/MHUlT7I8Y4ewre8dllYpEShHvTvUcKDgm4xBtUlguDke1T4TmAHAG/1PU/5a
1khrmIWaDAiac7/xd51WlSXIEwnKrNSewvdcUvYJ3DfKrI81gioHCel185UqBRSLagiBaYXDnkzl
p0l0E4pO0I/46kUpfKFI+x9w7s2QpSuCNj/aq/lvXUUxFd5+qGjTV627gvrn21aZ0gDl4HVLU46o
HQ1zFSlErRDA3cmhKZ6eFbxMOCtlhk2YAO1g3PfKO49G2PY58VF9SKtitcLCkfLFj3mJEd4sMjGU
lEJ9gBAVl5q0BotumL8mribO9SR20kStvoj/U9H0JYCO8O1FeeUL6d5VvtYIm13s8KazR7WD2NHt
SKC3165/Fr0WoIT29gd7GGccu1eCZfSqlsxYwNsPpskBBqRwZwsGCBNGBulJBUUssD/dbZhcwxPt
lxbG9pfsk9XoWiC9W9RYj1+NqNKFHpnfiz8rVRHbrF8fVqZlYqm5us5zIO1v0ro5duOhdoy5Hr+t
a2+FdMMauNp6g9qRnd4gPlu9rXTEIKywvCSf+rf+aI8/9a6krgn3DRsfZ9bf81edVgKpbA/kGUWA
5RlukyCOMvZ9wnmNDwRn3mU4Yb2On8YJsyknVKJPdmUOLVUSdxUexeO03/90URzpWugot3w6zjEg
VRR6VPr2GV2syf2Lb1hsj7yrH124dFg1uoUKc8OHFHn/eXJFaFSHaKvvQ1jjN6VyXsh4uJNgnEdT
kEUL4oqNsQVx6odJbpUD4/iIM3sB9Gq6k4AmncXnNgg3DK2J7Fep3hByW7BMJ4VDxP5nQiC4wxoC
zs9JJckSTmGqXmcOMJJMjVXSOzX71uVKvm1nqKVBueuLEUJdUU5yz33176dqDIpnEGVUPj6JXYIz
NdSxJhnqiZAiS8xXwMtj+TmdSHNjN6Eehtidedj4zsDl0mYxSW1uMuQCdZgYMX1hm19TRX2c7x7d
eSEWFTI05aBD2xvLHOHQ/In+zM/sw55SDWmJYIiBK/uB89cGyfqT/Z/89ZttRMljAtp4UVgUX/dU
BS0mr012Wr3nPwvRNjEa/k6jx6Yeo5EDZcU8mXWh/uIWMP2kHg9f/nPxLTZWSznCykaVaWa3pr/H
xgkjy7CJEWPsyiNh9mxX+Y4KBLsHzlLyzrrO9IElRnb/aDxkhNVXEoPasqmHgeS4vUrYeaW52uek
MfFiqt1oIm79U7y5bnI44Lok3cvAf0LJTWnCKJ8dIg0o3W8PU4t0AWbGtsOXn3oXWHHK0zqSeMbH
BOVhJftELO3Oq4kYSn1hvP07CHY+RjBexamN0g+zGSk+6ocjKA8PJfYgenEHWrnHlSu6sguQABUX
c0sp/16xuOGeahXrUhRZhkPN8C7x6EWvQBPQyDDe4hqNokmZ1AHaRWcUVWtTLAmP7vDksCCN3K8O
sEV2JgjHJ8fSk4Zs7CeKxWtyJE+GbjjjJg2gRPyhl5W9h+Kk4NKjJOfp9I6jNtXjR6sgtdAq0b28
eyJRVnbOBxPJhYigKtigEeaCmHtKKSh4dS7jI46Vk8kp7cX9TugfAOVEOx+B9Hh7o73yCiasFeRZ
vzq0vwCo+3V/Ugfv3JvO34BSKhNh80Lr7xBb++JUrSzJQSojfYo2YdQNDbtuv3SNnii85HV2C2wj
2hfwb7Aj8Pi+rF/AnPcHPI1esehYAQB7oT6ypcJqaGJ+EIyP+HJW503Jq3hp0VTvMP57KJwcCNFt
KnQfnuhl/TgpQaT7AvT7JGRfnxKL51AgTL0WXxp3g+tL6P4qjVSZVl+0qWf3xzxvg5bhAZde8GXh
0W8uEkJOw6I/RS0u2x468zSpHwssP6SI8xymHN7nP9DbVCqM9G6t5/mETSfMWwY8KAFujDgrzNyC
ZOMGnaHDqSbF0j5qLSK9Qk5+ouZHhGk1eTod3NnCvikPovBPPQqfEIrMwIB7UAuw3K+eNyYbf6UO
nvgv+uUjabUeZaZf7APM8MEgoX7Cqz2Duq099Stf6RFFxP4DrigFRj7i6OXcV6UaXK5SyP33wP5i
JpFJtSWTZ6dAjI6sPQaayqaqWAKadS0og7K9PNo/7EpxkVAdqUK66qUguspcveXHhFTJyJcA5OJJ
g+KfSW98YYSpP14ViluOL78TUcrhDoJAwXS9Vrflm6+Mm1E4RJPzZ1DMiYE2iCRFEe5oxDRBuQGs
9K6SBdsKtwt6gtSR8M5WX1J9rkSYW12FBAHeXytwLUbebzEfWk87gQiuS6yMd6eKsGSi20jnAwdp
A4cCCt6k6Nnh3PSThTuGMZX44cUpHt+nCpI0r81q9D2w5xDHKcCdcEE+d/qShwngXd+ELKIcsyLG
VyXReiwntVgJYYw3REHuvxWgzBjNawqLBYLBlgc1MVKt89PdLBcYiPAHDJ/XJm5MvupesTf8Guao
An2/UDfwM+Qu+JgRmDRaxk92qDfRyJgZtPK1b7i4r+q7pgE+aWjaPIga3XGy540TCCpJnt1pxg/T
EXQ5YrJoZoWI61pMfU54266f2RAh6Fn0IUCbEI18AZYAAlrtGu993cyFbvzMmkS+R5hpzvjLZ/fo
yk53Q5OV6KvDVDIHhBPlVRiV1+cAIc8dWB0MGjhV+oM6FO+lgYqVJl7WceGMjQU7BwZDJphgXITG
AW7q1jJbt9/ITwCWACON9X9dWbLU3dAHfzuHUS0nYqxPYHN8nkbPMbulmosUs3uDytqrcwIm3p84
2b/4+bWxVSj7FXpA+Qc3HqfUHqshAuZIJ5KYqO4FKw+yEWA84yQ4doSgKX1P6rI7iW0HVFRM9UIQ
oONmswyah2YuoGX5Zz11or62Z3c6YyS2C+Lzhcw0rg3n/edF7zEmBatE+/N6fYQyo5JSglIVpzq4
MfsktHtRoYAKI6VrnpOXEZB5TTvmFJpKl6IYugvDf5KE8Qq7MfUHsyL0iiVW84cc5nGocLhtqx6d
be7lEjZsdyY+NuQ8vZ3SYgehbDO08DLNBnGGnTNtey2l6q0EU+hVYcl5poM8VvFI08T9nJMFpWUU
p4SJo16AdJ49ErugnFMDJ0UBgiXZ9k/D6oYrN7AluHNnJP5eoizfU9/4zl92S7PO4M86lDW8PkT/
ec3K+/nSkb5ZKrQJGP/uTRGjT2SRD0ser6gK18ieDECrPUjFewVc1zjclWRZnXRgHtsVQVHGw3Z2
I9UaIZY/oeJFPhcQ12geChJWN07q8IjUMcjVRXpfJYeC4QNuCgO9I+z6AS3c4ejZaOxAbq0u0hwC
xmV+iwTd6b9lxKLBu8Q4azaUlQwF8U2HbywrupZfEdKA22vHtkhjB0cE+JhljDk9GkNThVXpICyE
KUIg0Y0uTn1uT8az3ogkOqdW73E8zKoRm1kh5LVc7qdjK9vMbf1Isb5plBAgC9XTwysuKrhCCo5I
W/cMqgHrteqtQ6D2GZpg5lc6kn/tYkTa4HoPCmVTAQDc059kcrqKxa7xO/805wpkPQ/DQCDIleWW
NiebR5SMQVsG6Q08l1KMAP5JQMdyHHzX2dD2VjmbGrKNC8Be7F6nW2ND/4BRLYya2jUS2WkhwxdY
4bkibpYpDcXjxHOu2pMfCRYPlbVmyYbUZHmgufyudSXFgBCLukNaYKdam4OzVq45RzYNL/Q+rtXQ
q7Bh4uZKyHu6nyhxauNX9yT066Jm9klGg56Oz5flmQ7gruo6+6jA8KwlEj1p8rJv3jrcdPiBBaPv
/PZfYnWYyCDiHU8uub451oIfMOJNIlgLjw9FwH073yyUnCNeaMEfREAiyE06sw/7qWp+HtMZ4L36
DNH5JZ7KJ97FgDDTeY7ehlK2qMB1SFAWsK8mP6eP0hmPwUZ1JLPzNW9Gxmmde0Xnm/LgMDgTgY7q
3Ox4+46X46QBq2DtdWqYf459F7gEL2NM4IlDWIMoGWeHoPoEW6e10WDdyIu7tEGGcUAKtmtnjWSp
vVDMVb19mZOzeDsuIYz0FCh/CNU2J4OuBxKRpQJWBiexsxNPVjuxgx8y5rkPJ5LM4pCgU1ZgPEdC
LD34nZfkMsRCTBcBXEZbmvmy9XCJjFoy+bo2PlxpSjiEc5nd9RcIBnyDH6I/cVlEcTLsdnB553WP
16Yqp6dxVwJFSGhE1CgeMfkklmnD7HqjMnPLSON61DXSskAjOoPkM6pneuhQwRATFQC9Oq57hDmO
0y5F4/Gv7kPTIS8dUsicDKZ8rRSYXGIJI+b+5VMHRxorZ1LSteOa7DseuSPfvzxMMFz621bcL3ev
K8JThcMeQIfSXQxiFpdx4sNBWP+iEbLXaP5oJAYL26yyyz23RCDSxTqkQ6aJ9gX2Hn2HZBku5+Gf
1hwJRNR3yfZs+5lg10K/w3GtGouxPxaZ97nClZsxpMXLsPFrIcsEYWs+VJARcQOz6SC/4gE6cgOt
YAPLG/NS5TD+i1tGsoYscoWdUJx98WXpO3lZ96ywTRR8RbENGWpxpBBYukqwo5iBJTF9loow6Grr
b3uGi+Z5IVivnR2tW7Anflo8aJyFM4/bN1Jml5y1j5eypVu6qxXgKJH1Yl8s+eaAAbrDNghAA52t
1rStPoW0YiykXMNxmPZguNJ14ZTqDh24x0m+PP4ci1PrDrMu2Y+5wrX07BdI+XoECE1/URWMRvsp
w8kcnOD/2saMrVfftCJOYpQRcDAw3wA7zkL78fBKvhydNFmAMoQAKy5JkVJGYDHjWnzZTVg5rOue
yGNwqzg74XOrslmP6/qsiMHJ4yU64L1JoY5HBWPQCQy+L/q3472xQY/h8NmpP5x8Vtsi90v7k8ea
1bwr1cHOXPbwMJCZZWGFfojN318WLpDSa7vrVySQhACbThm0ED4/PPPk7rzbyG21FT/Flpv2tnw5
SIMjqPfbkJ5o4lJ1NlMTbpkWNkH7LmB4yifYC6mlGb1YwaeMWaelYZbrGTM4b+VK1ZnPSYfNiFK8
+EfDapbSFlRfuIyoYAqElvIf6JU4LjJgoLjLlWXc/mP5l5w7NI6aYZupT5Ikn30xC5axozfkYrQH
JXloTNtz+3VvAgxryJWmYfom0GVp0b7IPzaH56qOXi5H7fwU6Nc6UamVOwmyg6eQ8hjB19ZF8Lt7
tK4/TLZxDy4k4yWcoJaguyybbMiLYCZ7th55G5/8HNIXCmbLWh6Ogm5eiNhzT/yChf54LieFVyc/
O4FP4p6TGV6TLPcXkfcFV90hWoLtgq5jDIWQih8XSt9m3WbEdrSlsr7VK5kHnaWjY4vWlWoUYJaX
7UaLkZvZmnYJe6uIWnGsqfixbD5clD5ILkATo8EAMI5h85FLeW4oOKOayIV30J8xZIDSyG67MiwE
qGOP9zdF0EvBoX645kwV/RAx3GXGDrBt9RfROOYEghDdDFBNjPDxYWguq4NxFsclOwbFZh0+qnuy
INAjE3lYxhmiXzen5Uopmkpr3s1vkUoH/OAno1w3/G1hVFwLFGSFD6xmdRECdoB6eMlYLHCAO+3l
D6NPz6Dx3igPYOsSTcDrjYA59PxPWi/oRv2gqFbs/O3j7hKe3aRAshWCCkMH3dh3MrC2p9fOQvbs
KUUDDkbHwQN/gv65kMi6T5lCdP1wRfgCzpY42RLxO1Jf1RAGqGY5HPiJJtyQ7MKnzeuJQq970x91
B3+CHGwbdgHjxZdPLqY8K6EKCxJDEobxZozeYBI5bB/bmscPyk4XMrPUCRCW4KljOsi/M4vEd7Tl
fnHDtyNwHON89R8/W3iXLi3RJguK7rouhzh+rb4kPcg8eBIM6XeKw24Jui4bRZOh3w+Fh/UuRGib
vhokB/PlOqIIVvqrKJN548eOPAzRYpv3s22M+3tlU/WTv655xfppmcvSpgDdO/y+pCaoerBKsOei
tHRUeFVexgs+GDyZ+idaDq8dFBgC7jIAyvY2IBIc2jUHnu1VQi44XQ6utdUu1AHwGHW1SvfOkRvp
nu4mzpHvcyjp+g03KdZGLFKE2yNuhOc6MSUnT3E1cIYll+YV+b3AhYBUIwnJBhERL976srlkPXvO
apHYBV+wi3Piz7WhXQnvaM+PqBvAJpOtktxMMKM/j1HwranfF2EtAAOPORb2CNfRqk1QexcmI/Rz
pSaIBi2yUuChnhm2Uv0ke+gTwLeb3RO22ZmgmxyFereKDbQNI698KDh4YQkRqMQ8SId2Mfyx/Feq
lcdGuhIxBMgry/Wuy+sxhq3q5bmD0m0Y5hIrMeQDn8uBTkGf9vU0cNzbAcwqkmzP68ikXGHLhkca
gcqQJ88hcKMretM2rQTStvp4+lEDN+s1CnKEBi/uKk5RDe04S8KqSPlwzqSoASaKJ8XVCSRQYiYa
7xHmkZ4AEzQoqOzOeEXyTlku9hITKbyQ1+5hgaGBaWVJs9+ceO3tUFmitdWeEie2z9MGWHQ65Z6G
piLC8ykxjLJetkflN+UNDe+TydFhqdd785+B8c+7z17PM/jprZid5NbY8xQHjLSAj6cg/Zh8flS6
ZlYCDA7ylZstdpORsNaXmeKeF5F68G6VtUC+KKn5goKgDX08z+FUk8xrnnpbYC1GTgKtqi8N/yMO
curtATQtWi6GHsHj8bENW8Nbofajy0U8OCl6DewUUJ5LkU5SeJuJkhRpe7Pw75W+8wChRRjLZYkS
G/SlWkwZkG+r9Wh139RhUsGrEr/u7x+yU3hvcibXjcH2HYAnyQY2UZBRR3h9o0sc9/1+IiT/8tt0
yw7expVRezRrBbK4cQZStE1TgxMYIcjkucmt27MyFwcQlKRqHqcCvJLGJizDOXW2F6owXqiaBekc
7REO+wy1p2opTcmm6Z4VRuH06GvDsg25P/fuDn2GJlQFtaLonZtnDeSwER/FG0tZ/37LybqMp5px
AvlhPDTe+tulPcMqLtWpuf2g8HbBjm0et4+yxWEs+McMPQIJL8b0YUqVU1+pEk0snFxHQT+Nxmjj
LfJhhs3XSlzYM73i+uNfejhSRoLfxydgZDFNLHM0Fa1f3Pwj26mbOtwLSpTZywZWU4YVrP1u0G/c
cS2uGbYfodmohHfhGR0QiX/jqmoxf4+cWGLol/yqyzhX8oGYN8hysn8O+lmFPoarbE2SlfrUNqrq
EVYu5LCF2ORqh8c9luuIELY8v9k8Yaq8g2ycGi/YE8CAp1YRSy+OJGmrosJDwlpacZX9B21TS0iu
OFHujrjWRqV8E8CDPhx5YiEL9WjuWjDaamROwU6XPzP9qrhYJMLZM5oKCfRe3tgljFExMg4/b77Q
uL5PSriBYlrIk1Aw442od7KT/UICEeMH0SxUxtC3K9czDR3UmqqPpia/gaIP695RS0d2eop5P5Fv
Dox3yOx7oXeCAOxX+607zcsr/anJnTw2gkdakSImFbh/YT8RqIg0u/Kyz3ieplem3oF1i8G4iJrQ
lmrT7I/XeYsixZDQBrodfeK6yx6gSWn/N21OZSygtHiVojaSLTpx5x+bT+k/uEAp1YPQtb2ViEQj
3tOccH5c2nzZWirGOPazDpd0oMU4iwy0ZyYy3K+EuVZe9YCUjk+J9ZVmktRheFXB124vFtrkb3eM
DH6aU3Hx0HzIDVYZlH/3uhOihbn5YZEuKpNfBuTbteoMOAZ16/Rxcdo+EKhxY1woaxs7RY2Rkl7d
0/Om5waLQzarnLV6G9qx4SH6mRAOM9rPkyrLpiF/l0X4OQUkGzD+LFJUwVZUamTyxOt7V3ruvbqU
dqV/COAr1iV9qsZbhhhkRVh6QsoUO0Jt6Xne/cqTSpByU79KAe39dnZG3ZXNyOM6asfrOqviPfMh
vt/DPZosgz/60aCxXefVPmwpDZn2tkwuTBrVCxhvV9BiN5iXerZIJZI9BrgirO83va7WfgnDPmaf
RGAc03WYP97/mGuG4sHflKEp99nO8RwZYK3BRHZl/akcp06KlXU86EufbpdEMpH5oToGTFeajRS7
Mrm48fNsMDl0M/yycHAkEW9ZuHQZAEvXed5uRT0XS6sKdU5PvQohErmxLzckWHXxKw5t5HMGcBpr
tRff0K203k+izO1gISC7SkhlKA7KW2l5Xi1o2PTTas4tsPHIJTv96y56iMaYcfsC8a25/MlU8HJN
cptdX3ZLh9DeUBjCnAXWec00HRyZ1XUhiEGs4tIdLRm0wVqzE96bMA26fs7B1GUNtFukSG7e+h7i
0RVBM7e1VvBQqiM83tqQMOclffUHLqTqGF2kuQ4d4u7Fs2pH0ykxaenf4NmykDG53gqypJrm7oQC
AM5ywPmVmXr4MyvhN7v/LSM1hH4/F4REM74mQU87lNDa6uR81MVGwM1XXIaGEXvqCyADVcfgCJh7
YbojCTB5LfGmTX4GaLkuMhHsB6XZqCjmf6FUPyB5/3pMTUb+P7XyXkIEPQTTpEA7k2RjZU9/l1QF
WiU/KBPWImrPzZ+vTNcZaH+dA3WMFZf7CzsHj5zmq3fVxd8mNX7lt0EvgbgdC+cXpVEyNvCIjIpq
yzW3iLkJJH9Zh5KfOgdQ3TFhy6DOhwPSACzrVRlI9BPmg8a8yui4y5FZBRKiyvlCUO8dlCzOTjF4
37dq6cu5MgarAW6s78cuikT/z3FGjQ017TgTwyl3r+VAMGme5cn4nLIYnRju0mGIksPd39EAmN20
lIpqpwDMtXIHlKKBoqiphX2CLDZwsCFTTs96qZmJpbfi1JuSbR4VCWF+ydbleaF2rT3cK39hoPzm
B6sPThnE/cvpebcvJXJWRdUFyWbHBPHMESWMRNa1jFMp7gE9cH4rpn2Go1lXFjej4cStZtp9p270
4ie0vju8NrW2I0Jk/d4HL8NOk2augkzzpv0OKgd3q4KJ9v3baqmAt20ga5kicUgM6z7LInzK6+F+
sD2wsnd6NmoV4S5NQvKSmljUkGVqjJvG0sFjIw/Wrnbkbl7ZTjVEdWXMr9TdMf2KkSA3ukPNKSHJ
fSEO7rrmHo5rllQTNYWk5jxFy58/MuOkdnHkZrkLGXgpkuTlT0LsvZY+6k0doONBPIMKV6vFhXtv
LBidCNVlYqYcLHDXpTpDmsjM1GQ+AzV73RkXWmMc4gSKd539qPcMUUezyv+DAFIwGl4cX3U47NyI
6FYQAPdMjKqi5N3AYsLSrWBBWlT0j+vluJqlj9JTickH+cS9AuGmNvIYgX4LKIYVm98vFFAnEWSG
vyr2mso7rHiJkssW79T7qoxZph1OOTIn9Kf6cHcDYhGblzwDcyEHfWe6xAicIPsJS8okeN//61Lq
syZbQJHx9TNdlv8z9LKCZjJJ6/vjPbUiuiUNg3hCVDCzdLCtUiQyYwDZUw3uZ1NONSIlRBYrMJBG
hRYqzIuCAtaH0HfAcz0fu7wFnlSFkUtRIrtCLrKJ/+9rcjNyXoB7UBY+nbjUyiyaYOtJI3kAyPgF
rJvBJxyeNqola9ms8d65ph70f1X1BBpUKiT3zSuoMk4dEUrW/XIfLL8TxlfcEsd5dNuohbnsltmK
LF16vWvOvQro0eRyfiqjZYA8DV9invpKOUxglKrIPfknDMYoG9+GrQXnpSfHgNJJOB6IbZZDc77p
urQFBDwIx5fXXyGJstPCo1JfM4EJFjWz/19QUSmdrJcv1VXpSLvWhWb76vN24lsZOM+H93SJK014
4kFSyIHOIPMXKRQWfJ2+Bm6vt/CkyL4fi0ExddQXlHCKE2WAO+Khr03YTWzwiJI8eqG6RExzEelh
7AqHhKtYk1XMruROoLNKb0nzO4eNefaktxqQKwr4Lwdv3tYDcSZZbqU/9rj8g1qhRVr8PWlbdyny
hnBdJYWrSboNyTiYTz8RFPzHkp9NkK5ivmZzrs11jot15NdBAW15xIgngTwHSNL67TPHU7072l0B
D9/25LAmMfpwr8S3TmJvqOHQV/c879CRBVZwDkB9STpLPXMBXSL8/4FauD5npeHEozwxZguWvVYp
O4es99XFs68ukv6W4p1XwELQdH+6UO66dwtw92YjlpCJZa8vZE/wMkb12uj1vUpPJR/M8bY5I9mT
unarlHtbGQeJO3pYUF3b7k+rKMrV3lG3ZHtbZekybPLrABXcvTIHAUi2sM/7zV6972ByqytbSiKP
JfoSCDPKBx7Exa/eiXpyaHIiVIYv5cAGSsDPiAAuAGGVZityxgIyH2pBKCZSu66e8h5XOsbYO4lD
dXfGjACE3OSbgSEzWUvS2nKC2mr3kHERwMar2cDe67lmn2kyqg0m0tCnawyjlfcKVQ4CiqgQbriy
C0ScsHUWMM7EYjt2gtE1aJMumzMm1hmRDD8KwaoUe3ExJPv3e/BcJESgVCvNu+7+BPZZW++19Cv0
qUdLvRP9/UW+Swxi8gmqtqsngiwN4Q/GrZFkwG9LQSwKhY0t1KyWjp/Cb31ymS+/auSVfWcg8stK
ZwKYMrFs8A/FZhMwUzDsIMwFFO+wspMD2DTPdvtHi45utxh/PLIsA4lMpk4vSFSXlU42k89Davob
46KJ1Qnwv2CEKGDVuH9541w8lLj27YZjzglIAmCq701psT1vXalgz5ca12qmziaYKZeUR0oaBhqv
QmIbIVtyzeG2rcMqZjRJnoKLtxJDcR2b1aYs6syl2+OIVTUospjsl7Rbn9OXj0LiUIPf9XP5ftfz
VxEi7E/3pw74IVjl1tAdRTj3cSzMK/eqiSgzT2qeckdgdV2nLyRzPwrQy18Xmr67VgqjvEl/RWtb
G9nhPvVVVhb9y4OLMvpfOrouOQKb2TIbhFa/nCRXplKWQVmGJuk5K3nEAQe0ghwak4hbCy3EMidb
+G+YwGWId5O8pBBNynt+5FS6BHOr02k+6feqJCwrLSsJjZyI3pNVkVs4pPsbTyGBAooGDfhlbnTG
+SUQ45oy4+vw/8ok+9iN5pRJzlyxRCMykaXqLhL7V8MAPTquQ+3JrgSgFufjCFjHbujiaAXmU9VU
sLdUeVcDpErSFsqYemLS+wXCcZ00tNChkE+QaCvY21Cq92mTRvtxApiLasZastAwI8Znnztaf4/j
uu+CxOB0pgBDMuPJv84T3wA4ZzB1YNadoZ8mWH5REgtnsmrrkUahkl1Fsj22zafj/HflriHxBHWG
m9ZeUQp5vSt3ylECxsAVbartySVZYPnXSuylug5Ce9w+YK8thr4TYZEbzI5UAIWxHtU2Pch509m4
UVuVgU8iWRVP4GOATTlC7gd+FnjqlNzg5Ln/lRKQQaLTCCX9Fsb9smvZW9My0ozBN1O/h6HABLJS
Jx9G8RcjFDMTcBGa+hmHxgg9yUqyk330vfdt/rWAq37vMUR0q0qnAGkJ68addzaOKANFhxBUrhdw
p/86m5Oqrau8hPhDnbw+TlJus5TX3KS/wcxMNCY5taaNB/pblY/rp4ufo5Y/9RwYAgGSpeAojpjI
W4gg4XZyeLnQg8JQhl+iEDKGSU8BNP35dXqHDYD6aI1UFja0Ao7PNzT/fbbB/wZi7TgvD5VEO9MQ
DE9YFuWEPaDyOG946k1R7OMaXVsXSdhVvOcP0m0nsMY5kSiNm6M9hBlZL4OBS1v8rhWrpeQ1hcnC
xGXh4MLz+rKhP3FzfYFl6BkLPWSGt34vTbODnNFBLo4D0i4xkDjo+u7WusCh62NwEMr6aTz3eFQl
4WQdJUb6FpSWsRCvpuEaBWuaqRRL3muHV/yhAv9Q8Hkxhnlvu+aCax0U1JoshyxaMI9H9MLUtC7D
c8NZD0oM9EvxWVDjWEqJX/fOpdicNVIA48y/G3vtdY9Eh0g8XNVW5uH2migwNOB0YtbkihiAxdeh
l+aah2h/IL4oDPwvHlLEXJqdFxx1SS5zgWqnjDuisepOANPT31qlRgFgw0RpiFRmdz4izLH51Cm3
v4HRO5dckBHysAqf36jh6/j7XwMues40ZszTLTL5YmGELkljoVYoUiMq0rERLxMoXj7TuI4WYwE4
jwx6PekKijVaHcAaFLILKIfEc7wb/rUP+mHxbNKybzOpMK/AVm34LeFk0kQ8e2j72p8mWz4RXwG2
/d71PD9cpYcqyvTGiBpLnZFwS8qNvVM8H6P3wRe7yvj1MNOrp7jUbXomFV2FxswiilL+hsecay1t
rK2eoh4WfwdtWFBwvnjwEqefA8tC19HoeCEqPUWfG7JQz9lxmlhjHCEzjqVLfEjBeu3zwygclf6a
TrlPhkZ9dtf3vpFHifj/0g7bUciZhY58cATYCsx75L1dyK/N9+WHRoh9AMeVg1dJdESXQNDaizUe
WRe2SxnxOOMeGjX6Zxdzc/PVUasyOwmUbAUzTXJw2+4QhKIkjGGF+QG6WbX5Zoq5oz+MNgcMIWmD
omOSyUTSx22n+ffXVbcY9LrUtFY+ZhEBAAiohnOIHa14Y/qc7q4utaFLg0QKgI3dSodJ4P8rlzts
pJt+LWhRiMwt+wF1cXBPFS4VGsnrIWEEtULz0JsEFvVFOIaDYApCy/H/GZhi/bLDcW/LmgI+SmU6
9WsjeGZNbEukl+eMVwzaXvo5tCyMStfpoC1nXUgqpAvMaGzkVDGA8MiZ5Rhw2It6INQY6VmO28uz
1ijqh1iU5zzPBYvGm6a8CRYifqsBbvtb97sNbFO0PCtENsYXBiYawovhJwijUWRH+4wY6LlLhS3T
0d0ziKY9Ms53l1xviz+BDyzx6dZutpBecstfMXjhUzZs7OF0+km7fb1ODCXFSIguPN9cofbQuBhA
GwoJAJdWrc+dH/MbD3ZXCFgNhbFyq1huFACGParp0He5WYK5CJpXrl/KSEuK9GfBX0P5AxgZJjpx
LAz6Emq8/4v/WBQJgDuwcS9a4w7p9kDmWnZ6afcMGbRXgTlbHaPw36K+YE2mlLQp//KMhAiG9af2
EOmpU3HqNSMsoVBb+tH/QxYO1GskpNNmfwmXMPVnEuoefM/qGU99B5COZOJ/+5x5dFpxd3UbVxAG
TSNhNHeqqabjW+Cln9syrBnZd9qFgdHdiQE+upEwtAhdesyS/aGPjn3pAT+uvUFtfEw7YJoa7EyP
0zATQAraKG4t0v3vs74dia/E1LvG1FNtN5M53/NBAmjLKImQ4Wd948TDEBYunTWPD8TgkK3TagJ4
ieqShDIGOpO/wWd+jM3JOXPqcNzQmP9jS6fKzl6q8lnhPAmFHR7U2ff6OS9q7QYl3f0sfF2jvM9u
CWpcaEzUo58I8nLXylrNe0/hjXSlflvTGEQOaoIhqz1usgX0BynoegO14tBl6dzBpHWOF7xNDceO
0SH3CivbRyZSnCJwPE0xDC7z3TS3Zsr8VkMlG/6Evu6Vq28+Oe6fPfN6lyTTsgsQ5moZKh65BDgb
0kJ5nPHbxhhQpXwKjj1hJ7YoCmooOH1qfSLcuNPJM/OGVUydlaOqktBVyldx+ntBsaeTzpkL7qNk
KAKkqCerBxeI7LeAM0uBEk0jCMKIUfMRQiF7W3U1hIIFxrOI96+Fr79sT2eb3ZHwpgPEy/qD1Qkj
522Md5DPrMedu4WBLIaw4gyxGpnE48/Rg3aTYvmJtlg+x23L93pCkwnShGj5NPddZ4lCdm69IdMA
AXW+V2GS5sZWWYe6U9YFjJzJ8Khv2fST3pVh57mwHiqHwcNWLlwzo6VXuzlqUILULsFxyZb1FTL/
bYHyDrUWWDitzPfdvRmjSX5bkcwpTI0r12x7yVTrh9PME7Dep8zsfjyD3ULZPHtieyTbfrADMbuj
qXSXHRO1UJmYB+9DvQoVTXLUgvjRH5RTM2OnJbrbRRhtKFyxx4C0hDKm6pIRgRPQM8bGmdBkyLks
H2VvvPSBcs3M32HzLZOx1/50P7DCp3l0LqXIdAg+RcN08mM3Z+qHuDzC6qAiOu7jlyOMXSVayHNi
6Ca5LEchxJ5awHskAk2bvqYMgbcbQwU5M63HeEcaROVvQ6LKpRbcydyA9VNVf6ex+hqUoIbKf0Cb
L6EhzM3+gQ2552wf0UTjp7rGqdCWx8eGzYUU8GGfXCYIlqzGrQebdi37lby94wZLuz/+TV2y4AKa
BpyMrjMI8FP9auQZfo6QBwpZqbkxBzAaw10J83eWct8pdXznxboIo1k9BxzFEE+BzwiYoR4jB7Hl
0zUisTxftm4wyeq2GmVcSoJNSBFwr2M5ToaJFBOGzPcaHnqQvWSNhhuYxBf7BEwaaJ+OjTu4IFXG
WL+PQDatwWLUarIlwJa1L/x84FRLk23MPmh7Q4uWBwko6euM1oOT+81BuWxnDlYBo7tAn/qkIWvz
8Kbk1EMNDwW0ncKtnNKrf5IFKf45v5YJu4H1C7bnUj2GdrZNnF8fli3ng97XCfi7YVE//Z17yJ1M
95uP03Rz97NIVt4jyQCzup3pOIKFKyjH8y65Gas9WyuDKmbbsLhfI18qnlmmy+ZsBd8el0AlOpka
6s532nCbzASc1vYceD44WgM3bWbp0fGIRQ0Ym1HRwizC1kBfzyY6NL53aQtIJgtVv2NFZp+gXapb
3badYBIlwK4dOkf8XKwhXAqPZvikViMe0ecOXGYLzw7sooBw6t0IPHHCaC3aMu4aoPovBBfrWBm7
SpgQRJDxAELa78DvzF2ngYMgC2mjgfPj2keDZ6ScI2hBkd/3gA0X8esaWAt/Rw9JtgJaPhYC8ehu
xCGlwfHAYUJv6v2ANiUhw26LbHgcjDdhq73enIAqQKEWAbqfFmyMHWD1VFIKc5zsuRhIWEiV7BaS
7atVJeLERQwOGoNFp7dcGV2QyxAxrGAW3hXFQi6J0bvg4MsxdCkdT0vCTaOVvTnTUhuzu6LsvjOa
fcZKHFmaDVed9ar3hGdwDRDnCti+AWbK2RqzVliFku0pJhXjY403bd6dIUN+w3xP4pEwAJAB8QPu
0QSjR1TIB3mOYs86cqlWLrch9OKhGrm6THiNMOoaqrjb99KVaDmsRymU70G6zlQDQipCEe+e89lQ
kQ5gMTtusxI/duMBs2xWYJ+uZJ21JKrq4suILvIOApPv3bormGxtO3unTYtAZjU47ndhZZNNmF9H
fTCgI09E1PXNqjyNzP0IvNcthUSe49tW0JgFEbQP1NkGfi/MZmEGpCTog34ZyirMp23kocUd4NjQ
vtkX1V2TcPY6LcNo1SsXA20Il56CUvPrwgMO8519y8uO9NCvaQIN01qHuM9sPY0ZSNUXEdHOWj5o
0TbHQaRMaFQ1XDP43oqVhjZwn+UmrYP/No159MK6z/Fw9Arkl3wJluKsrBUgAUzKSiy/QopgmcOd
Q88MdCYX2kCiRQEiuvw2uYLD9TesO6ue9GeJW67fJlRGT8XPV1FBpW4WJS0s6d3IfezKSlD2gm9Q
WDUz0Q3n5vr2Wani9JKPhJ5V2QC46F8taXm+EeAkGyNbE0SIR24kUO6YVg9b+iF7f2rtcclx0JQh
K/fej1PgwnjEJSTtdpPa+yQOKFJgtzgCwAamJQpfyH5lgpsA557oZw3zuWQzLJpZRWkd1PJoKfQs
kuW1+DkhMhGXqPjg8bXMjedpu8tGgFeVH2pDo+gq0CXXFM5Ea7iM9Xod00OxB6sTakdHHWtpMt2e
uNMIaC4ZKx9XCGYI6ZSeJ6QxlWsNsJHma3BcI2uIque8+lu7Yc4kgNF0N9Zl0bjofV00rMpNd0+l
GrwxJVQ/A28JerVANxgzd5rYLnULI9XSAhzsZhgirtLthFJhZ2n0VpX2ecClPrz3GEU1FcqHLRkZ
uJrACrN3oOYFVUf774N0uEVCPs1D7qyOzMK9It2mrm5IM8PzVcRnRGqzxxvmXezuWTNpXAgB4D3s
hVwaRZMH43TQPzKl3sCmoBFOXm47W/c/U9MY8Fz5xYhxKeMoKzeWBsfkU4o5sw7XRUOATVC0fvdc
ZijEPTCKQtGIfhC4U5PZm/QBxZN0hRBJAJ3Yl7PKXELxoL3XWu6NZIGnwj/avVHNODmA5SARyUSY
c2pkk1+PZdy47zIxNfAnEPOgfDyO/j7WtWjvRkYnIf+RtcZbqMXgJ1Bn0jcFbqKny6Baxfc1yb9Q
yYlHqM8SLV/iNjR6eGPxncEUTJuYWKKJFlJFtHld+El1XL24Ib0LPp5Oiz6/UHppsAmPfIHfnw7p
mXcifcoLbRYi2yzqDpBuwOhVJRIJr0o1qqYD98KzDcjLSzt1QsZZv2614Le0Chx919aKi9NsTOIW
uXkcaY0H9SbgQNJFsiOF9dVM02lX1blgBr2WjNuqjPzwfcfs73MkRkx+KcYDhn4RzS+/03Pi3SNW
ZqZBA/yfhXVhzIIHsGBZpRXBEacOuU7lXJvYGiGT67KCpR4RekulY8YKRfloIYAOoA+6y6XI13f/
0HrScpoWh9/WgErZX245uJAsk/aEzfnb69TiNfr2pMUHlKOavIyURPxwAGSVm1OVLBxuMNvzpu3r
YAzX6Xtc9Qov14KgZ0MlCF+yxQpcw6maAvKjL+ODYcHeZkj+wefdRSsP1W6dZGhl9W5e0l4J3icy
3R3/dSaDfJBmyGVTFS9ZlSwuIgYyArz+Bti12powjfuTOw+jipBOupLd3XKj1IyM0GbD0cioKM1n
1LgtPbw5R97tFDG0c3cXYDrUaSvs6aJnqE7f43Jaf74pswgE5Xy7hYH5wp5VCmoi1lY4cD785lKW
xMvv6XuAGyeO/JZITeNE7mJvMskvqOFhIHqRo9lchTsNzBPzD5wd6VI+ZPTNnHVi0Ordt4C3sLbY
qIpiCmxUdcv+mWKZw+JcFahADA5VdScphqXJqG6DmQPl/01XYX15Z2tcFjHkP0hvnILRJaxkR124
weuxLf3lo1zhOqAMJpTRvkEjE0EdYbNh/ltai6+Nj9wrumqgzmzwS8tPDI01+aIxbq0SzDcc7XKz
sgQVaENbRGtf5T7rpj9O8oh5SApReIIP85WV5O254vyGHXv00wDkAvPKPlcD9JY5KJIZytBHVMZp
rMftxOgUPt2NnPsrec11iW6Y3HImLvM1wTaj094zj6rKxw7WFpH7Dicg9xJGaPqXIaOJ2Z5dwalr
8gvjusbvuozx843q/xI227LZkTr70106BZwGfBnI/ZuwNNvc++IXoaqonxYANwEu43VmvwghTcng
ar3lGB387w9DRipzM/vki7WQ49QDuu/6C2h6EIV4qHvCvKnQDy37FUVLqlGgivXBNFGWYA1g/5Gk
E0FJaD0mFK5MPxVyrw3ADvi5A95BezEnjMd1pci++xSJ78YfKGSjfrMb3cUctUrX/zppUGopM0xr
aZAF3l+RWA/80ZAYpPeRGXmnGDtfjKdFFE3heRyYERARA4NIdjrfMar9x+CSYsWbUL3Oo/QTFLlO
fGY6iTqEXacUR0xRiEuekR5eSnWhiWlvRnnhimB/ebgNUqzDldy8D7lsI71KF6MkgdrlopfWHKU6
5pkyWIn6+Szot3L+PloWAYjWrbObdrBvncFXzYJvdi8WF4kpaI3SVWnfELOCRYNKy7Kls9lgwh70
Vllwg5HhJZXrNLTLuIeOEmgPZBZVhrj+J5Zt6c1pkj3/Uq+oxRoWFkxIXLi1YCatOMQG5gon84RQ
HKhexdaTWMn1KLoxeky7xMQKW45HCfrSEUY5+c+R2UFEGmcsMSfdwDU+qDnpxxhyzRR7ip/gzCBH
4C6Kf/Q1c4TgPZ480ahXuYZOOv4zMeymB7z9NhHh+d+L2f96h6Sdwe20rDQozcwmGB9p9jpmkpj+
kHyXJmjHTpy8Y8JeYe7zgJ/MuRe6f04gBG7mqwyuaf5AVucQa+/9e/uszF9wzlToAq5vbD56jT94
Pd07z7KzHMaiG3tJQIvKi95YluDk7On29l+gA45lqn+bvrwdGGhUJu0nzNxHkaTtQs5Aj4UMchNt
tCi/gbhNxOq1FWp4V34YPM9LXp/uVubYtnz30h98X3GYaoRc8If/MGMcJATKNcGPz8EJUrzYw1Ep
h1XomRgcyank0FAMrr3TXmqUImHMdr572zN2ZXE21YwGXWJPnQPisN0SrD22B4T8Na3GFXGHGqPa
TtOB/M+OVm/UKSaHmBCnQJp0sGTN7B6rgFA/1skuEdF4WjYScoF+rSKxCahM7+0hhNzzRz0ICgAJ
+nxHxMRNosCNqlL4ft1yL/dE0SDzaPgv6Te0juXgpI4izCnSX109dpy4Uh1w1Cnt+d0PebVD3MiV
TEupC0eR+2dQnVzIWdIFU6wYUAl6QKAiUVBPkVdLtB0R3+XwU1ObQMdcvMH/rKD2UHOxcpfoVE+Z
hFbgb+93pT2vSwP4d7HVh7Ark8PjAVeDCXj6azo/nSOWzXoB5vyzh8sHw7n442p3bC1OVyUYe6Yn
8AggqrF+gKIBuJv0G49sVrH16LxAX9vkBLZEAUukJPTba/8dIIWCc8BnAzvAyxk5FNK5P/L082D5
Mcag9X3q+FI98jXSf309B32fRmfYEWPNeZfrkJ0SLsFgUqMof5qk1BCmPbs+aYMRGuwzpJbV9RHq
OwTShzq3NfrHEpwbDOHWRHtHXtSPYd+ZNwcH4Zxx6RqwMkQqjvRiDEFBWIq/yAXiBGZ1T3zqh9+9
C0unkwA6x+8vbCdtLArBEpjyBnYzdHu89Ho/7ER6iwoYFgdpBQupUP65uKtceCGp/zbSYBJ8D8EG
Z27hnXpt88DmS7JRhX+qGYogzOT7ullATcJdK6/WI9uYK2KOaoAtMZ0ZDR4WpI6rGGLzSFZti5+l
bacirloMQZxoRnKh8x7LyU4YsW00F9Z8Q7t8tSosycplRrK8VJTRmdVvfcYy2yWuKzI9JtqvESVT
WcZLQSx0ZwpHEsRIb0uPoCGzGBUMx4L2nDLPQmEhBb2HbFWK/Vqw1yMLhh0rTk6I5i0g9i1BsZ4H
QGl1P8AwYg/CIDgERBZleNEBjJgRp4h5yPuPr85hbpWN0gntDRjcTVXdkxJ3Yx2bPypEOnHl1D92
Hl9sR6rdcwgh844Pb47jvct+xpIf1B/hVsr6NVVvo+rqRGkQ++rUwxWmWLb+cJsCpcRpGXsAZM+M
n/VB6GaO9h+mHmWCZ5n9Y9O4+yzElSiKWPRy7CMkbMUBFpZ7eHCA+UdIw7VXmA/BE1xfi5sZyhE/
Enp5hEjeHGh685lm4McmX97TBjkgtQSRQGSEE7gQRrIsWkpBp7xqFLikGlGPqgzkXvgnk5l0rsKe
/OeTQ8UVAfLG6lGUUCCnaMr0hyN1bF2NI3Z9ULoC8K3fGZiwHGZCM45SRzgJTQ0BAd80IWPoqZM4
+BEOACj55VRrPQN6KQS56GPDbk6jHHxvlmPFAN/h6WWCu6ayY1u0/v9/b28LuLo/w8RIiDPwBuW+
qIRAauElVoUIlSa3vQ42rEP8Fo2WaYOZeF/vmIMX5B7x36DGuN4unXVYXxPYj5wmVIMRpmM0tI9h
q7WhUh4u4s44W+kKekrg0Hjr6+I/KRqOs0quDmuNUnsoT0KlLqVsCkLlzLttuivZ94sDuNie1muI
75GA3+U2tqWmSWZ5ZBX+vhStTSYjBzkcS2ZafWHN4RLmr/GJ4Rhc85GLbVowOm1ZkJYbQNr75NJl
cqH2BVHKJzcDUrFfrUE2JqSUslfFZpJKMtxWKOqiHaKFTnbI7NYRzGzxvhNPm36WO3AoZ+dDI1Fo
LqysOxArybr/a/FLkwXmdn/rfJCTEVSZJE6JFxzATNCkcKQSzZflP36ZC5/FtvsW3h5M0WaxQ8P6
7wuVT6gSQ/8wSD0JBRp/h2m3EvEsCQCYi722vy0/dIUG2C1CegDLWOD8SV5YnK0PjianQ5+o83hw
pb4fcOHrPTJXzkgMlBYw1iw/V9X5UsPi2nDVy6nES9AyVz/TwM+lWrlQuyD4iq/Xypsq+ZufdOBT
cMvTjIUJUdbqgI5yLmvgFfGrc9b0DLH9eAGwz7nah7klRAypNfGjghjCcRbsy7042YIraCNJ/bHa
5XQK66xnxQm7ATksuJX8AL4kpd8OCYpyIomgaa2/nXgH4mq1xDzAv/RRrVCaLB99uanOlDuxUgOb
3EIjney/T8lEKNVxL8jKQXxByu4S1d5y0DhrH9A/eRh6eWB7/nt8J7Er1Nt2IGS+MW0siQFYhuNv
lnbZG8jYDOTl6swJKkeh2/Fk8aFug0x3EiRJrO495eD/88zCazDU+iJ5iq87umiPEKQhu3fqdjov
euHIaITa1X9QaUy6HadI5POowuD1UFMkbSEs0ZE4v/XXGGMVBL+E8YuYRXc62nEHX9BkTLqMea6F
kwUFo5NIL5NqB9cFFm7dRx9CiJVh8Ji2zbRvgmwJA3slQu14RBudBbZNnWhjaFVK32E73o26EHdS
Gq/6PoQpVwa91LcHKGuFjxa5RwbP99er7FyiGSyg/Oqx1brTPqMPkjdIX+iXxFKzq5nEU/gBk3oZ
ViHo7EQ36/+lkhdsygT8mnaylJZR6COGjFn0hqSB6XREZNfB0lgxagdrqMaaQegxkQ+JF35TzKWj
5q5xD8r+zK+1YiCenvp9W5DrvJ50rD4gSxQcjy2ZwYFq9UQ3tKm36kTr+ICAQC3Y/SUIH4s9/wW8
u99mI+0DMZBYWzTD3vjNKeMCRZGRbuwZkUxrM92OnzMrxsbgHTcBECyhIJuvlOSFxPcDoSJumJ8M
Ork3ttN5ITMbEm0o+70qVdnXIyo1797pt9PVIX62DwOgg/JNDhRSTxIuJmTctmc9Lo4EENrVaekM
JLzPPnyDlp89cjup5IHZywnFiYRr7Xvp4gScAFC6whU1/qx6T8lBY9Qd8z0jC1OU/wYuCF9gywDa
pwHgsJaN8njnc88SovehcdgmU0L1ERA6ptYOBphtW0wer4tXzxFBxVvlIV6KKT6yfi7sbsihmcBb
oSdZwKcp0tBtZc7LGoGbH5pjZOVoK5CpiN981JIT+scQSNIk3seRToCUkVLEhWS2bcXOLkrHHQKd
h70BLK97fLGh6DXJUPzBpI2nTWtoxnHV4hKLPVqocfc4wp0xLT785ShE9CVR6jqEHY3LRHw/VndI
10wJeVeNfhEFlhbNt8bT1hVAoZ/UAUutpN7ejISeEO1s3x6OBLama5RwqjhQZ4/SiXDoM/0/ka6h
o7N+/wtZ9qE02BhDpPA/HQNf5zsqKbmircD2Vg6mUNsytyI7Mz5f8UZd5XOn2B32Kdkc3m8AIz2m
aLmGbSkj52sAAI6A3c4bp/3Mn4RkkMLLIER3nmyYYDnGSGJu0Hdz+oLW8qhzC09qqxR3kMdev+v+
QN09f4P8gRd7ZcHVWYmgk9GuK9TJK+jvMSmAuY3UzAG/WtytaP0WAKIVUyFjbsyeCevDutMQeUfA
Mndz1ihQYU480gAAPwRZtZARSj1qBLwQAfV+PR5R0cXWF9RNV71D4P3YOxy1P6U7gPYJOA1ar6wY
k6dlG7NPXvu7AR+8w475K9OMxtIweX3nIpFlpxnNfVJHkTNZ/shjQ5IBGccOytPsw9NYUxhoFfw8
rHQ9RMPnEv35yJmUcDtJXxowP9n13W+UlvV5S9fN1vltbyrRc+MnNzo6Kag3P2/OhEjHMp9QwBO/
dUYFVgjDmehAj0Y47NgKkAAvmkGN8YRmNFLa1e4qhkzmjcGUZ8/2TLrJkSPesGuB8W2+ZyBHfctU
dByGVENjcNrXg5xf3UHiR+PWlB8s2TXYK/UkcSxkE0Bj6VoM5UwovZrN0xi0c797K4U5xaEcQNba
7lYVyQITO4ex32KMjfQT/pnfWxEouiAKrNDLv/Nv20F+ZXwlo4UwAW2qXoST8CWgqK88/QnmK67f
t1C3mqufqM0PgxQnW/F0phW3aLj8hoF9M3V8lr6N4kv55P2w7K+BCzs51aE2kk++nxfjE4sZQ14V
61FNHOnfTLjApR01ym/3M3e2f7A5CtA6h9Y4XDyY21EeainMFuI3Iacigf8othXI7/Q/3GXk+Zbs
XzzMgacJzBXqwbcfMh0Hwgh8wI2fJc9iFTa6LSdhA3mAuQci0zPJbYj8+l/oIGZiYhijkSmKKYR6
8Owm+fr6nbac6OEYL6NeSzhrYeKfb5YXWOmHWNl6KvOoCzQE9u/+b/LntGrW7tnGmKd3JW7OgKBS
7mL1iOgB1GFwWhxxq+eJGvt88q1Vvi/oXFc+vVrbcga3XehDIq76aHBFy3xbyu//1S3IYFJFtoVJ
MFMs2Le5rHvsPB7FgDX2dKxCwKxUwx9xNMF7rlaIDyMmUqoYmP/6wA6Ze0Sj7cBkqW4l6a6K9fn5
IMqf99AGANGRq6v+waA5gQ2OGucGS7xO2NE7c4WVDV8t5U25LtyXJ4tC2Q4yTdFt8qEYxUvnvxwE
87BnyzkwreYBogn/kDlDWOjM3ZfQSTPoZnGOyXMAObbg+qdABchw6yomVsJzS89tgua9R3O9cuJz
gWphUedXb7eBFmF7z3bu9lh+9SwIAGW8/bmF1zEydfmBT/3v8PgI1rSoKmOmsVOWx6jE+l+TCpEl
W1A8mSUW9agg95c3tn1px7yUqyfYup595TfnJyWhxP4qpzBatb0pEHth/n8BHlg3KppwWtMmdTH3
ZB/dDmqm3yJo4CfAWsuzh/e2Xw3om1Hs9DpnBnyBo/3ZSdhq3sR1VKuXMqb6biZwjT4Va9TVNX0L
SRE+pSfPxKFvt3snJrIpCQJk6loDG/6rrTnw2Y5e7xDtuzcMRifChRsM+gbjIMLDZL1YJaFkeiqg
y1mUOxfwqwjbU7OrDq6AaVOP+SlyT2L8GI3EoHLjhAgCysY6oRbQn95zw4e32tMD5GXBl1e+CNod
3QgWFKyiJgdl9hqX27e0SEBHfh7dhkyToqt0edeClTolcqUDyo6AZUO7nhIY75CO8iRnUeh1SxIx
zfdtkF+c/mYn/2lZXamh9pAhkGyRILZfMYl61cC/8MTFQS6anaH4sijsfOyQPbqj9JmIRhfS89qd
iPMtabxWOcjROqVL2j7U/2T8A6rnImpgeyAG8NzNRg44JFqeOx6Apc5aWhny6gcllP9i8qiEIiWo
imjuhkXx7T01sqJKx/ZVltuiZVhER0Pq48zoMaYjJpLbtZUmt5U2hZ2rdtNpvSps6bPMtRpcRdub
oBMnLxwIkkP6W6s6HwSRfb7l1WabuzVsNkp7W12hpbOI38hGOSuXjXTnxzYYqijyvQK65iHCSNug
BRgK66w6WiJtwxTSaQj/lhy6VBu+qn6KK6J4ifqtdKcdmK4D8jdY26AZdoIGR/B7KQFOxDjUIlWt
Nph2KkvBDMOsGYqBm6mxeII9eZdb3jTKIS+Qdh+xKohUUHLXNEaUVdKPRwTfORDarSQXA7ZCojmt
yQLfyNkCHcwmue0qe/C84i7aONYR/evw4v6ruIH1hGASiKjDBrk2oW6hn8H4MHSRK3M3z8iHAJlf
6JKTUPO1MeJR8ycgjTzy6luro12kQX0s3B6qe+EJAHBchNc66WcaXaFqzS4Hol2LAMP4dIdJJWHW
gIwooMdPnylSYCF1jVpTGBYP/I1J6oNagUjowpIFBhdKux1frD9LY/L1j/0GA0IrKc8a8UvCsLcI
s/WZ+khTA7YaQvGLukb5FwjvCmbVwSv6xKvxIrwF8RvNNeZKp7mKSlceGyJD5k/OBuG2oA9ipv0w
rxeQgaXJvlEepFx127ZYBxZ1IfACFD2LuJQVClWDMw6mF7fi/98kge3Hr67pVVGxipeGb3A5bzFe
BscVVwmElSHyL4bnq1zmyuPyRqIvQAD/fHY/R4AiuJtCYNd6FpvI+tXHXxS93E2WEXN7rYtWKW3O
r0WLiFQo12jmAlHb/shLuo8yxkRZSAFII1gtFtH/hZDS4DzbaH4LTz32DUcrfaDpwj2O0NJ2nfT9
b6J9ZDSLa0P05J5ga7GtozdfeK9oHIS9LAg/n89Ue9f+nkrZVLvyAAQtDmnM0afD3x6ea5vIDGyq
mnnByPNiNaOr1qFyHd9Y44rEo4y0IKpcpUXvmav+TCA3HE6Cwbf9k4G+5cOS3dcSQov6cIL213gv
ZKw5/cIoOmQ/gEeMGWu6VqF0Sgn8U1Z3pqE/JcoKLndvnz4ug3LgiWyJMY/beE9ZLNo9gZoq3aeZ
OMOF0mUaBnD3cocfgmlHuDHIErXclvRKICDaQ+xkbNPnRvSczoSH9u9x/yXvmipQmkRJ+skmQtXF
EaoArMRCDS2G+2E7O4+BDuX4JOsiNQMmqxAe7FDJDa5W+clvrJV4W1blV772a9tfhi/6AWcfMT24
wcP+9XQnWqlMsAN5BStMYSYlI8Rp+v7jSufS6DPi1wyRVj36hw7OG0Hcua2wPLManbi/frfxhnQS
9GvYK0zNGejcK0dnBo68JN27xtnIUH6Btbczk/yhf0NrD8xf6xi2ATKq5rzStrcS1mmPFolyTIDy
rn+h9K2ADcoOmwbZXudIQPXyJbJ3B+BAVRgAhfjZYWhhVz+oqAwCoXgill2RxuybGfWJpWSU78e9
tx9TYqQ4SQ7vyjXn4G5ofZW3MhI+5eDlZe09+Vs1uWeYw6i1w4Lc5KuolK1u/bxVtZKmrQ8lM9d/
7uF4DM//eAQYB7PCbjg39Gjm0z43MxGjlpONnkxaFVy7l2cWYqTYpGg75yX0OfaBarCAyf+AGEp2
VGm3pSrprqQ0H3BrbTLIZXt/T2WNfi2vfjfSkh/oV9++/DXOXcsQMHBYnrKXhVNfakvXzXeY2PEM
z+6fBvqEV/GhG+gA+GWI5hWK7DTVjCO8UdZ6tsG8L+EM6rDe23EIraxCt2tLX9bVkY9LTtU5yguL
QW9TIekOYtpl0qVH9o65WWC9bgkLByaVIq9q6cB6qP4bPDZIxAtmgNlzM1Zqjm6k4oRktNUjDnG/
rKQaxxUYjRX/0YCmb96WVTdOyf8bMa429Z+DQwNCGZTOMO+jkPpDasuCgTfEGakJ14WfZegljdkX
TxrlSBbwMscEJXRFnkN/Fh1U7oG30jjmz8/Fj6DCV5N8ig8RRThAhFUWkja8Wy3TGQUq7zeLjGdm
87z3vT5X8SY5wl8rXYnt+Tx06pDCyFomvAZN+uOnSfFvrojDGUXxfq2LdaoD0WRWWYI9J0Ru3qQP
XQAv4rZkHqbiTc9IZ+SUJNNDntCfR/q51ZbuevfVQM0CDBHZpfMaDoJTXbo9AZv6s4Vhn161WNPp
IeFDF7+HtAoqCaRPsqE27hP6MEoW5SEi8SH/r07b9X8l41W1LU03Rw6B7MDAUQjhW159xdv1kbsM
J+amP+9btlGdD/7cLZGCsj7gsSJ1I3BmhUFbG4LdSCZ+idyam5P9oEoYXGcUTnV39owo2Qqh0Xwx
U8eiS4bK6WZACCj1cE4TNam0KOsudLBcEP7Q1vqDbEnJbLtkKz7a+TXcVb6E+OXq7SgE523nyzNw
7b+PkHD0EEaT09/bDURsrvUIOehX3yClaoKpvUaRFmFUHvD0P59KSNxGKDAyQpTprQVXUXI0Pss2
FRCVDEsbYKBILq5Mj6J3Qa3+GflmLr4cZBy3I7BoosB6CYHkRMbZlJ05+a9gKrUilE6KYp4MRJUW
cpRcf1gkkNMQYD3MrZIf+D+6DkpNXRFa1afaCkubmAEVYVieYu8MZKqurcQxlM/+nIgxo6NGTnvH
oFt/a/55CAW5acHYu5l7bKMbI9fxREEpwj7WmGuBaeDT9p7PjjndnZ7BcrfSfHsqHUe+E2q9quvu
Xop1CaFtSoWiuqY79qi6XqtKMRoklqnWRj5uZZy+9eOxSkyr7sXU7qBiMG/cVPqL+f4yRKymA6mx
EBhC0/jDbyD4BnUWIaXFAENagjTiU+MI1nfaEdVbUhE93yDWocp0DsGrGI4+itr7yt7RP8DnJRT8
cjrNFqvWV4jJ5o7kvUCRzbF3yqmF4aQFMld5ncHU65lMCliYgSgNboH3ltyYVBvtvZkx90g6yiU5
PK6NcICk4x4m9nN//iNVqscPenkxDuBAVw/5b3B0QG9JWMMyQxqfrLWGNEwnV2AQ8qEGDQjy1qHs
rAt54hH+GP5rnBSREbRBR2yXIGWWmLb68G6MOUgRrrf+bFR8PJr3RJGf451ixxm0DDwa7SMw020w
7W9DkxLLfPlCkI4LtahxV4ZSLmpkMM83Iu11HIUnoIPwsYshKiR8z3UIvhdu0dDv33EJpQzxOp/V
e3FQ122wCICSSCpP4xVlcFhwrYB21Ie48y1JRvWybETkExECfLkIHej2DBj4/lLLUW1+5fZTTeCR
ZdVZLDXETzWrCpcj5FOqAmCocSI1JWTR3y+LYptumZacTXXlWBXtWEvAAy/O73mkX3TDfyN3t6Hh
ZwuhnevOiG6M4zyVVBa8xkD4UCGQS5ZeWH4Fn1+tBWZy1CVIkRqD29B3TjJhUeIwmROqi/yKT+gN
AiqqcRfGxby+hsRrLS2sX3Ob6Rc8aF+MpsbVzidyx3/HImf2/LaH1wDmbqrai8axJx6oR2Rs0UJU
UBO/++kYzZ3XwEvIfI770ILN4UKk14R35rxiktjC508D9N9fje5kCcn5P5fWIvUhRv7jIOJg/SBn
j0JqQXWGlNwz5ThDe0RD2Ujo3VE0lbjz4xV63xq59zUShWCcsYuRagq+kmw0ROe1K3id5/MZHTMR
tIDWdNwCHcz41Pgl9hRs1EYTAeyvDSUI6+q39uA8kFFqcfwaUJXCeIdD8hrutPpHl3pIVJZZf01c
PkQpyHFJd7ilDJGv7cPrAoS2T/KnKo5wKCvfMVs3UEhxCuS42zYrp+XK1khOs7gRTzlfLhHZB0K0
P9JepARg4/j6HU6Mt6oHfshlxc41QNR0LDaW/tL9IR0ookNXfkfZHIYWH0z/StVudJ/laJqBBulY
XPOzPcy5r43FmJA/zGbEiWdr605toCfYXzVKOKxRGi38+tUDIcVOZq6esbughDg5+bWCNCQkd22u
1C578o7gBQvtgK+HsG5868HMJ4+lCIr8Zvf4yKTUCFEZsY++tpgDtCj5lJcGMBo0BegsMrpOC7go
gBgIZfyT+7oPEJ3+IWOaFiigzqtRP/MsCHVSC1BB3kZh/+saCswe2LWu3regcmPYUgxWZvQVb/Y7
ZRrSUx1g6HxAU7ll6jbQfRCraPn63TExyP41/Gu7ZqyiJK2+hKHhhEaFeBBwHeYw0ZDEQbbfnoRQ
KwX7eEJ/FnxEjKjs4KkzFmDGmPaSyffgv43zzuZnIl+QB1NZ3IqCKCMddVHOdQqYAyBE+N9dBaTz
otOv7s28gYKX14Pzv6HKWzkdexCHUMPuLKLttxqlzTuDVBiGgC8qBMMC01nkW62DzwrhBzmlsB7C
IuPWr/wIGXob9StYqJjKnwm6TV35e+8fTFR/UzV7Weqspq7XkgZKuK6HyUuuJSVpOZSOsIq21W+u
vKezM89817OJmoAKKeOud4QLtbDKGTgaL73lsw4CL5PeT27rnN70ICDG1H72bfp2qr9cD+C32r7W
RTZlF+pewye7qDPWhHxzCzlzHaBEoIDWxzkJoL5HKonQRdkqbYw+r1T1gTn3k/1KBcPS52egkW8Q
MiszmDZ5qduSZeLHYqJccbzXftx1XRlLznQDt+1svGgyBdRtwEHiVgSQfnNyOHYu+d73Fhgo7HhS
Q6/d7WHBzbY8sOG/3EehfU2zf+J4vDDRj9UN4r0Zu5B+GX6C1+tTZxTVk0+Wk8RXIDTjs3qKcUkz
VeVYhOq1bl+jw5uTOUYjHWcpVPly92yoZiLSPfsfzeBy2y9SK4WAMCpEIWJ89UTW1StQBq+Lucvf
ZsM/JHf948qxu6+l9xPrpN34HCyaHkXKreFUh9S1STHysQbCD1W0zwqstDdoee/dtUhUBO5VUlpo
WPdvEdiJwjaG3GAMAmaVPsoBLFUJ9xj+ckEcbEP/g79VsySWU123U/r4epXsw5ACI2xKM7jfS0kr
mLfai01NK7bnCbb8nt2Uv48IvIgseDL28BQ/Jmcm5y6tGLaSfyfbjg8puknpEWSirNHetllI5gLy
DvgLysTHG6IAujBcoksFIeT/p2ijR6HnmHh5lIZ8IhBp0O1xzB6RiM7MC2bgbEi0f+XxVZydKpOU
oo3AD2esWrFSXPKZufhy3zzOoFtwyOOBgH7er1qmlinQgSV8CmacWK3TpOEntILf2+f3WsRsN5gD
vxhXD45hZo6LRYA/VgmRXJ3+KcEHAkhVnNW7jm6e7SUoZY4usIWnCA1R2MTRpDN4540v8VgcLFBa
5YJ5zelc7uQ8/Sg1/xdKCagQffVQwOAkHT0sacTdqH+P3FPfjPdPwIrCtFoXCzvRplXwotSbECLS
jA530/WycxMaj7AoYOlOgFyDpm5Y1CCINRRVUJEpzA2xDiobnR4QClWV/4tiAxNTJXVFU924TuZ1
jB2bd4I7CcP3YH97aO4vjuYC2Iovjk4haA6b5YmkNcZlvcrkVi49IC10Eg4bPoRBO4DWNz54132J
ht+9VQpohXz9DNVUt5/0OVh3727RagUesuBZZF+da6sKOAFW7tPx9np7Px1gxeM1yB1JbVCdNd79
OYcnv+jgb2s4odMdtbIEs7lWMShGn9tuoLS0rF+o4eCKVT1vmBpRvWZI3a0/eyWiZDKYOeIfTs4I
NKPr77O0EVv0CC/lN8pAzLZ5pLV2aI9OND3cRhsPXO0xOvi/V5SBcd+Zqa2zUWd0iOJmEbN62IyK
GZ06L+AMbjstjt8G4b5c//rCUkiF/6xYTVUvOCL5CgPduJwKyFUtYb/9VJvc2w8naGz4OsWH/hDL
ZAJsCG+04YyL1805YiIS82u0Op/HRPzJhnENdXSoChZwj7yL8Ps9eu2BcHn/qTvO4HKkzGAzmrqf
FnLAbPjsdBiMQvcrjsV6UjeR1c9C+AhBim9YMa+RHFmRkFO7ijevVQbctefGMONconO+PhelZu1x
OlqA37P1Yla5tE4++uCaU5uiGz9z7o+3IH4vygUE2y8ouUYsCfVtODvXt032rP8+Khd6adIcgQJy
ldBwG9eqTb9vkF1IwBtsR/cLy7VyQ16Ky+gO63IAAxiG+AAh+rut88/hzy0+cV4qpz5kUwnrHfac
uWm1K2PrJSJCzzf6LcyGXvP6jQlIoqMH0XwVkON0OeqtIXPjV3Vv7zW/sASOEhWDffqSgWjeI5K2
d+u8GkRa0CdrrZAqVlXs+Jqi0J7qK1zPad+Ym1cu69PGCfLM4+i0w+8FUATE3BsfB2x+pGbsSRo1
LepoQNQftF/bpFAV1taEWwIJBd+Xjto/TWTh0pMa/2P5jc7ekCvA0zQdaXocCHA9kBIfTDhB5omZ
OOet5aROuwWvzQvqqNm3QRK/quDohgJYviyuRVL/9pP+9cOHSc3ufW42dV6nbZdIHGmRPX9Ho535
Bh894vtxSEnCX3nlJYFUdgCQQMmS7KcF3gfQqhzxgoKxq8/jwtlIVYmb4MZ1kUPcbZUKrnXWQdAf
44JkV0qlX1CabxjaepuTVMSfXKQa3MDZVctG48NJQ+gUOCzLJd7Lx6S42xGqpmJRue/yvtcoNZGv
zsNQojC3+hjEFwMeZNt3wP1tk/0xtRL36t8M8/vZAjLz1zET6qHRvGTl5P2sQ3UiY7t5now1oyMW
0oxixhakp1OHniNcjYvrnpOp0nLlWEY8TJ+RztjDPX77tHtoc6AOKZCsrxr3Dk+oTzbTm1iN+7PG
9LiITqHV7wOwL8ALCwqSDhDyMUieyRPQ3gaVoh39f8BDOUiPZcSyh7LOmey5zt2RjLKNh0Jmw/uu
UACEHKxqWMHLjsWFxTe7gy5YvPttvKF34fLaETD//1+J6osBHEB/YZ186CavkK4s+TxEnfZsOki9
aqOyhU+LJDxCI5kMbLgkWaCeaTbcoOOVUC0CVobcoU5Z6nnPD4f7del4hXiGRMDYGIizW5jQEkWn
JW3BIL6GmHrPZtE75qaEO9KlBq9N+g8jdxIfrA5vcoquD7STpd2NRFL9Z38tnMlq9sLJ5dBux8db
OURI6QCVaJqaT3OQQN3CqNvnBHrVVMDUROTAnn+BBAAFSOaAqvwpBd3aGzZ9kXKUrKQxEJ+GQ4oR
uR8bRR+uvgWf0gaz03DJ5tqxauMYxv6jckwSqftgQWpMiY3Zk/MCmzOcdS2Zz37ZXP0AbBxuwPB4
OL6ahtdQettRJ8QfRfcTRcBTEHIytiCTQcemtc0tzI5dhhHMPpCUUEj3HlHvdnIBFdzmU2pfapVe
Jx39UxmOQ5JPTJC5L9PUNcVK70RG/V2EGK2Y84EKNk7UgEOng3qo962pzlRBfc5fMYTNZKdsk9RK
R+dAALUZ3a4YTjGZHYzx1qfTqzBCDYQOkxxSDs2UYmiYvDwmIsckzdNO3/DMU5fy1cEeimTtTNt8
dGd1x62rkaFTSPt7SHy+x2AoJVu5BLsSjB814/GOcmYznTvUA9JXVcGzdTi6811wwGX33E9Xv+rT
YA8xm5sHbzGo2VK6kXl/cZDH2YF1NUHTq0iXZPHVgoNwMJa2bwWOs3arG8T/8WwoSij6kGdsYE55
uZq4kShe0xizgHpKhSmvLNowAvz7GF1CsGD9x5eVIHZ6BZlDmvaMN+euok4Y6ZZYZrLtqpcDDBie
XK/1hpdBQ26IsKkPcVe2tg3o7OzC6A3HdS+auNc6U1aCfFN/EryFqqdIBq/5Kxd5FPORVobnPG/m
uuVRA0SXd3BJuEc1H1sF7fVJko+Cz2SsKT35TI2m6gptZMhuwog3PlhzGnX2784vw03vL3Ywx4x5
FaTFAJF37Wa9WjTOMAVO6o/1KYIdWAVsjiwOkioRVOZIOsweh7Tz2UE3IeQZagbZCKY/eN8vaXH4
3NgnbcddAPR3jZzhXGJdOfdyWr2jL5Z9Clpsuph/YjXqaLrY/D7QEKVwpJx7oWmnfYks/C1EsujG
M6uqe5YHG/EzIw2mxsaUN2Mlt+qf/eLuGkX+HOPpho5iqFdgXlK406en6mFhkKJax6GKrnFiN2A/
4YooGtXZrDLANuEURWSGNepaZ3v6QGBmeWX2chi6cKtWC4v63WjYuX5mPThe+tabYLpGsfR5bT7E
5s0ETVjnm5XzrwLF1A6RdW8w7TJnPKNqC1o2+GIsrQp7WQW+s2dIn2KObC/dA2EtyyxUY0HPpPbd
TCKblL75mEM68mtcf2V4vmV2ROOar/uegZTeJxIDTleaBbmQMWe/3K/POdvDuzBBGe4YIjaEusU/
pT/CyFfBO8Xsxx1CMTdk2w0O1P07sRx30UA7cp2AhjV3GmweKRB+DnJN4crSN30gA5NnMN4C9yF5
8kpToaPRhlmY1FUvFLnLeD4q6349HhtUkC/DYsOeHEQqMR+0/jUjHEyvooEiKLR/UBu0gKaHimNj
Ax7x9BgI1LlNWUu4GyI6CplF3bUP2zPXSDvIFnsiMuK/RANiWHGn0L/0tpd3jG/x31gu2tSo5Dei
X97e2FsESVZKkLtHZb0r6IbUfmWTEgvHY1R8p1tMkJpwppvMcqUK+RFtpAhF7z+5llQPRS13P9O2
z4VUmH5nwbaNOAgn3U337w02aglmNCcSsWBm3Gmy7/OYiNKj+X1xW9aVqwdA7MPbF+0KsAGGXucv
tBSgeQFa/Sodf52UxIpxtF6yuFKePCRhe6j7Bja09zCcmu5nCwt/sdJ/ugnJl6bluX0IpAKamBbB
JavHid1x53hWiQkSxcRSLZwpc2F+fKvPVoeyMoE0lyDPOXfoMU1q/H7hUm8YEy+VT6pY1ENMR7YN
s9Isb4xCeWJXCdCpWAPslMcorUgBRWoJf/HJBLqyM/WwqcmtPIgODDxx3fFADp4Akty9cUK2ZaU5
fVuRIKIeIHMpAoUwgbzsXyECCxMeb5DxkzQN2jZ8aanw9N8HB1m2uTndriGpF9o0XL9xSR3NssNE
ZAVraauNx2nUv2IM50ceYqi4fnV+fR6yIrGIdCYDtMBq6aOOEWZivlVjdpc0N8SmjjCvB1F80kAL
WjEKff5SsZtM6XQhjsgrt6sUbtg6tFM4qwHOfJlmOqppwI0+kRpe4dKHAm2+wwlj+m8GuyoIWg4E
qSeBWk87a7aCDdDupYLxAZeTohRDFMr7CgNXgroGXqGQ+GFCuHGIZlkdikR5Ih9HJolM1XOJuoOS
0vLYVVfXM5srVnGr7mjLpPk/TLYCJSe3VtgU3EuWzllUoVHJ32a+Ryh0H+uGZmlyVaq1GtOKQikK
Bu19FwNBwwCEGf0qiSiU+5xk44mcv0kp+doghB1go5iBjMKDiDvuVHv94aTsr1jA7h5mR8ZjV6ph
PpUNuo+iu384P5ed2ZtGKYHwU93YsKPkorl4dgZkOANjsAbXyyk/kYhNcRl9RuRVi77/uCDf7Q+U
zJn9dK+brNkKk+YPWQHkv7NYeGOeGg8c/5uYc0yx5hcKV9C7OhI8UKvB7enKBMncDxjYh6LfbftW
wVxWimsI+QRKH696hRX6w8gvIMKO9Twh/xoJ4FuhkZNCzcKtdHhdAPxkm6hL66fbgVhKmoPv3qbd
0LhGc+k6YnARnjTRo1tzKhjlq12BvAVC0zu/f+slRkBn+xv8a4piiNkKKih/qKRZEulGxVIQ/q/0
UL+AS6kwO1+K7YfprH7h8tF4WfT28y5j6yDnOAw4BJOef3e1ecTI5hmI/a/V99+Lglw7vo020OyI
JJ1EPPC8xK9CYR5RXB6tkMf9+BwFUob8awUnnMs3nKIxfVantaV9gdq7xG1wzt118I1WwMsquiGM
+N8xiLkmDYqZYVPj4Xl7HLKUrsrDPdzPjDoI6w1Fqc9LS+2hG34xgpt0lrlYOneInfVumV6WhHC8
ByA7aLfFkcULvXnn1xlMPK9lUjBlWAXR5XK+V09IU3mZ/EPTFfWiQ3HRyQhfikwJ2/4dkoh/ogFc
HFZMPkk3NNmcctqAyomeWulAztmYrRsUkUo6vr1YXsKsQjXH9lwlO7r92eTDBuZRRdDBLx5DbiBD
YX8TEQQb3H4DtA/6yVXI632fOE9cVCAmYrl7y9avofQRJsvqMFfuzivmoNcnU7/+GfxfyYy/6Ut3
J9fVzofBuhGY0zFH5dz+Gilh7/qiMTUglOAVYnhXCACl18gSgNaN5BWxNiQfA2kZqm9BeHsCWpZq
7bR8HONXvzPsbYK+JHIqCGdgqbUu6/gYpyPZ69zEUhZJYcFVMNlO8GFXkl4i/O/6RogCfo1/NvKT
8kEILERMLY6h6E8TNf7FMWLpW5bH8flXfP/RAAJK86RFE4xqI8imtQ4vTkL/NB3k1+mxKtXp8v8b
0FHuu4EecmWsLwb7j+cqbm8Are+eRClmh+5vA4m09FgQe/QKPCQ0jFSpsw7ji4ZGSMDp/6RFIcYE
s/KBdnqYNq0cFfwGnI7BMIuiPyfE9hlUXDnAIsysMj7lKGO7TfSqFN6iHDQ2PAL0AIm9NA/IIPGZ
x19cFTYgL9sT01CsiFpmDVLKIkJE0qeP8kxQqgk6dL3fYOOVUrUTO89hhTos5q63NlExW4NNwNJs
TC6J+h6AYGU42W8lMnJdZOhriI1CA8JMAUlvzapTzCRBT4YYZi4aDdI8RSf9O4TXAC4SY82ypzEw
2ve971qgJ+pZQhwbPJhsBwedDenPV6R+60+M6pDO8tco6jJTwuZvhl18o7lePQdSSd68bEiXCDfU
SA1XJVce/0oPZK1I5gLyoQQI7EbEoSiVYHlgYEYEUo4jjUD1pNKIFB5KOydRuflbMu7rOifjdjg7
4Iy8zgge7xzstO/0V4KdLE2daMhcXKFS+z4kvySAHemUgNx3AuKSFiVTXjSDyS8f5PUVTKYi7CUF
YGxLDYYtOrgtfSj7HYxibdVdF7HE4JYiXdPzg07ivTXqlANMyKjcy7G8cvATZgOEn08fvTVb05wk
l3x/O+8MIj0xcFItWd4mPaaAtXQJGfSh5a7ZBqncycCYIeK0eERskZ8RBPgfqPqc8LJunwHq36pW
zZ5hXPi7VVhdosFqiEFysmEqfrnCtpr2s3SlQKDywavtSIcIkgPZaU0qMi+FD2vR2z0mBS4tgU8M
LCyiDRYBIi7n8kvSlZWcIwpDIeyvdtUq8fd7xpl33QXQTuKo1UeB+2pEz9fJcf5AGoVzUVYAffcv
GLeDEwAd/QPROCgH0txTgfpirtVhU0NLJyMtrxaRtOLFFh6MIl1mdJ0AakzdlNBiZK3VPhf/hbIi
r33tTrhCgoVqlj/+B/NFuDeHLVGCcL/OlEvR/+6I0AzuY5t6xaS7duMWe/Uo9R25c+WuGKUJneIK
c6qytCWX7yxZF/UlX+Xj4i8cZiIhrwCZtKpZ1+Dz6LSSbVU6f+NVFh7AgOaWnK0jKHpEx26j9yhC
7Z5TTAaT9Z4bHxpD4X65sz1WplqqtWUtTQfwVqQs2tfGJ/+fvGecMycHk+8+pS74dYl554U9kpea
gTdF2bl7HV5gXWDu/gq/7O2WdKUjBE+AtRrWlf0B3uRjnANxAiFn4N+Ggv8FxM6FnVDQ1D0P1CEr
AW99jSU/bLMJ/c9CTgUsZfEMTjkMLdkYTTHYIPM0Dcud7xty0Z7f5ZGK3XHeuRD5mRVZ9rFMqxqS
/Ud1N160gS58gu+itiLG5mnGvT7zxKIfTz8ShwG8Jl5LMOys7PTYibilJTXcM2BvBHOlT0auSrYW
cizRVXmIuOYqyampdsLiPKjL18LT/6kLozTgicJR5zC0akQHJqGnCA97UmjMjEuDPLVjPzX4k4SS
zTnyUYC9HF+a1Q1+YtuWDBzihgwS05Y9zu9dAahN4CnVUFTlsthglKwb5DPs+XV/1qd2Z33Tn145
9kcD9a2Abjg6Tl0jyHGFH5ZEUT8kPb4hXK5XAHJ70xvKIRVuuAgIh6M42Ljgd6Qp2wZwI3iFdeF2
laBMb/xpTBMRH6Ac3qTm5O2AJd8y+664rp21+l7dewkacGb7/Gs5gzdEfiZM9GT19ai1jtiYiONV
cO+eiutkehgVOkLUP6w5fruyYbZiH0CgQFr6HUkQ296m7xsCKjRNG5jwo3ESCtJWA8Slw0ZxvKmX
+LVXSOtQIMH2G2oGUuc4ZK3KllGcUakcI80z9K0fVaX6suiw0AH+1Fk+uZJMESrSW0w100AifpoC
ZM4MNEGvWmpLI0TyPHj3gXWHkkp9XO8vWyyUMdW5Tee+ovVzhGsoNb0l57fSc/nN2903lWR23yBE
wwGS0jg8uDPGWgFz5SwPEhFr8OtzMb6jFwNEGmnEYxVzSnqecm6xC0RXXb13HCRTbIEKX0oCYJR4
izToRAeBU/Qm8omQ186BaUNchU8Gnj2t1SEDf62o2vSOBgQ4y7O1/KVt4E6a0A9FoS7ooBJ0n/6j
o0plhskDz5kxpDSYrtJNHC/9jYuIbGJJDUV3auHcVhTryqI7nF7tC/wnFvHLpc+2nD2eIKk2zHkq
5W9uKX9o78W5Xgb9cH1fA4nT/4LROafMTrCv607tVeRFy7LBC4T2KOf8FDu6NJDzQQGX9/mU4dcz
3vn/fPvsJh6mgRMWfhtXy/Tx5KoT5B9PUYFJecS0/UvNYCjx6JeMFkrIoix8plTRZyLiispLauO8
skBucAS8MoppEts5JqesCZuoCgFxzrLCjkhOTW6mFqeWD99y3gTeTvEUnyf5JRdiTlTHF2Tjircs
VESH+4n3p6PktvnykbLUFfYWQ4QCtRJKVuAD+JXD7hIZb49edoUXsyYJ0AvBXX/cHL6VSvFF9quj
DkBnXKnBnfU6dBZTgS8X/2BwCniZhgBZelLj1Yr6inafhrNmfAAMhYdzQIO/1fjLW0MBKcZ9sQCc
QGOKGRK+MwzlXUxjVBed31MKXIh9SG6/U97AYljXdbt29TutUaGy+qfSiJic+18VEssJo6x40AyA
4U0Q6u/eUf29DH3s4lPxpBoOH9s974RR76kBSF7R2fiGVK36gFadYNvfRAi/Zb6rXhJ/QrdMJXv+
OwvE5NpBw2VgNybxmF399bYyvp2cqhI8flRpQL0tyVDFAXTgBvNWTZHq/mYv4SKiF8GlaHTghAjT
Hut1mPp7OikZ88rAIdVbK3sdofiKXlNGNgQI+LM18hKNU5o9f73wUITbvgJ9sdmWybntyaWzLcaU
BH3ZmVAhsHfCNni11HF6DmG/kRESR78dg+V/LE//5HcOrybRr884SHRdVu4B4MgwM2rc87DnVWXS
YTDep+iDwFIw8VYoqE8Nvpdocw8p6xdGri8wE4XYL2KCNiEOAFucP4ccQDu8YVAeq7qso9cSX9d1
ntfCjbEGDFLW0ouywlFaF0nJE2shzY/jcKeArMFmy6ygPkM1965JzXttg3YahnFkUGUoZHm96hAB
YN4Q0jVpq+atULOhX8z/yfn51aRRcWXpaSM0UF2+G3kYoIIIFXladROCUvXT/l85AqLtnmomztc8
YFIIhbWYTQb96rJ2ak01kpHf4Ja28zijDP4QMt6ysVj0YO3mkLCouncp0R4OX2AE3fz/suJAcMTK
q2UUzmpyznl2QeTtr0pCIu2fLLgeNuA5trG/LaSSagV9jddLS81j+IrzoyBRtps1kvdkeld2enUg
XOoXeSfTkBYVSTNFXndLGYK9VQtRgTriZOmzjmBzY3kpFeBzB7/UDibCRAvHru5wF6EyHb3Ee9Kc
+RORlkoYn86/+eQb+aOZPYnns8lY3f/CJB1GwVvl2nHzCdNONNMQfb3QgiX+NgYqn63GXb15VhNi
TM04fCXBUsrRyIivAUW6df0fSFT63ayOBcb4/xLCc4CWS2y/KZW6L+N5Ycw1qaiml7QRoUgs6Ka/
FkbmyirMbRCYR18f51aQcHoVR9DcBAi350+AZiYyIZkHIbYo1uxTAhvwLMTtkclWnfHDojWMgDO/
YdfNHgVVna7F4cGOpcU3IA6Lb98xY6cddiewruxWwO1jovgrq8CA3fQA4IC2Azx4EaMYuAHHurxn
M4Wb5+qz/sTKCIRcAQIS4gaUtsgxf+/q4uVYoBfvK1hzXSuLlvYH2erKK6n0ChbKiDsQN5FmVrJw
N9NSD6nSqEk3qWpjwCjxqJ1VsbnG32qQfyWfDGgq8MhFFAlTuiTH4ihQNoznB8Mei15hdZTAi4e6
xANWQdWlGD5qrVp7Jb7mE/itwTkRR17RlM3OXcJK/tGBXJ05j+GSfoBhmoQozOhC/nNBHx2xj28W
2JaLEDXx/S36hMONMRtucKvTarCaiMXnvEmgG8+bJHpEn3/zN7oep78NTQQLhQ+a0ASDPVsS1TIi
1vDTHGGQ5dvEhDRhcb9KJbK6moDi0ORsELiHvqlZP0R+sLKkR8YSJt9hGfYBJ8/YEtTB77kpiMPY
2Zokdbg007A7/5IZ8GgIQDeyerHHI73F5pDDJiFDAgIrMDPCfwi/G2rLJxi+ovSfDsi4SL4fkJUh
CsURwuBLPt9/ZC2GlvpJcA4Q4rX/BbkBWWtiv4WCpJPR0NBWI2zUbGSRJdFZQ0cnNdlmZsT2O+y9
5NJCgHnlI0ZxW6Pp/jrlc/SCcURdAjUOti4LNKVzmrpIx83ouG585xr7wTJmq2j7fUKtGMfafioc
Z3Mqjv8Xmi+32tLAfgzzNQ13CKFKyLkjnCcRngMNSyLj7OpuJGcUrQtTqOWv9cI3Q4WrMFCDtMSD
lrLebZrntkrq3qBoFxMwLn8UDZBc9+4VXX1IUegyZDjg/5AwbYurd/tK6mp1Re2deht7qh0TThng
Fe6ExVP+nZZUu3uMra3iDoTk3dI6zAFg8iYh5XUuSqzCAN4J8CRe8AOi1SgnGKTbn436KOdimTRH
V/WHhTOv4cKFda0nPkuqu7exTdy5fCx9JZsnEjOENcstBl6E9hBvYlSV0W+7AC0t/dHyg6VIXtUe
fC00O8v+VSq/0mked+kJMGcifWnuvYWFzW/js+5Bc9qO7ssG8EdTSF4bxRPhfynUGvQmeU00grlR
ODiwLCnBKb4XVDPZbFxIcHJ2fFR/4k+J9ArhdADzDO6fMXic0NKvZuD3T84Z6QXadJjprF0KC2VX
voqFjJXR9LFcVeFn4jwFvM1KTYNHNERuBu8TBuaszd748a4Ve56GbsSAzhexZUPaMDimfud3uUm2
k5xXenuxz56tFxbM2e/L3WON+vRitwl8iusYFEHPVkkJR3hYdh6qUQZ1xxE7fM9B8QCb3xxedx5/
2DXvJqDu8oIAziYmZzNFUe4wxd3Ij4UW1nkQH8plOeHVknzqTIgmPeV3FTZQ8RyubTDFtv5YRuOL
nwAV8LpsF7s6YcagmA0KoJZVYdJ8hfL3dhs82FXpOhMXb/e7Rp+EYxa7eiySQLUoNSoiwCRTLmBx
xnz3DVt/+2tkzY7eSF3mzKP/Qv8BMR/uLvoAQBmyaGDnqQCAlneEE5Gg5yG23Da3cZhDtH6wFykg
JmIjyYeeTdpm/kg2WVxU1VmH6mh/uohS+FAI4jUzwsgj3q2LzzZe5Ws3q0MajRfLH/6cRgZtUOWi
o5u0LhmAZNiF4p7Xtj4wwYvm+Xqy5a8bPphmsMLeSi01V+i6935FqH5oPqHJ66QQJ3ui/K2NGqqq
w/2rF+rORu+Jf+fVw9GAh1LWDkcvhuWb/DViY6ap6G15M/OIHVLhWkTYbjSYgRhFfYO9XoOoc8um
0EmgFmyut1La39+dIeHmwFOzEtYHmie4Az/O+hE5pvW+3en47a85Nhs8wnXfhc/V6UBZQJmv8V09
9ERlNn1+j0QPPtqdj/sAAD1jexyU1IrAXt6rXC9DGOpvsmrzgXh6Nc8cvKPAQ16/tzJnu90eEByP
WqMnkkUnCi5LozgxO299wiIZz4MDRJalcVAUaO++Lp8KlriYNwnOld5Vo/GjhqYhyV115cXZQ5ul
xKKpITBvWlZIAxb0pT3O76vCbQ84qWgbjrR8eBMmix/VQL50CwiU4Dy66YvPW6cT++aEFlp4ySku
ZXj3xcRFrBufoshWVvJpfsjv7fX2KXANL85Ma5GHgOozW+OnCkk6V8jGfiQEV2nr1VqKAF+wU2tF
VvtItspkRT+IGF34ByEsROmW/VRQpVllAt9ZNSECD9QmadFhDtvYWyyZ8UPQw/WjRfotlgcy3Zj1
PLHOZtB0alXpjiuILCcPdDLYVhgOkuPV+lypXJrD3sw5Lb6JYEI8+wGPPkOuwk9FfwoD/g4YEflZ
gMXCRdqi0/yHL688RFsnABp1UUmVTyiWEeAXupzxvkiX6jHrY1gg1Ask2mbZrQmldPmRBdxUWC5m
xTMXapfkrXCmMOtq0e5C4WJaJTJeUlt5rd8VeLqjDUFr6K+fgKwUgCC3rzr30rztSgvtVR8cpxEv
w2phfva5tmFwuN7fh10CuYsE9x/Gnsy5+TFdktxUFUuE/BJwAtDo34dto0022ygiRpuNYEmsa5aG
BB3gUHMAFh9dWkYKszryeph4+cpTHwj1xKj1q3w6ciOxbtP7/E3p2wBVSHL1vDmVlsjjXGPiY/II
VrGbI+yV8oGWqKWeDQdyuQiHO43RgiZi/FV68v/bo6ZFjhvQfvhHYl7c5t/ENBcytHtpHryecXmx
4xw/7wh2vNhjASZpIaripFtf1wz8UafC3T+kvvkw5VHbIt8v1HaS3nctQS2XU8XEFgS9os0sjnKC
6YsvrRXqs+2M05nanWWg8pTZ0x5Lhk6WVH559fjt9mqNz6m2qFk3Mjgum7EuCg6XHhOCEG/MlvGJ
amOTKyhSzawP9M95nxWli+dfdOyjAoozbIF6RlCIAqy7j1F8NIgXNA/Jry/t4YwnMb8Stu3tr3X2
nGYWpbzDFFetdm3dk7p9JudNAP/s9weUdwAyXaaltDsPYqv++dRfazroEQEpXI1Jb9MgyMq++D7h
rLt5Vi3R5NnlGv6c3PQRsuvSnOCRGFDM603C7EP8xwAjFBDKjgErHuryLpeMyaNxTNtD+TGvGpHt
OZ44zLkTyxIE2219zO5nUIGfh+eZJSRziR4uq9h3s2Sftm/ZRJ/GMJlsW0u9LrugwmfrxK8GfJeX
Bd5SyZOxo7ujlbaY0sJtJ+7GCVJon5wCITbddqMLivpDxAwi6TbWguVSNvMldsCXMHE/0YD4iAH6
CdPZKJHPrazlT0lDRudRToX/SzwdAH2WdF5WMSaKttMvZyBQ4+RL1bb3EGfBuTesSHTsuBB0/NWt
iwDcTT9zagLeIJJL7/ojO/xpXRshNMgdFgtVH4eS2KFvXJbAb5RsCJIi/2p/49SVUHYpodvi7B2s
n6j5oQnRvoGBOpaVuEc/y+GBkCgtwheMS+n+joCRiL5UMrIqkc1CzdKEcurPaaq4BLwBHXhwpoqy
glfxRFK/dzuEaRBECoWoLPsYqthsVqXIVkq/sefPDOvJploA201H0fc4oxt6haa+NetP+SN+1qLL
Tnk4McraOQsJghk07iwNK5ec8GnVAi2QDdMOOchJ3Cz+pZnh2FuCUiKQdTDpRh1Iyp5u6oJ8hICH
Q1m18dWMUMvlbuaYsllOYV8hTykDMpivy704SUwnUDvy3pP8cMKjZL7Sr0qJb9bQo1kQsRE1HLV6
BojEkFzU0gM+TL7BHLMN2Qu4ppG4crS8YsRJkgJMF7hhwS5F5mhzVgpMZpw62ZsiXqZ3TXDax+5P
VV+LU5iBJLCCpbXHbZj7zZUn2Nz0ku/q6VuahsWehOBn31AOP53tWjaE0oFVlz7ndso33+/xdFtD
f7afL5z6OhTJtf4DcQ/Y67AtWx8jCqBys7OSkKvVex/BAAffdmkg2iEp4v7NBeCgM9BWJPjMY5uj
3iZ3zb4vhcr444hKoPNXXUHC24P5PEyKr9iMBxLcJUs99De6FQ/sif0ARhQO7HiqDZUo94XhdSLH
aSFnEL345l8m4VYqTmYzdqysb1rAxLZrJLiSGtu0ebBKP6FvhQjHRJydt18gTsBlrvkeZ+mXYl/q
pXcrx0LtxGij7ykHZL9L+5gLOikgVQ+ZBMTxbVX15kSGWcHHvj8dcAZ0sqEe2jrsivdk6tx8suJr
USMf7kqSDQ8xnZVpyZGFr20z+aJGTpKmNtXLPuGg/QLIiC9NJk6AHHVL0i7BMP1tphtxAsEWoAfY
ARpuy8E2g3zKlol9RPrRf5oY1hst3NCmHWNcGisqCOO9Atya4Kmx7zwBIp8IiXu6m8c+UZGB737K
ck2WqCQOm4HsoUkEGs7aPtXq/tQNjJabSgl51+2Xr3WlhwwXze6hhN1vCRZQ7+wFaFjHFo62qBAS
d30cthwyab1OTs2kPua5R2zrZ7hbp33Gc51pCoduDOsT2Ttsv8zhKnTrgmPnTkr+YavvO+/VohgM
p3Wz3DOT14H4NhH9aNa5m5zfNltSNfQSKrilVofDiMZ4rTHKnBX2/VOuzETQ7ui+4yj4uFhmRepY
Ib9yBykIjXEisoAFHSXQm3doerKE+tu0qKuvaGNFkj3b34Wfwncf5WGI6qz1ytJIhRnBhVcwwiyV
+tUWS/hBkUyiLkVgdDWlW9Y5NbUaZzjBzAftkTa1tzau8rCWf3bYtVf9QXdmSMPUpCw+lI9LeW3c
TyzKaRTDOvv/CuiFUOkJC3R1w8xc3E5B7n5ZaWMNSMukRun2pFhnCrZorX3vNfxqS7ZAceLxrUlp
1VAYPxv5en3F6sToPDVboizBwzWV7MK48UcoORK7zj8KjXEw8jMAlGgvLVaET67hI0tVa9b861IX
L5nwsPhevB3l/JulV1lzaRTmWFTsmOGbl5dBITA5/+2UtcPm1g8Y/aLfQ1n3+y3bflaxpwMvxrY2
QVmuCdYVHhjNQdTSxnZNn9UViekmPIqa29r/VXQEyr/6kk3f26KR6QRuDBNbQgYodA7UhMWWiMKM
XRNtcd1N9yCqZhQ2TTFO4qHsUAIhfGNiiZyimio3Ji0epbIuklWW1NYL5QD3mwS4yHBE+WId90ZA
/PzLCRhM0qpUaGQeJdhgU1nMWuljPsfp6g1J8W1Gox5Y+yzy3TtIwF/KnyYzIn9sZkxshKwcIZYF
22P8l7mJrVMYpTwwHEkG/w5XuGxxSKgsZktgzSd3yJYkRkEO0ATIjQ1KixpWfdfJN3ZfgwqqJe4o
FpuLyuINWjYnlPAHiLEr0vk4dC1bNvd6RPwRO+oicq5SRvzF7OfyhV/nWghPWd7+MgLPAqukED9R
Mqza8JBYNvIAk3tDs7bYS6xZgcdPtWm8I4/XNOaEkkiv4XJ4NVdF3ORIeWQsDPQIgzDyEUROQB/J
JwG+wMNuQK/Ij4Vpa2Z2zMaBmkMoe4tnkY0CncQkc9VKlfN9LVmN1Jk5gxLpZDyQbVRBs17/rCs2
8+tWm/5bAYuciV4ktGGEG1Uq+uapKv13RItZlu0WiNjZq6sVS4lbT52XUSi9umhzYnzUke3AUlMu
EHSITStEXs7/mbzavVa5xR524Mdh+5JOgrf6PmL6vWXeqY5SIQdffeO4fjMacBeW2SLPsS7Bu8lC
ZWljCvTmadtbI8IzGx1k21JjBUiU2nIFX4aaIVkf+rJUotm577J0JzsAKMfC+X+oaNfbLTl0CN7r
ac0QAyvZSEFfrce3ZJgnppBhLV7K/bSDwW3wpvix0XOJ+/J0x3OeJpyC7js5rZdMD4kHvsLHgW4N
dtFOnN9aXi3RFX/cRUYEkV2mSknEO/eYb5ZaNcWylY4dKaB+C4lSunbw3VAuPMVQOKmZUiZcIO3L
u2V8OmYB4oiOQwjUC+DUur0oJRKZ3qvuPGEB7rcFv6KI8OdFG8DVWqlno5vKtLW6dV3IxcQ+G2tB
xdNGprsv7QSYhGztHNrxddxIKtQwG2WRYatBlNRchi96GECr564k8/NcMQTOBW87WRrkZI1CcL18
LBxZYG9JfSLQBWVOFfT5uDxWbBFog+MR25MxjSgFJXUbBtQm+pHoBDGWP8V2tocoxytAxCkykdHv
v2LDjpVWIlWRVIiDz0t/YtpJ6qelr7FcuJVXERCS3yanYZNUt0iSq2y1s0jDquzA0tHaBjPE8TmJ
7BH0/2CzqNCGzzimdun4RHsbYH4/5KAZ9TpWo1U+r+SmwyPoJ+SOyobTHNmi/cHhYJDIK06SbILx
sOcmQpv8BXPZPNpQ8aER1w/susQE9zjzWHYA/NIDPEhAhLM/K421x4WIMzwWouIKsnhxQZjFKOXW
IVfeanj6w+VGo0BzmtXc9+K/tzWIw2vwFnR95+8+DkwUoXTJkEXYpYfOMphzPdDdhSF9De4KB625
X8PSwIpZJy0xnyFEiE4DT5gkplJQkum+CRbX1G47TWF7zGM/w3omPNVk466lZc26e81Uj9cMDC23
N+v3UNSed688PLQry66nwLw6l2aVe4bU9qKSyzXEgXkQ/sE71aMkwh+KMz5e9ZlS7PCYNzJQwg0L
M54yPiH/7719hM7yNdoSKUltBNlClR0OmPM9Oa9LYywOYTlV/xOuGmas6RSe2qYYnlldm5crDZmZ
702OcRGOoNRxEhWnpJ9hdX5V6lGQbPyk+Q0nOZLPmN0Mmpf7AKsTIa5nD354wRifSa7wHvop3aKO
cZWxBGj9CB2Rx4wUP4MHxDhhiAEL6RworHYkoF9ilLuYPj4SeTezGU/E1rAT29gZ5xFo5MQbIIX0
L5LTgjhTRex9ayD+3MDdGQ2HptVLhRGzsL2DWRZK9axtrvg/J0MUj37G4Ho1QuRTIobQ9rx3cqaz
v6dgXnJTi97TSgaLeaRARH4QX85Xaun4SEfloCTds2kAQZhEcHKAAb9qdqpiFq8s0Fxs2MGA9sQK
XRi4JG35ndJeaEWa7POKF2Gh93Tkq4JDgd8op0ryUOm13AukvJAH+D2c51nOPvLJgxo8CP8C2Tt8
pyz0BoyuH/EAkJjow2GTfxATRZBiM3DcdC+ndgqIFzxYWJxUln+AC0tk2EwFQaNQntVqkcSw/A76
RsjNSV9alYMGnx8YLhHEd3OYvUTLl2EHfoJgSWPjLmZixipMkYl9F+q3gm6q47b4OT2BeoKv1Nar
i1mouWG5bHYkp0E7kPgbuN+dfNZNVGkyvrgWoBCFjfUQzHPRZKOdSh3kFg7NEBU7U9e2p/mUqozv
hMCL3mZgcWoHNxf+c6kTTH2NVkYezPbhoJmrGIqBc++vcGNuKgcrOtG2vzfuy7eLRpAPb5houP9g
SUfhPTcEWwF/qqhSKuLJmVczIoCQ0755V6NmI4NMADx5DckBULXJLmgZGTNJOJXmlkK6D6DC7EbK
48Myqat0qyqlpAHAh4WdEgTfYK4Gf3zNl7jKk/q9yKYVEScHs/znyxNk4L6Xy4uinGUadh91HJ3r
fx5aQ2N+GHwOKWJfE0vmWOTxcYmPe1UsjjJUKVLrEC/Hy1cRwnH42ryPIpsHVeVb861P6nVoiywS
8UUVkh+Fu+GZmw9Y+BtUtbkHTfD7i5xwd8irwp1QZrskS7/UDV9+RTS3z1x/UoNbpH+sQO8F8y1Y
cNaJZqwonUSOqqlA428VNq+Hm3iPkRgiKj6GK61FWaK8oqAQwidOf1gU6BE1sRc44kcAJC2pokmn
DJ1eQtfHqQfs+UpvmwHjJZlE09C68flW+47yFJ1tvd+1NipXtu/k8FxrVjEoH2Xsuu1MJkaaYYTi
3DeluRYimiGaGF91sI/WZHEF4EGNUaPzsR4H4BJAs6f8pe4DKVvz8vccpk+pbXXsQWopGCK4MAwr
a4IafAMhyPxT3guWnH3oxneTq2Z9f/lSfdT5vgmWk34VrbsSqNV5do3hUNRxoBbIXykkAa/d6NRQ
jjSAAGFEZEHlXBiFoeKnIXwciSQ9lO0Tr/K9ZVOGTe1lEJxqEQeILMewISFctXf/kymBKkquzo4+
0437Qi0+k5VdGQ0yBe5Moj6ydHo51/wi2EHhO2SX3arCtDbFUAlIsMf+7sWRcVvWLmmoFDjz5zUU
v7xFhm/ze/bqFoJ149/J+YOKTyzwWxtHuN/fsEpUxDBRiKi/VlSonmMW1D78/KC1aQal1e3EyB5V
CswmEpiLJ7DIclZinfGrt1ncpvOWvo3EjoANcRzdAKT1WphXnSwR7Z5OCAvTvDJiJSHhlAvAN/VC
rxBH1wSYSAamCE2YWs8uNEP2MEhT6t8nrUNooz3zp1FFLwj4dZswPmR/FOHvJrzepDr26cYBEvcQ
l6QJYJBy4tTLEjwQy7GM/dlo/nTTS3ZYw11Uh8r8ZAVj2ZHua7ydah3MFWHmwZC5gXeLmbkzpAaQ
HA6njphgVnXM98p4ijVN9flr/zz1DqFXmx+ukaEiqiJnAfl5Uy0IQ8rCcKaIw9RFGKwsNPvK9bMS
jEVGReyE2Hhui24iaHFksvTRU5Ba8hzydL9f0p7SurO2R+zIbhoWGyz4HryRWDvliJX16dWVGX+h
Q2R2GZm4zH2qegjLaeCDGCnNPqVuBf8k/4YfFtPh8fMAvDo/nWUihvnwwuM8kvPWizs8UzBX1Xau
tz85uT8rZ3/thPXxlf6rHqCCm7vdNFdPPVFxJxOU/xQWwTUS5hK0KkqPXaPmNNTHikMOfUEeJE56
uES9JrI5dTv81AtcsHpyKvxoUEKDMNf5fEGKK1x81f5MsyjjT8AoY/yZRM9lGjDGBR8ytoyo9v/E
v63qnPH3vJZFO+m7r6Fiuc8NnNP0cwdWCIrTJO93C+haj1mxYnzSWq4zQ4mSGmREtnRP3rgB8GX8
CeooQUg8nbwrq5hSKbGnbJVgXpycsE/v4gnogs7zpQCEW+9ZL+ZBHpVvkeejC/pA4RhTPXHwlqYP
v2cY0m3xM1HuSYCPmiStGlL/R7quECrODAjSFkbvER9RPlMxngYRb56YjCvIIV2Pns9exQby6YoN
6W/onwSjcZ216BEnCK+KCVtUe/1p1EkShWaO8ma65pr6MUjS+CebuL5sEBvZfjmWf1d78Ahtt5cB
1ZjFsAPoX0zNDmhzKpEvba5oWXPYOFV3LSkD8KUBRlNgIcppYtKZMY3bv6s5G7c6LWxC4eTfEf5E
7yNJnMAcQQUVlLisetv68PwO4ok0ndgddiFAAVHvstUioAYYV6PSLzdsz2iO2uWUXNbV1M5TxxTY
xB9rHOqZFaQzG3+XVqCuYfWPctb73jc296OPn8XwIntrpl4Bo4gyNVrHr7sJBY4rrxtjExpPCgPk
hTS9ivCq9RcnS46Y9+Ny5wAMS/nOCmzS/a93324iWSoLYDa2BTWGezZ886P3w1MWTwhUNC/W6mW8
y82buCf7N5gtHHb6IZ3WBtRtFJG//QJnpooMizdTSW+pGGWar0zM9SC31bIjWZYDLeEDOPuu6/RD
DmmskiCe81XvoQp/4HjTER5JzrOi4BMu6MhD7ZRj4eoV8P6ufoQ1K+Ii0y4q2GEgYmCri/EXynCC
/8oCjbDaJa14E0cHDp58ISgy3LdsX9R7SBpmRSQQ39VP9Pr1YPcDOVUr2KLeV30aotp33Eebjwwp
139OjKVHBpzOzxWnQlKI/8lVq6FAz9BNbPkUL6yjtwjJfg2aUTbSKvqfIOao8niLc+rVn4euFcJ7
PXb9WF9IdcdoC1Y0LowkCTOGUQChpZ9wPQMc8UG3CvE+18NhCyEd6WCEExzyCHXZWllIFhrckp43
HwaebcNBxABXlCNaxdWl7kHvVEgbQjZf8FKJTYRagwp0S81q+2ZOIceWwKsKNl7M+85EnfYZx6o+
9xeO19hstUk66gLPQ3RiKjW3TzY+lYzk/Iw468xpYP9KIKskyWI2K2lZS37VfBm/kouG7hM4I9Lp
zv7JfIm0RoFB5lHurOvriiw09kXSbLHCmCW0Kqohg44fiofqBVgoueKDCaMKK7AWVusT2cMzzFJp
q5CDqnv4bQ84DFo16uT95Y1RA5hi17/3DGpERQ+ZO7QkNONMR4luXRpmsuqDyAm1ssz8pVd+dS+Y
Z/8uj/YE52ELkyrBS7V3rZLK6QpZ62fxAjbZCKI4UKYsqOhGZStcp9rDfTTT1DcEUfzPNQt028gp
Rh7KTZNRMyUuXExPRGXwt9u9bSRICREUCzF7NX0tx5OE9Mvit4hFGMjjDVKHb0NGwD8j7VN193l4
CdzetrNnbCoSt/PK/fGSaWZitb2yZGzD3XmxNcb2yJ2OXOZC2/LGUbPQr2pRPZk6mzN/629C8eaG
pizDi9JYm9XcssQxVJQy7XgcBamA6HgFUzumw2gosCwYgPGfJUFANkyRcdVpEGv4pTu4l0PnIctV
lqA/5XGn/+bKpMhogZNpk4KMXFJ04cMiPYmgA+uk2foJ+33CRz7rEMCsGI2pbZCEIWtz/SXVand/
rHq0BHpMgDLnJaMSGMcYf0WxAdOIMTQ350I8ONuOYy/6RWI7l/sOS+hqO6xWemdhTufD1KL9MykQ
Ozv6NyQGgwKpE9DqIu6VcoqBdPFG0oeEwe/TjBwQNAO8EENGF1AyAwAfPhFozuxtb1n6Md88anBI
a+DW66a84paHRAMGA1vQVZTfGffKsmMn2NgbP0OSdUSZIr8jHP/xevPc6Yno5eftzz0W24chdvXK
rCCgEr//9YHdVvxMn/yz/K0ybSohVa4NgJBUk9cf4cu1SQ5C7+Bb/EWbi16rsb0xO6l4CSaSUrv7
6GiQLby3EC/hL2/JTmZJIESxytvd+7wN94GOGjPKpftSS7kTEA845cqW5Yl/3FdgZWStJhY/ERB7
RcP0M4VaqeOZd0hl20Comwj6mDKPdCvsJiCT236xvEj/7gENSWuoqGmwKapwAfzPvddeFqnPr7Z8
IoUzfwrUVgEWiRNPprSGRDqL29OW3fcjLzGvxlTqL1CsgqCt2xtVpUtiOhaaCcl/VkYd3Yz0Ncbr
t7eoAioGXoRkNfuYIvW4hn/CEH0X4dHT7fgeG2UJuGUpXVuop546KmNCLsYOiVwm6hlLYCuiubP0
GSlQNX6YLv1rFEAtQjDJxVyOtPjmYnKjHQK9t9XUGXBR/fdI+YMlJE7mDaprP6h1N58Hr3zigre6
TokzyFuDfpaf7N0zt+wmjmxF36sG2oCUAGbFNRDE5owoCLNPY2wvjwHu1Xe+nKjQZpKKB6RxMHZe
DD2fPLdda8yezeLtsaeP/j6MIq3uR1/X5U+Amjj7DpID2kgvzA/ANSteoQdsR2mzboIvWTv4gqoN
wDaMFPO2WapYfMK41wzj8yq5n3giD1NYxrnqiXN1O5Ud4ywNX4ts68UfezlkS6pXotjlCSO1GU58
04lHcpejXBIi/1wM8anCTS9DweHOdMegW18UgPEEyk9Qrom1nZCpER9gAj0RAavm/rHs39GsEyoq
3x/1O5IWMFXoJi84VNitGiruM3BTSLu/RlT89ixSqe2o2bXxS3c/uYHY7ElhMF5qpb7NVMhZHlnT
/juNI0BRU0qnPz8OdVrXBv26cuCOkIXQh1UG5HMK6SFp5G5tjqZ7BN5yqyBPzo/wLTLjrXu050Kc
a02V46qcbvB49gwSr0MGPbRbeVZ8DGHWNnMjOMQSrOZQ5gLv3o5wsN14gjqUEdvWWN11FUDZ9sqr
iJlkTPLj4CGuWnIsgckrTusk+mVfJrF8sH+o4HgZVC1tcbm0eBftS9dcLwsvDSmuSAc7wwPHKBvt
1Wy0k6AMOLs1BYuuGsnD7XrZOxSZOqXyNYj6qalfjj4QEr3LGoiSFdg/Pg7NeET4sZUr52V9m0T0
NO44YcdBoGGY6/DRX+o4AYT6Nksq84k8ypaVg4wvR5isHcK2bmfh4jHgnXIts5hAnGqNeqYxYiyO
B4OSglanPCIOx7VBjwdmD/pDQW7SiC8pR2czBjVxhqpESHESFscvQSnO3I8DXTB5AWn6aQn5D4fw
kX5BSBITXcyUNTlcjHyirMoU4bUY6UAOFKP7PGY3b6b2/M2tme43EIOl5jSyy8k1NSEfFs0MSQhQ
pIRs05dy8vB++GbrgYTIZkaN7ozOs/vFSGbWbBU4fuz+Fw43aUz6nJuU9N1mXKvO7bXon2mnJn8o
ud7mbUn5YomvUzghEyFXFWSm18kYkBHqasNuLukDfJYhRTwkfb0+juJhPWSBmfgCbkWYZGzIhWKu
Jn5cNFppfsovSTtdh/jdXk7DKdiog1BqHDx7VoLmZKgoR69QBo52xkqW7Dn0+BLCYG1ro/p0GnTx
lYTLFieVDdS/MtGxdk5oXBiQMsTdzJdHSOyPvCt2RBhSnPBfZWY24rktnlFFTc2gVJ+5bUcX/dUp
7mwMTJGA+HjjaUwXFD22SedGk0qkv5Pe36oVt0sQ0kcG2FMYO08V6Y5SiT10JQGwskzB0uPhJskh
Y2FEnkEVrYu1IiOTJST7ap4vYRa5JIdxxdn2yUBTUZaNwhWhTTBHklSR9D876F2G0WzbL0gdVFKm
ChzZfJJgmffPgR7+L8uizD30q12jo9LN7x2SVmYe8SqFzIDa2gEUEOgdk4ayKXV4xku43fDniOCN
znPiTHMb04VqInu3UhiaMBhRH+k45Qn/GCViSJ/jRbb7QW/H3giT97h4Q8zCmipjlrxbTKmScRoj
BLaheGQxh5ZiJdfsTIkXlo/h8jNkNJJ9YQe7sSqzu3q57SkcyS1dhopaRf+VaRutfLpU/jeeMkxL
7gvf6JMCpMgZLNilc/+e+ORSgSzYq+GeEp/6ps4RfJtuIyOa/zQYHHEb/vM1laY1iqt8u/XiGdAq
BNQ9lh2mkYKqqh46FngP0LHDNh3N5sQ5mIi5jhUgydJwK1BcIEYjlM9iLROOPTRvczPt905YoNOR
YBa5v+4aGCg0oSXRveZpqIfhhWW7jbpJcWguKmdHpbxtEFZ3UZ7UVtDkHi7F50yy0t4d1xPsdC80
G6YYeLzzDYOE31SZfZotwwLA7fPq7HLeKgBJpQmyLGkVrYgYhiyGXgUbALp1Dk/hoXTgxQe9wS8q
c/xc/lk18Kkrc/rsmQlMV38NrQ3jyHVQFqOW9cosyCKgZqFGnl3WEkHF01g0R8Z7KXPGVH5j9zkR
cbowrW2uFRxHwsdR47jqyAHCP6bnJeHDVw9W8eHky9s+C7MSABLYVP4EwkPj6faqXTVoqNsQCC9M
qMPNDA4EuV/QsKNyZBa2Rg36HD2W0L53GSVGH0FVzAnbu5UAr5ql5h+dqOwUPPpTuVvJ70xERnbI
AHTMUZGe+uhzZBje4kXMdJb/Kx0oOXmFR46yWS8J7wO1bwifAAXbu9cL5kOwZv56H2NLvWW76IUD
mluakIDmx5kvpJbKaF6YyAq8KpRbNJ4TMKa/502QkIn2DuKy+IjxPvk8BKK99KMADpSVYbw+zi0Q
MrA4ohcO13NsrQx+XecDghlVOZZ60epFm5Hdf5x1ynGGV/J9oAwSvPnuXmL//tsDL4i6vVrqyLIA
o2b8gd+wAXbOdmCRr+wKwsbhI7J63dpVcysXBPzMeA3VcMJZ8wpHifwQRxeKtuLm+KsCGwo2RT2Q
s60Uu2ptC7LsRd5aJLz5d4Vr0uec/IU7LaJNmUy1ztTFXJLitrpYTqaCde3Ti9CPjvJ1kL0FGDKk
qn4H9K7o2s7cdjfmf2DEgJChSTcTmU35WuhNmx5fG1X6Ow/SV2Kz3EZyBL5OyWo/LNhK1HI4FoOO
8QpPBw83SRVn7ZfQ+lNW0Gt/eWfmnwN3D8Adt0aoK8pSD/U7yLQVyAkCtXy0x6Jl61hp+1mhxjAS
jckR2WhUh1tci1xt42/v/6NIYX2XypcHFphaOOK2xwjAFe6mSvN/9hlDJLIPEfjSNRlSc/S2HG1v
3p7Z8F5QMGzth7sz9EUsuBAiN4w6vYXHS/eJ2bdW9ZgaRBWpirFt6hsM7gVmMZqy8Zkmm/KhzUgi
O30qnYw7jF5jnlC3txa4ZGQVORP1hV/2LRiO/E6BghQpPY6zhDsTCEss2wL1Tg/2wMJWsHyJ5HXU
Co5JQYwF87kWaPb7w5qJKCOd8fDYFkiI0+EjPTs2sIwXh+e+tQMDziMzRHj+qmSi4W4150tUBJBc
bVckB9GrYAr4Fj1biNqqlb+X/J/KVsoh47JWWqar62GJjvWptDMS6miBp83ikbezydVTbZdsfvFF
yA/Lq2Zjf8vRVyljFIyzM1lsPlzUjJIKt+t3ZFoSpW0lRgTzVJUObXkXf7mI6SE9SRNQiXKXRril
3oxaV3GzZhLJ6uDRRqushobMxERHFGNJHPjJiLADIenHO6rg1VvT1sXe2h28kqmxyKp3WorFEpzh
oomN/3BI/JCIOtPt5uuIDO8fJrGh0vYpmfyQhzDLx5X0qC5vlfhS+ARluiW4BoyRg06twm2AnaKb
G5Wh9bmprO55+DICKZOQa2Gsz/4/smARs8tASEOGS7Do38FAbg9iCUsC3NNKUGEc5BH0L8LajN2Y
b8AgsGKry7qZdNXU9b0ulgJGDqOPvyOybiT3ubVXzTg2W38gHY+ukD9yj+FK9fMiIOPDxjTf1BqX
H7Cs/ZxB9Bi20stFZTXoSZZOuvoZNA8DrLBa6Nrdt0Th2ngJzPScDKugyRqAPG2u1HjJtwJhRKIs
lUovK0+efPEXXPTrpQ0RZBFbmV3BsRRYavA2zZTx3DDrANaqrnHPisMT9h+E/eWxxPIUfEezh403
0Jy8vA6za4BRVmn7O45ZIfQwtq8GWoMaD2CydiSyLjIB/xkoKNL+0BKDdQXoYDnKGeImQqYaZuHV
NTzQeInSvtI3F6OA8cybmdv+5BoObQfHvN4Igfgjbb+0M7U4x45gL3GyHzHVs79HL6ApqVaegRFG
qT69rEt7+/Wrd/wVmQezyAafbTwCsfH7wSbuGh+OgkehL2QxMH/C40Jp4hPx6dqAH9sS+QNa/lY0
5BqIF1RCkT1YJVWysCIAm5MhSm0KMmuP5xa7FU5N5XqX5vt7ZL3HC4ESfxlvBg8S9z5kfyoE4eht
TZ1hbtSXyNvEFLx0F9EY0sU7x5qt0igUrM73MDHhHBJ7chvvrKgcXBy3ZwJZWVb68QIRsEd8soOO
qwAmi70Oi9upf1ZpCtrqfNh5THx3uNrI1SpC98mPLZRw2Dzua7xkKMtqe28hj3r8OEyIScRLWISj
7I79BSSqOUhHjTn40tGxig4YHphucW2yYKCfhonhY4EMdZQMwkWesNTI43wxLRSiisvFqlrW5Cmn
lRQxin1kixtvRoc4TSvROiCs1oc1F6JpDkyAK7KAq65UrDKXMT94bm7isVO7XN5xHtKv14Frbjcw
xgnJkyZEOJVpqeCt69Bsl4nwVJn8eKt3N1utaI3jmDoLDFjbx/rO3/axKO8ArA+zQWYmw+JzBdMJ
atOtQchPUe/9ZV9KTEU/DAimpuOasmo8Zvcxy951EnaEOxAuDPaKV2ODVBCIopkfUBn3XaYe9Scn
HHKg0FLktRuty8QKxESR5EEoJlIOEMwplL3KClViZ7KW/CoER20+1sNkhNL5mlDj0jHJSJ8JpRTs
cuHRtunzf2hy5qviFVRRQnIbdCBW2Y/rAZw2vS+T9dKGEl2QuJA2+ybCBGpOsokrcUSpTGW6lnAf
ZkovBIl7bxSaZ8B4geLijmmbmK6nlWWmU/cIw43QoD4RDFEYkhhGuzs29mxmTvtgxn5XOF2fTp3k
dV9u/UrLRhzA+yFqhJkDZm9dy74qHdXXMpSRpvuSXKtNtyo85iqvPCqYBofzor1GGy4aHC2EyAzC
dkpu9eu76FUXeglGoBH7xUAMOxb1nabeedhViWRfXt2SkcRHcj3cSCCBG7MQnoKxFamCFkF/8dVq
cQQB3pXN12YfWwZ4Z4XSQQD5NCtWLePwuovT+UzymzlLK7GyZmGg5DwAz7drEWstTG734IGQnbzL
2Vsd4jSPR9SH0i0OJxoIoXq7k7aojvVZp0oBGKbikUxhm508qsBd/tkj9S4Jtax0qMfOGSn0DXXN
UWtxnxMyJIzOOaUcvkEHzCxEm6jxEyvC1qvoJY+Gv9kIraonNnY0i+XXYzUMlk6eIWp98fOkFzWT
dvhLZzxifc9EKoPRq/VwHe3RMpZOJ8hICapdlK8srIuNI9UhBTQo7YwpnyGSp4QZ3Io7GK+ehF4y
JPEj1MVSsez2AeZJLWKfovP/yMXf0LIbEB8EoXTZp/M96ElcRan+MEGEkvHxorwdTvALyqcYo+1c
/EmwiuipIWt0rS5aNA2AUOmhKxOugw6OHHvHXZBlkSYr+Fy19osCrmdtTrwYoYVKpPaE1HllL3NU
+SFgTuI/IKGXLga6hvwqiaNDkdoRKiSbE2YgSnR58ZsNcI1FspFsUaNmjdQJWsmHhlzntr7iciAP
FXvJuMtY1G3IYDfClV+DzvU7qwDTpefk93KAEWKWr2ThZsqIERDH2dwkwcUMYWC09nW0F79Ypij9
qi79jJCzQZFx3TSN5XEPqTApQrj8xRKW8kpTVz/JzttUOMf7eNwNjoHM/qCWKjGEb9nD3DfLFDj7
7p9pfD5cTSnoZLkCSXb6uoNTJ+ODSHaJKCWmDVJtPQfWD0qrLXgw9fUXTyAPSKlbAl1Mq8JMSzcD
NzPY6KBKeaJnvVqkiYvjzyGRoG4BRFj2t18FWv7l1KcjSHBzTI1/EeCgQoccVEXo51QGknGFQjr7
4I4iachrLtHF6fjSNep+lfRrMCVu1Gjb6Q1tgUzYG065AHU0xU+DrPeOXPp8JlYO3/F9DoxjQk93
ETvt7Nth1W2691YyyTE9+oZCpBgRQUlOjKQTpI6VN1ohHmNnLiEY72Etl6374oD7yhhBNVatCmsg
wPSAlDy/UeB9gLyRSMdSrE9LUaJNkQr4z7+/imz6nENdlDK2ZuDiNn1oGaQAZ2bQTAipMgtzHws6
VAkhbR8uiJW3v6dUMxWV1y2KvLY5MNuWQUMD7TaCF8fmfDpUTm+uYJsKFMxKjlNHNBAmX352NbWk
S2lSe8jRS7qFlMNAelmboYJgZU0RnjydjpfEMAEnnMZttiZnoz1br984NJ+h/BsKoSzitUmxh4Yn
RRro2DJ5zm9tQLq9WmHNcODEo7nsvwTkt+InPJT09bAH7hIgIC+sh3Nrze1y1vgGAl7TGQSMMBOO
F7KX4BIROZzOxdrNDQOiMhVTdIjc0eGbGn7b1PSgKyadd7qQWsNzcSJpvexYQ2bJy+Mu1l3tKH4E
ZAtu7kUWN1mXS3t59G9/F7JVS46K6j15z0Ml7qHhfshm90tyWkYsLtvDtzX3n4rBGoWj4SeB/+Sb
SotLkeoVgQVCH+qz1x8NPWVMLtLYY6aw+BEDevJWACuaHTny0WotAITO+R6JhqHbH7++HrFYMC7w
WBAFQ7lWVVHdhRxFs021DT/nySsKU8IR9pHwL7xpMbm/ISupJdU6Yj+4U7I26x8fnh8HfXoG4SWR
vPi6jY22xrLn4psGnDkDqd/8RJRRoiieAWagMsgBu4Z+r4wt0G5IQRiK94gamemsqFCgJQ0mKvi2
NpjJU+3XoC6R0v7377rDOs+IWEQFOWIlW88Gds8312y1Tu2yO7Jm1gi+DwiAz20JRJ/pW8kXv885
ouH56a8yx5k6CzAqwG+ml9C5PjLmh+iHYSs+2NuFuceE2+tHnV48auQHM4g5Sfw1ilO4rljsx9HM
VERblmMQgJ0RpaUdkODSrZi4nx8Cyi1+IcbUGCsn+HyAvrr0oDq/VQZz6L8pVL2ag2Mm4w7C0OoM
BqBPFrUQ5dKug4V757XSVHx4+Aepq4EVRF1SG89pcHEtFc0wnE5shTOjovT9ka/tlNxVnLNM29LQ
2Uma8dK5rvztOjQlL6Y1JlouPIdTqf0twsStzR8HRGHEVlmPZiFupSKFuDcNc8anHRQFhNYIKMtY
6JG01kvRDi4HSkqMGbXfmda6wQJW3bDqEY9U8Ck4Imqe6wJZbX4kxjoDVgil0m4t+7Uon9Np9yYC
npxfF0R7++yHBDQ27Tef5410SLvADNXO9KwFFAN3ObNOWvQh93o2T/4wsX1wTowuBbc3jB8I7LTe
v85xR0itGSlmb8Rw56CLpC6EmcqdSiI9SM3wyjGNSghWRX27R41h5GZ3t/JMyto3I3frBbNcqt2s
mHpiIGUepADlFZ5fsXvCWHIo1gw+8aM9v3FgHcJT2++SkmxroFL4EtUbK/rwvd6VlVP7Du0fO1xJ
hFmvBfOXrzytPA86AYIZzCPHWF+DQNWCntRtB+nqFzAQv5Pxoc+iK5QAifvtLNRWb+j+OCYgjYqr
bGsG5yZ+qgAki1aJHDUcUUToUkStCCjBlVsSNKpz3kT++K0gZH0bqCLAtn0msOOk99eFYxvy1Af9
DsAyW54Ssf9LYxD1hf41ZiDEgB4zjb2uR706TVZgl17VG4Ldqfy3Cgt364hP2BX31mGgB2897i9O
6R7q71v0lI2NSOQcsnPUbQlQcRSU1uy1pDr7rYMCMIPOCuQbwT9CKR53gxFVv0qqmAD6T8AY7WLc
fql8vaP+M7ga85WET9FIRXLixf3jR3HwYYn54vhYtwvUxLa8+q+fWyBQOWZ80ZQOXfCWh/+YhZua
LL2lzf/i+KP1TZAqOivpdaHK3P/GGefZy0Mvyv3mv63imX2oHLxylQVOTRsq6yr10KZaM7EaMqAB
iGAoa85ZFCPJia5T+W0GIf2ZQuBsOfSxvATSprhLpCY3IrGJIzgB/G4k8nbHA39mjKjv5DpWIGi4
Ky9pK3xA6zblQhlAXX2iToGTtf41amYVE2tcB59kOTV6wmWF6zgZgjtBnhBM/EPLD7zP519ip9sm
eKIy2BpHYzEgDnIZTedGVMk5pUbrqoXpLrVdFlUd2KOla7drzV7SSD+lyUymeCme41RiCCohNnv7
rLSjOC6EEHcGXQgAGP6knWfW2V1XEF7PO+1ZOg/R6u7sukldVfgGH69GbYM8t8XN+RIQGT579WyU
YCw2N53oVo7o1dUUNq1NBrxtlCEqtHlrTmFj8leP7C+aLffBYQlQms7c4qOkAJSmG8imZ2hyjcMB
kyCSKBognYggAf4SsRc9FJHhr2qPwvZUNwzy5k4kkokM8+zkKpSddO0R1ASBdW6lF/MXDXnIUWPe
2W3PJ1O5HQmU12Sarc9HPiHKT56F8TAXDYgb7otSvAysekU0kypnknvA1EQR3g0qFZ9cVaQjfla3
Pg6tu48d26tUaXsv9L6LFmODxetW4ezeCXNf/hXZZMlMPCfsLjRB80dzytmOLVj6nZsEnS6m++Y6
P6FOqEHV2rZgqA7CepbD37Qh8X8Xdx2j1yHEROfqEM0dZQJFdkwd2pqGhaE86+c1KQ3Z20c9JgGg
MQRRerRpMWJViUiY8cUJvRXV/jmNrgvUb4umv5YQRzvPxDhmuUuwM9eOgdMrtbYoVLiYdhEWx/Fx
v6Io0vbQ8GO04zBHbrARUQeo2DFCVo7VRirrSyS30AZuqyZo7j+GvZjCymHeTRc5X5VTEd9I9Biv
5QLUF4QZ2gBEsGXEiap6Hg0X+AgaV7tek4Wpug5g2hHO2vOnJvddPxwApNKxA4MiN58/R6e41j7e
7WVZb15fzL4V7ykKrdyUzYcPd0hZNP4mFI3Fdi6b9pNnNcEGbu434HqtNq97TP/lOQVIn6P0Ybuo
brZ6G18UQpMeDU0HrNMylc6tsQxiXs0X4INRqcehghfb9WGIkwS96iglcIFSK+gVH96DOG8n2qYH
Bcy52jupa3soS2BHvvIPwHvmAOBXlQ17t14lJ2R3KnXk/Qj9W1RMWfoc19mChCaHY2bP2TqRTryx
wJIVz/oAamuu6hKbi9BmIJe/J+vgtLmQ4d07p+tUwu4g1bpq8HZtKMrhImvg2moU4jNgxeWjekZJ
ze93vSp0i0i8Z2o8kO0uzqG3nD6iy+1J5tHcb3X1RM/yrGU1j/F0DS+Ut7fFXPuNOSHKQHK+DXNw
7xg86CzxjcgrOYsyDK9cZvZt6QookBw5b6W7WIqZvQOcMmq7S+3Jrqocc/mRe/kxwDXTe3K/LScI
oErvTx/FMDTc6NRrSWG0HizRI3q0sqlke68T/76uvlkutTwDXy8e9FuvtNfyLw3FvMEZnetNDeC+
CcHoJvx6RCtoFsPZuAXAYPlXDzZL8a/CV6QzGjTKYzmpiaYVbmgi1XmRIR4jrGTy1/i8r+wAWc1n
n5weNYIT4ICd40Vdfwf6mAhgwyEIqMAXvfikR/lAQV/OOoE5YWt0/aeSmSalZTaXsIR6yHUhB/xv
ID8u5X0uBkLAPJvj8AQrM4Z9WOD1FHOnSp6lImwJ8hgUQ9lQL7N4ERO3V0s0xO+jaYTuR1qtywzB
V17Tg+GbYFwgSw+JiLPDuA86gI0uvS/c4mXfXMDHHl9BeX55XCLEWl/mF0GhKj85XtnMJzlSHlzm
qh0hiERQnDnd908QqkFjIw0DV75Ils8mF8G5EVoe2suFmMf26DsxivTi/yfCzQIR+o2//qHwlU+q
n4ZHyPfHSk9GzOdRUUF00NCPdFd9/f6ue8e6hVAcZTBDNwaQXg/P4Pqjvc8r7DDZbPyEYNJNjwFj
moTEuMRFCAmlkuNVfaxRjX4jNOvLbWm7qTY/xgwJIcSghu1Rq7XlIzlB9MbRwbu9hBXkBEPuH9GR
YzUejmlvV7dmQWHFsDbmEK150odZGwYuOpzU4wK4TQLMxEmrHjms+m6Q2BHgCnGfDlY/epubUP4h
PivT4rD8VTUhIzJQz4/dYlTK1kCsWHLolRedAXH7p4N6fKnoMLzykXBhz2GemIcfr/DizjDsRO9U
6LXkHrDMKIPF4PsWCAp4Fka7uy7gzKnuX4tkesTUn7PXFd9vXToivqFo1ug0x+oyvMHBp8u1LkDG
D2lvhL5Tfp3fZFAuICBzTUTTMwaoyOR0TE0kTsAnudl7pAhUSdunT51E2feHL2fu7Nm3Sgz2GW+X
ot/+FkFKo3RNEa+3wRWlW8k0VWxtZj2B4t+W2633EAeWKUBRByRWDrsTOh9mW04WH32NjnQ3pPm7
fWSNRRZmzCsFwpaV50Msdvz3t9asJtRXwuw8GTcKR0UUlWoVKqA8STyA89T+2KIxCFTO5/SiBhP2
RLF0Wnu1Iq2w0S8AspjlsHWlsD8DZyizkbIV9hYRpJJSWgRLJdWwRHMziK5eSbwgWMbYSfFzdMLU
PFEf8tNWHQRfmyWUW/fJrYk5Vd/U2IUsHQPU4DQr33XF3cPyK8lxYyy8weWn2jV+fTaMGQ5wU+ax
yD/KSTMx67vseZ8TT8a7AtkyEo9DbU3S94G7i74HtWlly3FjOB2DG4c18Kkj6Eze/KzlWSSt+WYV
PbQaS+0VMH1Ualx1yBU8o22/Of0hPcnNtxMmUnPVpkg8wwGv5KxnhGe2+57LKzJ6sXn+jihmkamt
eju9VjFnuynh6ci1hIuhOIpIprcHM2XRb9X4hzxFmiDy+t2cBiiuj3HGLnhTs3AEHUHuLQHubt0p
uVrCSl7q1RPrclQOdJXnDscn9X7XeB0EFAejN+grVBnGyXMuj5flE1ChMaMCREGtcHRv7MfYzObP
HOgVWsZ5DKYdR29iSLd2Sa4awyEgvX74oNawI3bWzrTRO04IUzuUgm1K97RuI91/BIr+xursYkGU
pSbii+Vk0h2AEgiPqyuBiXSTcAuIRhMX8jQt05W/FNWHetLo0tvIzUGUGLj8movMwS4s1rNTZr0F
RUbTnxeo7YQezdWTQrAZ5wti48aczHPENkaBfA8Mj6s/fyviFJcfpkw55DIL9LTal9i4j34feSzs
mH7iWUahR+RwyOHmOTZ+vsTwmevQf/fBORprGfuJPi9rV5jZ/sw+bRrI45ClQ49XJF0RRQAXFaJw
dyIkoF1nAM/xregwiJsLkMNOWz+eTwMPzH/y7RzU6ZhuTQfEgIX6jBa3oNawij2v0v8rhqVskMxN
XhWDMkcu17B2pTFsjSKW5o5XVOTh9h9k4QpuIbqkOjAYCW/iNY61VNF6JmWEr2/U9MXHLKjLRxVX
q3v7ygBt/B5S2GQclGRdph+6tng3kW3oKa4bAIhwKqWUZW5+UQ4lRaRZKicaEk+WL5tXWfwX8qGv
VRUAJK/2Fmg1w14VPYhKL6oAzf1euHy5l8IsYPPOJa0W13xMCU7KIg/1PCRHIkePbOdi7f8MrUWc
GmCkcj8NTE6yTcmBj//7eJZpLAKmG28K4mCvyVtBJwguUBtmtXqD/CC3ELuDYSJedzdpwXPIsa9B
hNYfrChkotun7jRW6d+FFDHqfCHuiMtSqKC2diHgkkGKI7aJiS8zyatfc33vsavWg+ilIDgijcVB
/sT+xL54NT/4DG3EM/wJ3n8JY3V6YA6cOY58hptf0HNJ2maQS300U/MyH08uxvIuTLxM/76N6Xm7
5rNa1Rpll5uI8bE6tyoeV0c5P4pDFKDZJEJoXtbsBh6KsNSFBCcCd6qv2HRest1wyqxkMnU83oZ1
bGbHW6E577+8Pv7cfiXyfLn6MKQI/biA0xicc7itGOxgAeZXdFqUeCl4s84jaax88FBFxYi3wahx
lvpRIpb8btCiLTl83bMhP8lE8YxsXm2B/ovHlxXNiiFRmw1A4Kbj4b+cnhv0tWWzV8wMH8R/norw
/H1bG2MpXaInfX5+0dmb1/BekV2PBDGIhbyDlGaYcPnMwRc3+iccDm9ddfY3d0a4DJGxd0YkERKr
ugGYCZYJ6fdIuoKygF6MyZmU+1oEhyWNfVqLCyfQdfAYhjjh33ZNiaUU1ZXK4o+cN8Cik+X1aQBs
EnEVCftzNhZxsnFiCgNZzP3jV7jmbzeQkPskULi1rSfle3T3TuFwgRND1LAJlOYP38Vpg0KQXMyk
lLK3DYkbQTKpOxZRBH9HwiPBL2SfnZZnFrQD9FiREDNVMbWPJ/RCsUvq33miHhHGKyY7zvKMaOre
PEND4c0reeJ8ulHSL/N+XWqnj5B8H4XJVz8VlJlYOQOzDPbxlMmcXfXdlMBDaDZr9fSdg8TPm1qI
tmqj4Yl1fjESh8wZBmOjHOPl6wfOm4uxvmrVx5oP6mqr1ilZqbUFcwCva/3kK2B0amnRuN2PpB08
plmx1vvDBUxsEceOaLm20JiAZXERkJ+CERVCQSigjGHLtiJHbSoglE4TskpMxqG+lvPwdUt1OX3L
OoyUAQxHaCOCDb5iIHJcA8Kk+o59L6z9ipm1TWc1Fnva12Kvh0fYhwX/w0QyQVtgWvSRkRTKlLR0
llBDupSVqiuqQYseIeN7SJ5lOrzEg3nySATEZ5MBoFRP3NVGAUWpiXSHL/qN1x6z+BbThJdHBWPr
5wqHOOmzU+csbjbE6Qq6zc/CXnL8KpVdXeIsQt8eAJKqCwTDXRjAxEfwn0AIvUlQGp8zwvYfHUyD
ZmARJqEtg/bHtGgX7taYBidBx4t0nFKz2a164cPYAirMeJoxV6dM6qOouAal6koHrnpfUcIrc4pG
nbRpXf3hCmYlLEH8X5PA+lok4YOcNrvN+kG7tgtPqrUcuOHulzBjibiCNTpEM4RKTu5LzLjRF1fu
Fzom/yv6QfTANlJSOuDSOBnKCFM6BRhjP4xrsKbjA6iC3sKPQN0NC8FEfeULGu8L+vpu6/K42N0W
biHeYF3tSSiM144m5diBskZxwMKLvO7ANdhCwbQXOSdhRwfSkB898FuMYmSE09+TYtIPvbljl9v3
Epg5nZO2lCV2+2uXPPVwKSl1jeGBrFJkwZziNoHurt8/Qs79PKJ8FUQKbjr7mEn3X+FxM5/RkEnv
SrKx8cc79987yjuJ04x+z43nnBR1Eg5qYgwm5Z9q/u1anfX4pKcGPVkTcmfXIDQipaT/g8+qZHje
0ph1Tg47nNl7j9PUSfwW11TW6pZycUIeGJDcD1A1cF5b6h3uYApISBuWgWGjTSk9k7J5Ly7x680Y
EdBsETytPnCDC6bNEPN8vPeZWjBZmRtQHnQ+JHrOkvDfNgiJ+CFEtVi4CYDd1a0Mkf6C70rsgXo3
X6KWnjzEjsgutCCgBWe6dPWrfGdjgzRfuoAH3Zo7gbox6fCUkIdMNjAtLYc/5PfOpkRhF7zwT66J
ICqAqS6YcvsIhYWcgQBkNg4YmVw0lG0fZtaThvfo3wysdMir8nZtOTNzxkftZFqLca7AJ79wir3W
HuK+24IEWev5e+x2qS7wqZtVKf0+ME/UgNa6uWUVoI29TbseGOebDourjnU6PrBw/R+JrcN8KOyz
nHlcgy3nbvIbgLnMfM1rTuL9VGVsJpJhyua5ddSvg/37GTIGNL0++wOmlir4m4gimj6kH9KkKIj5
8TgGrlgcgQbtr8bJ+FmqEuydPLEXkUmtTu7dPJc8lpATFsoP+sKM2AiKjsjwJtQ8vhUGf7OheY5T
Q65Ozci2iG9Ts/9Rsnq1P5/Q1J6nbUVI3Ph83Yhci0OEKm2oOQyejZhWoxIrpXGcoFyjbRtvZew+
AwC6lLAcCIa8M50S7vtwsNWpoD7g+tKpu+I5IS6747giflMbdYxcOcnZYRyBgpvPj1ldK/iF1a14
FKAPAsAbezvK56NvnNLm+sqw/OP1kVIoM0j0E1PUa6Fmm2sK6mTKcnqoZeyp3GYvlu64P9vQFnlo
ctnrYQoGdQpeSJnWnWWK6e4+p2zfjucdLKqG4wWDJrgHQgRm3ZHOoXQBSFsK6XoffwXKwFbDG2Np
XUYhaQMA3RwoTuO/UxuwjcvqUpH8WrO7otFXFTgnZ9USDFdCstKaOKFAFXrnM4BSkvDdX+HS3/IL
CrXJ/qnmgWfieWfxOl0G2GeS3is7LAOyUsjXXoziBXZ7bm1CCEhBFe3nimlhCAR1/ZCrD4Qpu37/
D4obbzt7STH36/24xGs3H69ltG9dEFDibtEVh1dOgAbKNTcWBHF9RZ/YvAKGYvvezlRiqQ5nIXq0
vt/4bobtjRhP7PjLuTwqOpVmPH+GjSkKGMgFGHxHESH0eu435SMvNv5ma3biehfdp/mAZ5WYUEhY
o2a4eTfNFur3PNG3Zd2aqFQVYyR31gkpSU5T63TdAWSmz4Wn8mFwxWc19LWlXcuIFT6b23AkHEGF
pmbRgQXb/RKWH+Ybs8CRbq8KhWxf7hYr4l/GIjNEUo+kKxxsCg7/b3oGkljackjtmzVzk8349Oh1
nKNM5SAEjUI5MVmstW+7w//2OArkt1CZOhf0FVtSThE1UwYB5fvZASmLLmeU48jUQkzp7sZUrOMi
imoTfnywoN46LrKVnHyCx0nNCh+MfiiRTEXbvLy5K058Vc8W28WSJdsQ0cktdriBnqPmXaPdTl3P
DDNesXJH7p7tkzZF7Kk98zPvTSWWNgSNLFvLRMntGdaGhVpFu8XZdKtylKwX6fX7RQHYI2R96Zzi
mRXSSC3aEbO3/sImPbm9qlm60J/o9YYhbYWWVs+3te1IiAP+0L5vCSThF/z7uOrd3V4KuiXDoUOq
gr4APBcDYhbwN69oBaGXKFU7SN6hO8w99XO+hHmiSLoyGORoM9UR6YPmmviyz0H3BB1Pfv9Fqw0N
temrm27FgjiIqBCl0s1qKA/t9yUyvQEfuHDZ4FioyjRBjtzOyqwcFaDDRywxGlNyK/nqovrT8vG2
iwDp2+rrqRU3UqqbCaSSnbuvtZITuR44OsNOpcVKR/5tmUuav1oen4OQUUQCfRA7fJ3XCdL4BVby
goTcCopCuo6hIB2rX7pDzOOMXfqheKwim+IjoWSpqGXRsYJHIGLZDo6IcXmcMYl3PpKlFgssC/VJ
t6y1FwFnf1qWwfKzweFLlvnYcUoZfhAERZ+zIEz74LVdFfeC6vSQGlRRLG0hPMMXIK0NrHU9Kszr
6XLM+6Bw1xfxxQVE4OEgQhEJuFPTM8Kcvpi15DRRwhHmphD3R3dPTpkANX/Y8rUX9KA32BggUuZ2
yF/wia+EUrDqwNEylzJKMxKm2FRiUQoScINeiWuqr6bN/PBwB2Jjw2BAiwUxwgi74QgYE7FfAWkO
quBzOiKGzJmw0CLuAsVjoEYKT66ZmWyv2PFUDARBc/WxpB8L77PfbGZVEzfELQl+6t9pi/LwfDjS
BiIUATrJcd2Ijlk8l7oVjalr57jZprLmz2gMga005/tKdR3bgBhYRIWqB/PmM49zD7TNcJYLB9Ct
bj566yJGx4B4/if+buakCEVVr/mzbFXsNYnQpfQHl2B2dB9OEVAwyjs4AleNFS7bKxY/zmD1/EgM
yEr5CVDvMTZZuZeitEc2F5pTL1D25GAWMO0EfGhM05UenqIROVaVEy51/C5cHfKopowswLBPShrW
czwECxZbbzUGq1zJdG2Gt2En7AJPItwsvJR7T9MgCKPF4PnZUip0ut/EcKQkbQ+p17ygW6X+hg1v
9vjPdaaR+Dt509JMdxhLWUb1GLjnMKptUjfde6MD/7rC0XWzqgPLx6Z7cFjTS39VpkYqpG7GW0sn
jQb7CEoW5tozRBGBAAdW0FDlrRDFQXiqzcqEn0KWK1NMGjmeKM0FxhhnYxMsp0saZctM/QjWXNC3
369jaWd+J6C2+BQwfsQyeFc3pxMvGBYdh4UKfUmnDkIB+2LLisH3ZfEWyLFwscWas5kR0cNA7Wkq
4db9Vcz5hoOy8cY/r59L9vE3WAyYHidT5OxPcrtG+eZGmCYHRMnE3EIlw5BQxuhxeZlu7YvG+cES
/jviX64feZbT6wj45OYvHjP0EQkSxFvewJHeY2+Bfds2oKSRA1mMI/CM+TDD5qBtl9u/QQQPNNUh
Hr+b99F+kNGBvO1UzvC3Slc0upeQR4kShby556vizpY+UkclXJJj0a2vUafepJisJesnRAqGYt6s
ORv+6jinVrCTrfpzV2G1WFyZO7LznCWKIflES7BkRyIXqa+1QCbl70vhlbnVI3rCJHB52f50uiBl
5AXHJDDTNZLKqJYCB0Z5479p9EKaeNKL+shVDESqcuBG44A83bRP1+pONSvQJep+iHVSlXdsP0il
Rhrtj5X8gJSR2Qo0s3IhmziNHl3b8OlE9rZBNkZG39TIjbgR4EmoXROkSeLYkpzR6tZX7l2Qd0eZ
+9PvUq5pw2ATJf2YUKzpQib/jgJ88JfaXiMIAegANL18DNDyPydS/lwM44Fz688IYlqWaMOLnscl
OxTJZmaF7otHHODpmQrKKBZOzCrxMLOQVqQtRutF/8RjFpj7BhYoMJpE9O6E8EKBRW8LShcE6Tbt
DZkJu6iXrqmYkNR6j8OSKmoSKKIX47RuS00QYnJ6so7lXI3iyYaR6aetITxl6JkwdLChKwlUEak2
LPd8f2/lbXGsnhtfxEvhGM482ks1DuCQs3kq/FglEPJ4kjJ3RNw2D5T8fip6c2EdnMf/LzzrIIvs
kLpgX+QTRMTmvwG1LY3rfCiGBjuNTj4MZx3KJhOuRAGZbZxK6GQBPAb7d0H+gCKbEJlzzMZE9VQX
I/dfPVXguE+An2rDKo0UoXA1Ml11j3wELPEzsEZT4xcjbDNgAL5X9EHXYzeXjxYZ+SFhIiDRvsV9
AS+i34o0Bo3Xs6sTT8G9yNSFKPbOhFONRbez2DWTI+uOPsZyew7voBNrAhPbNbKDC0hsHJUA4GQI
0+RApRhCU1zCS8Lex2Ja8pBsvViyRIuOj44IcfIWY5Z1TU8lyc54Yp2Xm0YzzPDGbkkko8X/cEMy
9BhLrqtTWeUVhxGmY/m8COEUcnvdALNiv0VmdpfBrL+8x2JDXEzGDNOmzztkyCizNxXWvDnD4UTh
whveAMpE2HjjvazlY57w2gPYreBIh8KZFOw1643PgHsM2MAqJlWq+/HTefDHG/0dVVLmKb0bvgYH
Mc1jAD0hrUdpuMFChFk26nrRb/+LrPcQ+Jqxo+LM0FNSG+yRZVfXlF25cNR45hdo+HbSAXeaDvMG
8yTlaYqiY4jiBUTfqApk64ytWW1fiEO7Gfy4d3ei+A1R+QT5RqVhH6hG7QPonBau/gdmSmIL/VSe
UnLFieGyIAG8Wnci6lKTOpwA56i+Q0eZiCv1sumqivdY8d0qeBn/kTJ41y4kvuvHtL6FngYG/jRp
fOJh5aOe/9P/xL2m2XmTF5q+fxbIlLYB0Y26kkIyNvCCYSTSZAY9utfxpVL8pphtymnmU45v6Jtm
mpGlDWL+BujA2+Mwck6URFGM0vpIUo2amR28kQur8qh2ZluBDH56klqrSG67v74+RZ4pK9fBiwmE
Dul6v4u8LDnrvWNk6iz5ff6od0pwEYsDg+hJIcNWH1MM1Ua+BxadgUSDDVD5DY7dzxf/QFnU4i3p
bNddwJZ/72oG0he921IMoe/CnuYtxOA02wu6O51rd3Q4FJtMaH1vg0U4nU2jpsILgha3gRPssjrC
8QK4PPjbtoL0KOsaljr3p5Fxt59m2SBZnNsohkn4wQMLC4RzyEKnhbM7Q7ryjJ5r0ksabqQR5n1E
VFwqzaFCQyeUa1MdrwHz32mbEZxbPlnuffQ5I2/1cw5eUnrsZrMTUvxK8qBVJJZ/12c14h9H1FGi
d4NPTImu00YUnbRzUCe95k5KVSZs/BLpw5WdpzXhebAytGLluYCOSnhbQCcA/qTMFQvWR3PpMpQq
7cWdy9mR3TqH1hncu7qImJuOEq8SgqYgxQvJBDxhM3fX5eC+7J5z9QUjng5yXbi664kaAZRwqVrL
al1VUPSbVZrGO4YHbx5u81M7wVQGLVEqHc+Wvg2SkPpeZU0NAMo00zxu2JIb9SfYtsIKf+hP6gzi
CiJqC3l3eCW6s74vph1jC/XfWRtrOFMcyt9/QkXePFyCqehlZ/VqC9U6Dj8uBai08YaBi7ad+KwP
Ppoh14XbRf2PAU+fPz8wh/2SbUfdavAK8SPhEo9ekOa3IiXfvV9U/bCe8WTBBamehVVtORIZDsR0
WaZIRhNCHMBlHJ6+BZxfHenRFvDJR1qGnGbEopqWcBHHQU1IXHJ9iVFTF4QtihySe+isYA4MtYgT
N3/2yZNYaswKu7F3br97jSp0APFEmAvebX5I4KaJ8omxNwJhSfEIJHcuYLhEARku88bcWcpPl1rW
aJQluei0D3CbhuDtFnKot9a/RwgnWNkMZSXakyqFncmjUjwuGzJUA/TF8kD83+ayZ94BTZXdy6CO
oiUX0WpVAVR7djqUkNtqnpJohH4Fzl9aDOPzG8Rwzxw+uhQMFQZ6yMHXbUu+DDS7yTQX0McW7do7
9dfvoSfRXwTsTZobm2zX5p39dEV3si1vNhaI1scB3n55GHBKXYG63s+KgPdYgBnDa22T48pppR7I
uNbIQFP9pUdJ4gCghG7xO8iUKO793Vz7fo1iC8/ZilHURB0UJ/nXW9nhVwBpKYFzI14Xh57IPXf8
I2bElOx10rjp/SOzowkU6r2pmH/bGv6sdyf20LYlu4SYeKRUUgNJ8CtkzhRoGDfRFcSNFOKPCt9o
1Iiq3XZmwoegVD2321nuRLPP6jQFe0NQGJwHvavEir2Gs6pB3MjMc7A4t3rNEWROz0MX0QV0PsYh
9pA4HX3XcI6lQ8jrZCmJx4xFCxFxcFnEkvmxnWenNwyG0jqMSAod9lPI/EF4D3kvEhavSkxKIF9r
5ID+GmxRqqFQqDatC2nlwYQpWkwqudBKmFJk78uE7Zhtb9t8pZWwq2EaI89Yxd7c3ksZIriom/v0
jsEIqcp7UeHZJLrlhKSe30a7aslkNMO7GiWxaLTw3RNwuAQfQ//dYRNH0FKqGTXZOvkyAKwSRjVX
RiMNo6C2+3XbB+szVwsOyr7H1mzkPjCWgR6ZcaqwMEE/5H2AtRtjiU13XDm3JHiPRS/ojjmbtSgF
awRX00n58FGTlABoy8nFV3ChgQTG6ItXRlT9fxIyohurXlbbq/u99Frhu/Bm1whMvyB43RZ9MrOy
V1eqrW8p8XdoemXWxx119MJf6TYN5NzANxtbZwX0n9RCcZdge/3Vii2fsW0KJ70K6p1ix+33WgoW
JOdaHZmeOv/MFyRAz7cG2E0es24DRHYNwY107MZweZWsD0N94D4SflKqH3RfpedNXK5A/bDw93yf
jd4ZU5zGBSRULtRaixNnkJ8hrZ3zgFnTU2oosrOwFwcb5+K2v1Ll51CzQP2rjMz35FeuBiZ4uxHI
VmlCYO5Qj1cv5pCNpkAHSC+TlWTYIrto1SoY4UbaP7H6MeitS9/fqYa28JL5ZJdczPesCx2sriUJ
RSFQRgQazW/Cqa0E8hvaaxoTzsnT30NuaOVExpWmcP4r/PKxlKWgC8vTGYuJ7uiahXXjPRKbNbkz
aFSdfRZVO8jQepRinCCIlgUvLIj8y+CFFDyLI5DGydg8PXPCEDF9w0XIUuv6q35E8PV409tcE/rV
HHZgnW9yKc0C/ZNird394fckLHle400tzjj8de5mh9fFAJ+INZd4ZlekZ23FGNmnT1virqGPdW+C
cS/jkW15wngx4+O+HCW19gBnZvilZHRvVPbMJzzW/mFyfC5JwfkeYtWbsxtBhdP3eUoNalhzSQf+
f8SGKn8viAUdiM8Ii7M2tOElmljL4UsGVL6ETLEdbY5ZgX6PFOqfxExITjJQjkvDy4MyeTEqJ5qC
cgcftDwotahMt7Tt8+1ZfiyGCZGaj/ZStyu85P7Hx6ZRyZUTMisTujeYPx1tfG+W8XhLLLn7vcMX
ImZ/mkQesxYvkfo1WNNuORwVhHhtC8GBNwSogVXp5ZYpa1MXFe/OkI+IXF86bORQvLiCBwPsoyDO
PzMnHxe+8TeUs1RSxU1RKMJt+kfUzeQyyuTePZZiPLmf9SIr9QlAAMFA9vp5XCoyJrB3TG/p68+v
VyUPKp3h5Ex/GR/LvGXwWPIE3dCopP7b0K7nzK608KiJr1QV5FGOvTmHNoJAhwe7Ub99tnsfBuKb
7fW5TU5A0ktPOl6EplycKAe8pU9gVaN0WB1P7nnQP1urIAt/Jjtcrq/rSOXzsc8xn3I3SoLVTx16
k71vL3p4loh1M1T1+CDLs4b2iR3+T2QSpGDixWTJc6m/NbmqZrxiGY9q0ObeDoYRXDumGnweD22o
BdqxToV7Q0ti291wCc2XdR/60C9x3oQz5UoDyclIXQfhL5LdiXvIL35Qv6kAqo09sAA+0lUbzE38
varB2R2FVEo4U+vhlGwV5W9IWPJLnrXzuj3Z0qjXQUcXOPzY2+9YL8ih4WCM/41Qihgt5CblcxoH
8kvNz7fs6y62Yl3HHOJ/HIXmDIdyKvqFzo3UlO+mRwreHV9PO/TbtGuCc5ZY8OD+qA7RoQ7qKeCL
mJ2d9ku8JZmxT6Xkumh3iCSmj+SIhRTv978Y4d2U4jKhU0PKZoBYSC2dCeXptM1WK3cJI+dSq+LU
4w+uE007JVfiXxs02U/f7eIh0P3uqrU5nV2YqeHJpney3EpIFbyUWuXXny5z/jxkshh/CjD4/4lw
O1dMl+AszcB9USutwKX0q+Kp5S0To5KjEXS23LY3PtJQ+hGdXYHNW2Sa7C7dTnkdOR5FW9VlMrBT
L0pIbVsUXWvskVFxH2h9IA/ozwSqUE3iQofznS1DaCSeMMJ7JNambyu5dzvKlVxt8vBqrL/TbRCJ
CbKqdZUM64gPqEylMfTfv7egbqp2Ng3zrjD3H4BIIYnElBoa+o/lmptYojkhRp7h7+rnySgcbSW8
6px2Gmkc5ts4ILdQ/eRXgaxzZpG4QrQP7+/YfQiVRQWIKjUjVSZ8pgqKGAF9Hu7mhlWbLr80X7WG
T2u5E+5OfaESCx/Qvbb0FxiQ90BIDBI/UKmIfrXcsjFDoFYupmlB2nW7fNBoGkB59S/Yo8CiYOMb
gUl+U9s1/Tnsyrm2Orhy6vvU4AToPHju2JFAf5nNL3SPfE9PbWIUH0QQD8lTnZsnM1dvjwyEvDVR
N5lkItQ7dJLeWl0XElTJMExfj7Pf2pgzJcJck8VQyBt6Abh37/6YrYstOux5XjRt6EWBfMEAne/V
9h4eL9MolyqGQj30gFArjg7s6cplU+qSNVIFVrBiuGHeCmZTLLpXQYWsblxjryTAhDN+bJB6h9gs
kxct6oqGIDG8RyEJ2o//nTRr4LpVxvUzYCQI1Jp6iXHXgj3yC9a5ICRW6Z4eSpdNzCa9zJvHuzLC
+6cw9w3zBPjOpey4F+uLpJ3ghKGaN6WPOBJ6oU9Oss4usv+jYIsriFlM+K93YVUWR7Cs69MkKzmI
+aOK12/0Uxz+679j242BpSG2ea3QOY4/2ocu8htqhkG1e04dMPECB+NaF30fC7LdUfesxYHXsPJb
TpY88GIVZ17v5Us08qX2kguestyfvxZsq/wB4ygPCkwhqFDl+2kWecxnKT/C2e1p3KCKzGTsADHr
c6cnINMguDCzkaDlm2OhC2pm6NRX8Rnf8pCIVnC3HkqqB14T257z2mq+LSnUClQRwzpT7S127Kej
77F/vca3mWXfwmdmRImkBf8Gs/Rt5DYTKaMhVQSPRDPzJVn5qqG6PYt4T9z9GzGFYgwUeYzMpe1k
+VMtl3s6zIKRCrMZBPLPiM9ELKDa+Q1KkVoQgD/JFDone7f0EBp3cR/MijwWhvSMw/UQU6Jwj/T8
C50z/BnUvUlWZCupAzHaTm3hi49Y4C1Tt759AHc+qUNRvSahYcAJ1FlHieLaheTjomNlgiAVtyFf
WkqCXxRKV9btKFggQTSxrOuG3xedcqIEAScnU78J7GmvxPqVSlugl0oKGZQYG4LxbUrsMSlw057t
OaosSjEWbQ0kh9lbU7s3hO8fFrxqVdChM8qA+RGwMWnHJG8jRr/NAFSOMpzmyAQ4BfXU0+nn/K7G
f7Yspz+uvDibn29t7sGNhIFBQGMnq60ZGetwi6sOXmM8eXUT8T4GGNn7m2yvNRkLutUFFlKGbjqH
YHTK2eI682iwpyDkHiqiUrhXcLBjZjrz6f4YUH5dvEpPiKNfD4peQTgPf+T8M29Mo0R3BL8UG5iC
2nVCL0EpI849LgrrxOmga3dWhzFoK0vCs1NyQYosaHRXNzfM1jf4+i0McW/FBz6atwxrYSkJ62An
l61dyU+Sqz6g9+drP880DdKUqjtYMyvj4SudZU8ZMXd9tuObo7uXXcj41KZXOC8PUAMp9SqLdybn
OxsH2VSDKpYIyH9hx8j40OXwzoebhnZqXkxDXPzmV7nGwj8qLKODyLnX3h0a+ENJhfI64bM/4Yke
CO0XsCzjGS/iqRRUEt46D88qfM80Qg/gyDfaVIyx6seUkEwS8rmDwikZzGj+K3wk0utRiLXzgNwy
6Yj7Wu8LNBQh6z3FdNE5UfvsNhVqkPnQCLhixDVUF0GsMxhukS5+zeceF1heCBBLghDuaMVh4Hwr
OGoSDgUI/Qlm7c4LJOKw6EiYkbumzodoCga8TspMluQIkVJy8PNbH6WPYXXQtlbxTf55b7yloIJt
MvorJKHtMHav1naCiSOpgnnPSdekxk6me3HQ7FeOgbNo8BKY3JpxF+aYCAPOp3G6HiNBf4YI5NoM
RILeO/Z7Kxmu25MZMT4pfUjnVjuzqpuJaKl0xZZKJBF9EU4td8VAoxtSDbh1NlNWZ9Ea5fFGojGI
FBJW+8d10WJVVWMDVXk1fRt+zezO/peYogpV3BFJjSQiBjEtzDU2zuFOb2lqgY1gB6nxaEj086lO
t0WmiD5fLYmbWf2WSDW7tTNSFqszV53ZdPTLTf6gFj2LY4YzNcffi1kO0knphBo9cis9/QDE3FLR
N0NXrVJ4N77UChEYPlzOI58wusTmVtzPsGf+f21CFgb/xM1rrPDJrN3bGDjMoRo81J2gyX81dYoY
HpQyMCAeKRZ5dXEAejVODjlOU1vbR1yV5qlWLG1gnVQoaM4ms/4nJaPJSG0bKjzs/PfqvEEGszx2
ivfJSuhTUCHxHuqsRcbep+mRdta/w3Gy2c2VRk4FquI/a9nhTmWcVg/jr7SvlE7DYHeJW5PVElTn
oyq4p5IWpBOxjqw8ZbuoOSc+BQuqquJ53ehYlUC+vC7WMIrMj3tFV7dR44dz7fbtrq90I48w8DPE
MkbotNbMuipSDJszgZP7uY0VoJAp95yuKACSwUPWQ1XcpFhW3z+QmN0I7WdG8d2SPvouzrdYB+I6
nbwsBqv5//+IhU7l4+V7GONcopc1ycsRULK4l0228Em+z7xUHYoesgAxQGeXHa9gVD+wmR5RMQxZ
trvILusjNV8MWPuxbTord2xvqJScBYL+ijyVBAP8u2ZoyXRZrp+df6lP/55lnQUUzTV4n5oOTMMr
wlg26cJhgvZj7Ky7Lo48iRkHF6XVTJb858xSTTCHY1Ou55sjRQusYfxf91ooBDp1g4cn+iWNkq6g
fZbloXXkinOQGNydnG5QJe3djBlmO7cfrmKSzsG+Q4/PIkNzj9Dc8N3o7YMY5ndTJvr8KwObkhOD
OKnwNzPRJKJhio03NP3nttDR0LEK7Od+ZQMMsXui9m5QvC40zCH1B4jh60Wu2hb+k15aB3VipanO
8pFeBzKh5IEo1xuiHWBKksGMOJgQrhcuNldjZJrS+drU9CZJqWlRgkFcs9gKrJQ9009f2Uh9+CY5
VTExSimsG13pAUJURoRIVGn5BIlqgFGx0+RV474pQd7Z8bhGTfpRWlBK9A0Nbkz6HtvJbVQfYJ18
8DxB5MXODR8gHfZT+77odUZg3Gz1QRdJ9gxmB87bt0wkrSY8Ysm+y78T1q1BsOMXzd1NZ/NJqPQ+
mw2jwmRV5BPXy6xZyBCdW9hU2+P8P/UHwmSc84AMLc3fTa/fQTZdpG28EmpJ5AANvB3V99vQe0jG
qRqwYg7wDET6yO3xi23XQ1G+uODGEV4YYwP3N6K8uozokioKGIcoM17qgTU6c2ZzLLxD93ECxPPn
kLWuFd780ZEplCJNy3VE+Z6m3KewMIeEXXM9aGko9eey5jF/bugNctpb28EENOBHLBmf9599QP4D
+FozJ1UvMxfz2trmq6RLYzZA10AtvMNP9qR1p9HpOEdko3mlMA1yuIaeohuBPpbhP6cWv0eq+wxo
yM6mCgyRpsfOA/OgZUpXElMNXxKl3nn9t265gILfQjbB6D4FGZAAZuXhSfdpu6mFHheK7u2uSQu8
iSwQuu0eWZT7BcjblheinZIo4AzgnQ+p+mvvYRF6ioXpCknVU/6kIDFDV+tIUwVDTj4pE64k7Z1k
LrV63vdzPxeB0F2Isqg3CHBC7/4XB374pa2+MGXBnD6fPndrU/uXGBezYgrHAgq1Qg3ZrbHElSm+
iwTULqGrW90xGBqbXnustgX9N+qKWLY/maG/nGt50HU38+++X6PH/ZFCeopmzDB96Q31Mjr5VlU5
gdoqCyWhckZ246mUR9KCn+NKjmGSAtz9o9pbXkceXPdv5Xw8NIQ+LKpoFlEPtS6yU6A92UvkC9A2
6z/Hzqu+SJP8uko3Hzil17B4LFS0cxP/wSefpcZzGdnLSC9KLG6+XlqWsX5FeSvc9gnyCWfF3T/E
4A81KGztgPdf2dEx4ZSzz3GI5+5sO820NpgYitMy2zQOQfn/MboU5VXSQUNiVCopaYDOLXmLS/T3
elJzPXlXunwQSPUTlf6w0mPPyB1N2W+PHcbS15qW6GSO97yz70sV+ZOvBO8Ya+4C1gBksZfv/kL/
gmsEW3tOPEMezf2W6X5ud7lMYrzcLTDlE6vENDAWM9hfo0W/JuiwhNm/9pNo0RC/qUpYaCQ4caQc
nh6fA2MxPrPZhvbN7YWMSAshYtwvOMPCQ7/6gUYaBYwZSsnHMoK/4XH0Uk2ee0c0Qi8w7rSziJl8
XqSSueAnChLbmgyfPvYPyWYHXSiRxLWcm9RptbY9e/LNbzO5OTaZx3/jgBjX3Ng4e5oO4YNhtEdP
ZqFXoRbYz91lsAY6XfmgJQY4O5LwlsyeOID7lJ5DJZItt7k1wnUh3wZqXXN47nrwKl6bqWJPkOBj
xhteBMx9xWR/8fHi0HJUIY1I38okrZFFNfXcF4fFpwRO6KY0c04Qmibha/NF2VZcmyju7NfUV7Z4
c/25dOnQoa2UDtC6SUIONZpLMpUKkRcX/akmH3CKIfiCC1jpf7R8wBV0Z0LI8nPHEg8kRdZCNwmh
+95J3CrRUFC8R7/gj1FEfqfTShRQBaRZCdBcR5veDQsRxeAFK33V1hV5w0ahQcUTFA9FmrrSWYwz
mfRX86QZby8dZN9Otby9n31REDo7dWY1i3FAI+R+IhCiGZlxGlbjk0B8lzB/E/2WAFRORQc3EKFP
Ol8cNA1rqU30oBKKrN6S4u6Pd1V+4cpAPmiOsO7wa17oyceM/rjTK5poxsl5CczUOFz16Uv1JLbO
c8IaoWxZf2HUsYwhM9/fMSbFpI2q0GPiDu0XSm+IPvg/iLkAEEIXis70XhCir1olmIT9C154JzL1
S9Ci58K99Y8R4s/uOuWE72pOkHN14e45NBDVdg1wcIARDW7N9TYROAewS9X3cT7frD0RSZMd4cg9
oMjFRB6ctVhQ/4vUA3liC23OC3n6y9HDUyCByTi3bfv/x+WBq7Vdc3gJ/xazf9zY2Nu4KqK/y/VU
cWn3iTfqkZVKJUq1Rt9dj/IrHfWy/I8B/oIqBJddRIhXyPM9TC+rrowfa3asnYm31EOhzcZIKA4W
x+pKWehMSHUe4YFX2sqMtFBENM1TH/qXh5MN0Og9rCFZEyypdamGWGDl1CVq9AjLCqHNSiRKJWMP
qR3KI0BZ/VuHYatLlZnXYuVKVuZcnzS1nJJoYelZGP27MLi0L6WQ2lQ6eIswbYx8nOLROaJ8lm89
7xVKivgiHsd16tz3yzOqICgcJOAEA1YzWy3sr8UXovfZu4qHSGWOdaDpjbs/r2GGBIimkM9OXlbx
QVjBcdosNUdyI7iJ8AtQA4w4O663n6cb9/hjO9xiLmDmrK9MkIHL/b3WSxRqpmJbntEIfCgWRbDL
RNAmKWvSd3d1zkuiqiYVvc2AMq4XO/3vrzS20cHDAsrgpMIX/vKQkREKGAW7EpPExJkRNmJhf/Ds
t3tVejsw0O1I3VIeYdWQRDY4qi3Z3J4kNu09kNz7waJ5M306YkXfok/thNojJH+1mRPV1nxMR6x5
EddUgw8knTIHrneGtuLHbLuIY1LlAmc5hD3B2rr8tRjoAE3AmU+jnz+XfKufZsN0GXTqJ36qtbTo
9Bd3gL2VzDRpUhXpwDZgLFOBPY/iUjaoT3OC1UuLvaR8j8w2QnA4Tqk2eIp3FlUBoo4IrGAYklZb
cGNWGCdHBh93t1f9JFmsDayW3YAuDIIFcMLSFNwe88CSd4tBU9mjBglxN6qIT+Yb8xa53quyiVS+
01IZAWxlE1/dnqaHnkOfEX1jZlJvL4VtSt1SPIIirT9D3cakKTSbJvEdp4mSKQL2qPS1XhjvIB1L
ZLaMqPx1O93VCi10ip2rYpX1xdlnzxc9c/ggvjtRCJY2eZssjgdTVouqAdIhfhot02v9TySr07Fi
ziBLn9QoxM+HEM1SMKz4tB7Shjb0cUscYZqss2g3/hXXhUwPQnIsV2l0WCSAnsUygxYa7v6Ar64T
dOspQHWxpe/GKZH9VgkNHho1hk7vqtqSEaYTqePSDA7R4IOO+jUvcOcMQLqthhve8EnsxkLh/oTc
vQ9i4TfQUUfjm2gqbSuZiPjSZ6kdBXEt/R5SK7xJy3AC7+8yRKih/1mDeXBUnDswevcfUHJXQint
1QZs52vbZH0nLnAYBQovuSvI1ouCy5UK09sZOH+iSqXqix9EH8lLtUc2PVy4oskY9CZDO13Yjolj
FoDkxZCQipLy97lt4cekFCJGYWolSc4gIEG+kVIlqORSeRypuVmLklpSGpMZb0TYwZtvnwGDwKdZ
GLp0aoCSiwgkLNjcH8qH1lUXkEWE8j9FQUPATMqlhuw/Fqqt3puj7ihN88HR0UBpor18NoSFxayt
TF2maJfj1gjwfHCe2ds4z0cKug+zcPl76qd5L4Tqlm33TaUThInHG2FjiYgarHbdT9C6dBGshDum
PAc/bgBoajumDVt6u1dRmPRtFkEUjB59u5h57Axp3XhYt2CbitrNBiKC0mhE383wKlVFKYxwVALA
D5nCKdtWpaDxCOiTEeyzD+Fzg8nQ+KoHPRegihJW34kfZvQZrMKP6qcbFu3pOD910Uevauxtmdga
yN6kuI9V0XmPkUEDwGD9eY/WQFarpNeMZ+TaPwQyuxp3iTXE0RmzumW4DTYb2YmTm8HB/UdBvnYP
iwcS2QNikPheu9vQvmMNnWsc7+k2DmUKD+MCMWnQ+/4c/0oBIojN0cx7J3uYKXuVfMbr6pPoDcB8
rlVrrydjecZqBGk5s+0Ewctqgnid8MJoXjMO+8xc1dy2Cj8lk8vrx5udoINbsbQJvP+N787tZc31
hWeR2uZzwDYH61lsnoh5kRuGBAdjkaY9wg4eviPsZg5klMnMu4PKivUulgfZS3UZ9Mb1ir5t4HdN
LsZTd8sWC9CWJGDoq9cIEiyLGPfMh6BMfeWTXJKihIKtTDF2AKAEGxEhiYOnV6OwMALZULlOVuUu
aMDr5qsnyf+XcwfCwdesvclWEQtrjBEJWR3sCFWi6jFk5q4mezeUSiTsDWkULl2u9ZqwIxym6dgO
w7eOCupZ0G1gUz1f204iPlie3nKd1C8+iI50Jxe5LDsikCQzT6HtK+8LM/NklLOlwZqFun4288Xa
nhXpRZUyQN+qCe7WS1uGM1KGEV2SwcuoM3dhxGo2RWRZnqPsHEpn37LoQS6Pcd74CerTJcfDlEA/
8Wc6z4DtZqYThpIit0kQRPjb3wKqeozwxTrlK9lAJpsdHtsV8qF2drUBw5oy9d+xVYvcxuhFEgS9
m5V6U4sD4sgfdYlPupuLPzReYZrq0nEwGef9Gi7eVqi7VCNCjl3WOEe9AVaqTf21viUp9pNjef0n
JuLLGqChQAJ92v06eA7LoffCIemwhCt87FBxnaGreYE/F2xFsz1iTNGTIkTiE2YmxwrgeM5kI/oG
1CrArhdCEeV6Yrkmo4wNPEToxQnkZML7LwU+xKMD1PZo4mGeJlBA80tyvEBG7iGH+xdgwbBUwySn
towj+P6+CPQjIM7amOoex9onX7MxPVjsCHSsG8rhn7ZlReY0MdTRM8T5y3gvDFfIy5qozb9rWAUh
a/qPn3t8X1qMMSt6sS/pVMqyk3KObtKSJtmmVAu+z1/wNI4e5MMKJKS8XgilIEqywyDjq36jnMjk
WDvAbCdzeuE4FnmC4w03wcHiH/BxFvlgMZH8HMjf2bbXz93aU6e9Cv6gk8PSUrA32+sU5M3ALmcz
XR0zV0r7WD7LysZ453J6bS6wblSt01paqjHmb3krcXPxwJCEPpK1CC6/LqIEMk/kkJpRqISOb7Zp
J5o7+tC339/onjhvfGgaWPdYleTfKTm5zMSmaWKhfuNroVodb1LpvKO7V/D5CEGryMPO3y9lP9dH
oGlA+PPOOElsxY7/F4roZtQluKX4cp2WbJiREyKRDaaQ65whpdMi16FhEMcXnvUbRJps6BA66/zc
iyH7bZ2hAe7W3EWpoCnvftEyypFgCdQBORmmy5T9ScfUZhtZdDZKVd27Y9pnjdorp7TPEQixCTaJ
hWP1FP6YZfGUD7/+jtznx4GfgSV/qizDIWuFwPViyql0PGaEnVwRbgXFH9aE2GTkdh8hohVNDOdR
m+1OKtKje9NQQAP2XXRDgmzTcEq1FeWzqmZpgZgNYo9vwGdrsoXF68ScVm3HnOsPI937teb+nz3w
dvXPZFRLD/a7wom6XG4NU6TGn2J9t7/0qhFAGbqrLWq4rxomG1SPhFETqutwQ1uzD5UHrVu9VgZV
jo6NZLFGpW8zWawzhKfHZyCmMkz3Etys/x+uebmi0mopUZ25EVrc0TmmV9P3JDTJyFeg9sr7yVuz
aFTydWybDa6xGwABVj7rqIHRVt8vLYar7vrkmmJ6pRfdlzhmYxUTo7Hcc3XLHELNL4dXEn0og0nt
4ODw00fDtHZkRbjM21h7JSN7bXOKG9U+J4N2MiDNdmCtjtDGQt+bpveSR0nrvzuq5zJpIqcLuqNb
+9uKvcPb5FRzdxgbz5I1rCW00/rOYjplBQddJRwgtNJRtBwf383SpLK2IbGyRGWv3BWX6Hg1+/9a
f+jVV8AiH5XnmEDGCN/7AdDeWeeN3bNcOpS7PeoXkQThFEOcvqfsyGz3yQptG6Cg+4nfZHInP5bC
R+J5a7vHhNSyJdiMC9YZ/xaovYgZjfcsIkt1FHBkNlVcmgmhVSTrIj3dpvSupd35gFlMRYMOxanx
zh+7U/dTQgy42Gk+XfiLCtSXd6MHC/HXn0cx3fY29O9EQNnj6f2Hil5Bzgz0wl3yNh1AQSRLGl4u
z7hXBi67dPQIbKu8NSNZFgraEppxNc3Tnonfv+BukRyimPvhBOAcnYvxHIbt1dOwT+rLJDG7/pxo
onMoEZf/DK0EIJVxXPi5wq8VWacpRpoz4uFxKjyOG+io6BcoqyYKDRc4KbuihfV8VePHqGtuHcT4
RqlKHEHoZ904kaBfUmqbfeMBa6q2BT9mjD/NK9kCO5V/HDRvt187zfmVi0YURjIrQd5Fy1fNSZJ6
LY2VmJ+KPULqbOZkMQ8V7GSgscIlrllQ/M6im3PXGWdSIgoDDnlPce2IOvFVK/zX51jjwZUZhG/P
hf2UwDADFDWVc0bY1i/adtnu8N+MWZZEFakr8oRDcoAwlghvQfzEK9Yt9mrpLqDMf5gwDXXW18W1
8xf+Ha5Hf/m8Xr6X6cKqLaG1yT9PwCUhkgxqOJDg7eLas314FKSmeE+/yRb+xQxrE6AIOykSBHUY
RZN0iQPdv0ydl1uwOznrNKj+kwI1sjAENRkJtxBbwOEQ41owj8wDz/gz+43sZNiR0zgLtyPRAeJi
VT+dHY3fzsbvmaW4tTgfdWz5S/mhjGVK9KThieJ0dYLPj9Pj0xA3SqVRzDK+e05Jqa7roauOjY7f
STUcJeu4/pE19Ub1ZqRXd/0DICof8jhbylfGCWa8Xzv2qYApgTMq+pivWum1vS9Js4vjFmnZSF2s
8R3yxIeXySG2yyr3YsFwq3HKYJ+YeYcnZRdWVqSht/To8qV4ROvHgAccOltLKHyHURWMb9mp8VDJ
xyBOc4SFdvtNo3pOKf5mrio2SeHqV0ru9J1tR1Vvq0aR6VRQ96fYQhnFV/zKD/AfNdJJdKyf2sXo
56gcn0oD0vOVZ/Cf0heIOwDqLnjd4AXIcNM1rPRzK0CRVaAdcu0owQCOkWOR39zWkDGIrIfeUPhy
/MBgVsHFTiVqHEARCgEgTvEV7xCmZjrYApwzDRrlKr60Vd6/b14CUe7cTlyI6Dz8byMl5LlSV7Eq
gnaIq7PhKaaLgV/P2vBRkrciSHWV2u3aAnAP0HjsPywuPLVI6Oh8gvDyCI/3FBqlqUsyK/6ojucB
HHbDCqiqHBpxGWhlCWVct24kq0ISbT6yNUIXjMNv03rse5QchUAvWOxDMvIQWt11t4DDII/DwwmD
JMmoqJ2vArm8lb6k83mCVSDvx1imgbwraQFFUjAUm5o5a6Mh262DiTWMUeLz5DtW9PaWqdZKMO3F
qJOXm/n8zKLqN1lgDMkGN1tt2uBU5ut2pOTYHRzXTmwxXQNHiG5ZBwmaPaRrWPY4UgBb3EB7/iHJ
ILj7dwFg4yn0yrZWMWKrup7qnjPOmT8Biw8/kCL14MisU2KvKrUNTFh3urzrKkUad/JGkihMea1g
lA6qlNIUgJi86Vb2T3dZMT9RoPbhmbZhDcepIv9kYyyvKRYRJERQtxM/O1HggSlympFTO8VIVqPj
ItN0CL75sErwqHWu9rDBpMAu2Dl5kIVJuPhkFskANe/NF9rtd4VZreRXa5GNHhXhPI/S8/jGbalP
6wkiL85GSPFlVv2B6w94AUA94RBDSaGWMo4Js5Nwfn7x5EDnWhT8e7oXEgD3H3aErcZJQHzMXw71
CD9jmdWDiPeeh+7mj5ySwkMhbZCjTpFKYLnY0RUGuxH5dvZr4DyqeOWG9n1YfWBAgh4kG2/khdNM
DlT2LHRuMAZfoJtN9y1iSUIZOJDv06ORBV8He8JfJES+/E5eScjxO1CKQfJnKtrU6hC5yOmwjJOl
qT9v3IjUNMGxdKD6IxjPvQgTfjyERgm133x9K5RoL1EP3h/OZGtPCKJ/7mqjH4LgVcXN/9+dzVK0
Yp1K3cguCAwcpK1o3J/CoHaCcCxgRW8/qJsu6Mv79xs8sNONVIdTMw/CuxEN/XhpyMFORTjWULdb
KCHG2BPHuqqPzkPfdXhHUMZ4UBxlhDFHN1Ki4+VDUUgFNMa1wSeKs9Tk/VLhjuPcVuX/Ev4xQD05
QbGPa1+AXxBIpXQ3g3LiJbiaadfr6zhBvg5tAJuMSV/K5VTl8mUyZy9qs/g4tYHubeyVNHs6fOVi
LgMWdYxUujPI3+jK4BJxUWpay+iZkKsGIfq/0zEpbUbaTEbd1WCxFZEJkOP3yOqD0TwhuhEgDpuM
IlLkSsCqsRGzG01HL4kFaGB46AD8p/2yAYHPqY+yinhWdmuqPnmY60dMm1MDRjBlaqdzWv6Ip9Cd
1Atk/nu8fxUGz4J08UfO42n9XaPemv9uEClr+FV/1YdhE6yfs6Z+ymi+fZP0dyVzO48zJvyVfBoD
zIc+pd8QX3sRg7XlvDUT4cUWdGRJn46CeUr3tcOVAVmd8THvrPfFV+q3gC29W5iSmLjFHPAwXBEA
irbdjvglUH5cpvIenW2yaEZ82BMVHDirdl+s7mbdSNxFn4Z+WCchUGASUosXzcptJu6WV3wGZPa6
TiYMlcLem+MeihhiJ50ryoWxndVMffEb0pg6NZGJgQIoEyP3fzwyW+enaiBdwaa/MnNk31Mi+lTp
y85+ptItMCqriGsymbjI69q/BHzSPBi3EOHE+ABcljkevwqvJ8ihX60gZDO8EkdWYDpoB9AeFzAM
/gXnDznHUafp9hjHydp/fkCbMVbnPqUV0FIe4HWSNMh8YRCiDIbi9tFjTCVrgLqvrxBdRtsDtJI5
sk4MbWZFOAPoMYl1fW3806ijR0+n5Izc0TphMTkfV5pWKYDR2gHCDOAec1vsK6CKQANfshvmInqJ
9ygjLtsqtx/UZ2RRXBygBy9nFuaNhJO4EiCXW6kkJ2x4Q6uL2v6Rjj9p5xyxIj4oLe0Mm+TrbUky
AdECcYmt9rPulqlpqfX97AI/lpvipjSOpMgxjy6mmNLmCxK1TvonrAJoaSKLLKGIXq1mZeujfFx9
QrhTT20zb7nOb0o005RMVlqzArvc9dFpoNcYGV0DimfBKxmxkonSDfPWLiHYwHyhgp0NgvV8tOXC
mUZ9TpRoObyneoHxuxKCyc9e/UG4r7CXFTFXhFahqm2ef71NZBCOz2SglxVP+RgDXmlDLD1llbA+
PB3hYB3KI7Z6/iCw83UHRWAUaQXri376j50c7lrsbjLw/U94uPsX0Vb0LosleyoNrOmjt6TCxNEZ
Mg24hg3BrT3UIyax8usurjPYmPWRgmPHZFhyHIt77fAyTO3KOxn2ah/4Sx2N2TEfNkO9RfR/tAT1
rWczET+VCx8fGea2RtuLJk3HW3dzn005fNbA6WvpNRptF7hdvNIGN9lP1ekKyz9I05DuMngSE7BF
RLvEW4puKrdMK4v3+dceVBPyvbC3x5W/e7U+2A8ZIMb7346YLcfBhY2KpHbFsavSf4GhcL2mzgRv
ixAJWEDxMmQQc10eLWeaVvSu6mL6rj6njdlH/zcULyaiwsFZuw+Q9ziICSkRXq29Q/HRuEGmgBXx
6mLltVg/Cb+16m/7U5LIP69KV4mpVuU53ijsmFCGRBXmbndqw7Vi6I0uVa/twNe+1thZAhsPvQ5M
yaVYgPSe7mBnrMOjjRJJ7YqSJ8ZeaHF8x1Qfk/X7/Gapl6lv+5tUOk2ULkaJN+BTAbQpkmeU+aps
Jyt8Zb9VHIUO2Y1gfABQsrwI8mCRlndO8RUnap3rZfXx/hUkr2H8aQlvAJJZ1xIEBBv6NxBx+LQ4
4dnzqGE2DeogQGvBrcdjGW+h5AT23LIFIar26yKDyLBJQm7Gvoc2/68Qw2kAz4szkUXxchmhudhT
IZYM2SfvClXD7jPcGzwnJoRYq/XG+rJbNbkZY0HoAPpQG9uL3Sgk4Ldf46/VohGY5CJkoqjbp+gi
sd5Incd5Jqe0dPxpOBxXuOrI1wcNJHmXhw/rxAuhBbCB2wNNhlSPlM1f2iPDd1J/t1FAm/Fu166H
yqlrbsFUQhvfSPpjEgu0tMqsgAB7972pS6D1/iegnFz2BLi8ajbbHvYzeJ7S2ucZy+NXxa9eH/q7
se9Mjpr+GhEQWZDecBN25OmZVuGYbMnSBHSN5WJOm5IQKc9PtQzsnPx1SVfBhQuObCvv/KKtHgWn
AAxUIfCknCvsaWJTJYV3Hcfd4DhvW++J459OmXORg/yFHumIKisBctQQyApWqnfdRVBH/pLzsCkr
nPVKx4l9PzR2Fwv8+3tdfg/i3cOVrOT12KboCKGeNkxZE3JMapXjPvD11fOKzVAdlIxeYmqENcoK
v5y+oR22/Is4eZdsf47/TE/DMX6f8hN3wzlqI6MSp8kl/xkLeGCJW75TmThFKnOnsEFfT+Cse7eY
K8pfVmLSqZwW0JCQlBmFFOE/o+8LCjmou46hrEu1tbytGX6EiYI3m+4t6e+5WJ5pw7Hlq03Ml0jG
gPdBzeOgpHiyoJRQ0W1f68UWjLhrgCY0qCb1r/eXnVCXhiksiGVydWqY2RxGZ02qg5FQTW1C2zvw
MQAmWvGeKLEGz3aRX6NYbqQ/6cG+4lLJjSvVQNfbwiNj26+S0MjyykRvPDymT0HPNCOwfXRjfaBW
CQeSiUe3Ktz3PBMCveRG0CMcWyV8OHa7kLAPjvbLB2N+H2y72IIPQjRCagCfnXbX1dSA5lWYdzJu
8TBmkOMbi3pI6fu10L5vAycWwegm4sOezCWf06SJumxy5ogrUQNfBtyRsk43f2n7J3q0GdDhF0W6
WNjsmw5LGq/XEvF334E66iU90NXyIdHiXgX4iaLDlV3ngezTe9HJ2Cfqjs9cgRzrBMC7xkSp620u
U9XRht9UQ9hu2Xrs/F865EgvL6cVSNUtXW2jVueMBUIdAZfNQqJjJ2nWr+05gjoGqECYnjwbdHz7
LoKThCiDvpZblNcxoTSd85NbN0cF3RrAR2CR0g51E2sjNQ6WNWbTe5/IxnkQe0BdREF7syxMYtYE
7c8lLvypRLiLZoqFegLAQWPZM5DXD2KVn7CruiYblfJiz38g+fLPKrlF+np8vlnfrSSfz3+KcC1o
hnRJzWSiuVH0VhI0baSKAX8Q0oO8QPL9KEI8HmR0LRNxWIda1wa0KazyoqAcigNDKNgkd6o05tpm
gUCv6oNHWNd/s4lbtOycSQOtqc0PgNfOFrl9aCQjsOeWdmrWimce88Xq8ygUFNdGDoibqvIfdetd
aPHQybIq7KrmB4/fShReZMpFxz9A51x2zYu/F2JiOuXgHKkmZj64wUHlUo5S1MOYCWwH/suekE4x
ksSPWMjVYOxHIn9hA4W1CptYxswGw4dA4jhX8DWaZgaRiqXCy2tBgXVLs5e6+/0mz3FqLMRYqRPv
rHO5yTzZTVJNgyFkZ9QhxXFwX+CqvVJLV+EU0HaC8UvP59veQ1ICm05pMTrTbfHmUyp0Df1eM3HP
qGh7bDPaNtvX3mYfIt6dErlhGwBQdrTGtNcnKxT9zTKzUjHVjlB2zmq772U1fgWa2v9xId4qYnEt
y/hqs7Bl06JgldRo8a5USFnjW/Og0iDPLJnmta4rZJiFJvZS5jLpOhgJgE4Up4J++M3+F0+U6Ahv
lXbXXQk1qa50yOWq7zMse0fGOJft0DtB3HFBxmzVBxG4VH31Eg5QH6N93vqUecq/vNYpr8Uad+gv
33J8SX5chd2YAjAufxaG/ZWf8m2cx9l1a1bP3quSWIlR+M0nfo1qGW+cYDZE7hJaa0wNRGpCMCuV
Ctw7jEartyodcRQtGmi0+kATbETPN00rzCVt1yJ60i38d7I/sSgrIMb/sEbWD38kEwIZF3PnNoPo
93idrru2btDCosQ7BMvX6plL9g7QRCzrITlBEiOg8nDeHpIhNK00AhSnEw7FBysZaq/8PWyHl3Ky
jwkFL20chjdEKKT7aRXEh+fZ3IfJsBHAdaJZuhTAOapGwfuG26ZuDKFnMAP7GbeLKPO2YLSX7HCk
IB73mAuVnwfbBS1U7eFgHCvJOaFY7t6vEVFXR+cPdtfqaL3Ox5HmYW29HyLSsZoRvBs3kvmcaYuZ
TmrBzaucXMuhpXK07Pc8dsVIv+cXdRCxUOvnGbH1B4Y/44xCgveYUKQ86gEHOEqvoj9JS8gK2o06
6gdJiDo1IB/X2UnctWNrRvMk5+0Wz3X10q+Pe2JR6u4M9g3SYybHlZ1drVCmtHd6mgYp2SMAQEe+
TMCZszY/EuA6qJJn8O5vZX6lMFju47oWf+4seA0wbtFcP4Th2wvtpuDjdZNs+ycI03XAtl+Yrzsb
s3+yF0drinPaMGTW/Y2e2cg0e9FzYzlb47Up3r3665TJsOl56YM1DaXUokZzdv6WVyFlTB25NCsD
NZzV4igWGrycQ7va78Vdbvu5e2joxEAtXSxGhroWx+YgN1/XPhpBMkRlowu0I4umHg1sjadhRAFT
103Gu9fQxvXHAoMQDe4BrB9wiDodhDtbDNQrohec19UcDUg7QVwFNoJpn3rHEEqy0e5EZJaBaYg+
DCG30/KI9/Go6nkjnJExoBqr7ORrWJgtexlii19e+M7IhDT2g8MHjRvklva++wSYlTU86kLOXmiP
MLbGabu5//0SjEwtCuhQEBPx5D112Bg+4KMfB6zJOaDbzfTWmWi1bO3fNHqhnZSbl8cWx5vcIm3B
wbu2iGgxsl3XB4w1VmC4dVXIU5X/QBlH+BUM9m7PSMz9VV3OPj6P2bqlnuv7D/qAx2uxcJn47T2J
1tMJGwqE1QxamHsZ+z51UvAvji+8ChU2vdqlhQZ/WASBNktcfOoG7hF8m107nRD57JdBWYC1q83I
tWhPRBT/jCDU0heMhQuKUv8TAYAf3FHNeF/ggmHk2AYzuBiMrctjjrRiQrjyep1tCHEzoXzXBQme
v8K/zvCdDVSc4NkH0WDwaBhXk6MPUzqXFerLSKDClWlsPLZP+zo/WgXUA1HlXrtWKeG5sWxWB9X5
GIIKIuVj/S0jRe9Efh22Y5Vfz+TbD/R6YEdxBRX5S2YGGh7WYbq0uQADsN/QTDhIq2H1ye7Q3884
jIkDg1hh/li3cOcM40HgJCOFwGV2CHSnbmbV+l9PBJnO0JvqaRMwzYPTM9uXLZrHQ47uxH/E3KKu
a2mDtylUoTsbQrG0UFmMkFkydWbWExAZcNFu0TK15NG5B4D+FA4ck6t9bdoUrt/ZTMuMKAQVqaKx
nW4RVjrnR7rZU0/Bs2jwhNIB6opmGTJBQowA7ImoIxLOLO13HweCUIdHoiDScz+HbHh6X7asZnYP
xLlWY+VQKYc2PhXoKS579UkS+rfaDgpZwmn6yChbiKO4VK3VvzQGBSysl2fo6GonJCGQWMZy1H7m
ZjcMC+6LPzjYoHKWRD4Ym8SERKI/CZ2aBZZPY7wX/qRYHOHQDmeiNU9Fe/g4eI1vum3YiKnFYVwY
m6vfnjo+7/lTj5HEj7lX76HpQsbF1UjV5fv/mxTj+Wsg3QxxnVaocOqGWKN/iAInHkQCTCQqvxzR
WmK5l/7wX1E/xcuDm2V06R3ZgUgDIUTqPwTm/rVdcgh7e0fB+aBmeyenzRc2eTs1CFEnEo1Cxsqo
T9oGWEVUMR40v/0MYHYLERnASdfuXPquYuVBPgiTTDQqMDA8Fl/GsXojzUeAcHYh4v2PTsrnn8+0
Rvuy+GCi2jODHHe9emiZ7H+dtMj6cE7qX13SkUh771OO4LQoYFwvFUMaZnVYudh2ip2itzxlOGCW
YqrsCHatVrAvQ7gl426hfWX3t5H+gyLWagOi+qiC39Ux6IfPsVj0PVO4C2mw/kNG1QTJpjeR/9wS
46rVObxwqYfFSElZ7PcNEPCbUp4OKvGhNtfq+ttVUlBjzBq3E9dKV56b1LckgS1rIal4Sm1NT+t1
sXngP6jDtEtz2fjrtfwAC2vMUp6gwXF4UGrFSV12zpJV53lzO7Kmt8IccTr09UYpwo2ewHGk6u3y
9RgcbsCBsdNXphLx+M+1otC5er+UjlMALSgM0xXv+ablBHeXefbv8px1Bj3zlUIb0ySMwQhAaTmV
gRsXUxNf9q5LrKRHHC6gbQKStSLSOQeRx/zrKap/atKoXXGh+uN25dHdfZwFYYgwCRuCV+USpSxj
U8UlXi96yrI99FoV6pI8HykhXgSn2wpLTvIhy5a0hXwOBVM1YswhNdDwX+XD2zuuulE5PVkDEw6o
FbfJT6SlU0B/W8T/yya7mYxTpYhe3QH/BNUfI/kJD8T+8NWplca/cX+MK5dqkReMUDz7HqQJ0Ief
VLsnRuEWpxwW06AICXi+WTaFtLEyUUZDK75EX7ooQLw4NcTGbmOWPi2sJQuoGzx28sHoVBPPUmhH
xWUR/ow5MhRHxCK50+Lu3J2nkN8HyXcSrawcOuSnNkgL49I/nbA3Xn+L7dF8n1/uPHmFy5D6+iEk
fOS9znVkdcmIq7JTD6FrvPiHKB+YCTFW/rrsE3rEWGDb5ZXDybcpzmos2GwcmTABBAPxpNUjNTra
k4LP9gatMhw18Tma3rPdpbVp47nDBb3Jje6Zx6G6FzuS0wvMxL1bQAHQ4euLb/0qD7F9ggUTSXa8
uCBiOIktjd0DwWgrHJUGtT7BtycVgKDrB3cDGbCsOY1OzvdKFdj8CZV9Z91FbY05A7I8iNZSbD3O
D2er/tYUj8MJj55r8MVR2TwqZ8BJQfw11Kl8s06bCJMZmu/hzOWdTatnn4Du+1aOjns49rzHiAlY
l2xYqKXmebdqn5sBHFIcupSWmvKU6j+Mxh7Dj0BEOEmacbTmTH+YOgKdtf9d4GkjyUKPgk9xu2b3
ZPS+UnpTvtmJXp57TA1J6qGmJjdvygaoxEjOENV9pjRlkxaG+KkMR701MibZuSb0mvBEEZlwGAbB
FVcWdxGH6nyMvjkq2DcdTHccr9k0vvBzFt9fOWzLyVYBzaSy13R6J6WsglYAzTV0bf1gGMN+P/hk
wSDdKDsbiH2WzPZB+bUWaZ9E1GgR/Ga95TY72zcU6vfwp0SbDyclnnYGS4edxReQin2WHf4abOuM
d6n756dp0PAJj2O9Rhbg9gl/9laFlljgKtf4ka3BckvlynMlvXJIKa/d9LDFUj7gUnJJ+ngDrPIt
CfWrOWPZVATp8GYYXekS5I/ywpeqjG5CbmZ2fSOfkLgFQvlTJqSwMYbyIwFSeft/cn/5Qn1QqEQv
lS20GsCmF/BvC6E2sOo5T2kmKcVWhReyViB2ep1+2BpxL8/ujujPPOJ6WhM4P5tO/kJTUzx7LKtT
I+fqYP5RpJk3dcT3tFZASwN+qW3WReNo/WLd7YktJHYeD8xHX6tieiMTBK1tTtdX/aAwYv2eOm1P
zEBulkQhKVLzozfYmSd3gSzyfyzXPI1LRILZC/8tyk87h4aS13k9szp1xVvvr5SHsjrA+NeiueKL
H2BfV2GOF5kcHkceQ20qwgvL2ea4clSG+w1iMz779mmaMDvlwxiwtt3THm8AhiU0WaI6kU/GGRnz
T6dnRVN6X9/Ye5Anzs8on1WBCn3Ma0TCwshfb9piRmCS9gVMlhu37ScR499o4NjJeoHPCkM3ukux
j4T70iAtqUjO6ehWYob2GOFPnROi0rGJGF/l/pAA6iUiTk4hevZTF7jJP5baTdHodDHQlB8vrXqK
rFJC7udiTDf//u5Zk/Rw9hftLAfn9lEwNPLST1MTuLqamRHpjHRXyPjgVwVo2FkgGDWumVNWxrVq
iDhv2OsMSz5VxPOIv3oVTVJ7mwxj1XpzlrHFdLbIFkdSC0G8+oYvKgOxKeJMdtSFMAvcrkk3Azcw
otwfI1m/g5BZwvnjd/yWcW2GHt3PNkL4n3NEu6r8IwT51sqvqD/sQZjlhaffyYEebZBdEvEQqFDY
938yHBKmt/A6lI/7AyC66csvZAUOz9fOgsukKJJDBwNsDLpwpz1PcvRnqJt85L6CzzpthqAgpGoT
9ev23EYABaFDCB7GefdfT+noWQqiwKQLgtKJtVsbwXAMEC1/vS49lk6VWL89TmAB6nkSEikDMXh8
wDWOtF4Xj92NWfc0GdaHobwp/O7yOXtfxq5jP5b/rpGxDabhTCiXpAJzc+vAOr+AL99lraoJzXWj
MXFA438YH1DGb8XE9V+D2uiH3tvvMCpWGXPRbZwVpgRWINMs1fkfZHEPphADktpJhwHGEztPgeTr
6U0vu3NmA+0D6pYnibsctPzB1gErkfrr7Y3mbtbDX2bihJxu8zOyHQZXhLXp+0hP7V3UKRLIuFmt
lz/vCqj/GBr3uHClmPtfoJvarenATI++C6JlpCUGXdZvzRIJ3TWXgZz9vhLep4KoW4gibHstwg7M
u0HxspRgg5tVA/YeGNyQr0oiV/z1RoZ2KX6LBccB/XAw9LVpzliM9YtHoZ6aOAq9DvGTN7lrQlnA
tKMqZkeCXeZ8GLaoId8vIWtQtCQxzLOeZCtU1QANAeqm8HJUhDodm3eKEuoTSXDxLgzyfexkhbD3
m+MX34TeZiaWOQWTIYGQbsFlBFxxfGgxpFDY7S6qnq4jjYxQGGEISCSUlW57mqooxvtoHB4Kpe6X
atAYqd8TBDu5FSH+7vgdcBDH1klwXgpNPMSnU/yU76bNsdh5+VVID7xqLGKfFBkIO9rMEmUer+Dl
0e6DroaTi7LmzY4W+BjE8xnFh2Sb7E49sqtJK9JmPYQtNi3EQkc8EQ2JJ/ZIh1hfMA8IUPDmHgRK
V7Zr1OpEZNUrhuVi4pFnrog6We9Vn8DFrolsoRC57YBUSVxhzj/chFHjQVAWx+AYkx7YC3I05NV/
rZfotFLMAqGamzFFvUL1IA6iAYOmv3boZHBg4INPKGoRxgDxft2lGvJ5OvkKgbyxxvKoLbnkKyT/
wAHp3zJRA9IfPYQp+nyF5X3S3LKaw8QwzxqXKOJC0Zc5BF1DK2U8A6VGxjEWKj4eZTHj4wNjqDdt
EacECfCwj53v5PiWy+WFHhAaE0jO4cmMoPQAvKe6vJb89IZuM395ENHeLttGELqGSd8X5e3Eto74
VMNGe/1kp+a2MqlmqoKIeVGc2vS7qaEsEsE0/IJZbXkddYnhWHdhfJz0zxBwy/Cdm4USaGHpZ0ka
kqqeNo1IvKlaKkMH3lS4cUETiWi4PMzNPjtkXYsDbphC2USSOAGrOdOa5udxh2SwraNqr7d69r+J
kdspm2M3CfcSjSWrwIHDYEK1GoJi086fjKjKMBD3hX689sceG1a7OwyKUcVp4MWrBlzrU9f7q03q
yTYG8Rw0vBYpgegMrpxoyiheuOUndgI4A3Ghou6yrrQSK/cxE5+3Dif5GKxyLu5DZ6vkZakWlqaf
bHABetEcSJTIQ+PVmEbEYzN79HhbZc4+4MiIaeRLx6F6sMhKil5pocjvklZWsxthg9Y+kDYTbsRq
KKl/K7B6CGWjogRafpDz+qULIxHhbogVpwLesK4aq/GSRoxUq7fV+68S8A8K9fS25rkdkqEpflF+
sjbMIKmKfHyVzjA0I4AfsWBYIJufxP+cB4Mwz8xn4pwXfWEGqhBGSmBqwRVhLOB3F8TzKhRrhY71
cYJXY84hPTkpY2gyOg908AX/m78By6L7h7vYr4flfxoVKI4KbZKL2wPYdOtAc4fvFkf6DvA7LmeY
0+YG5enXf2yZHDMtkIuzo4ZCA5fIzlH4haEhHA+unhU4tKiIQjTrTKzLvMeMsDHJVhzVFpvUq0dR
vozwAmH1uyuP0LUGmpzb90i1L9bjOMnWswT70t/0CqTizNUeyQ2btOJd2fSt58Nwpdf5ikER1U5L
I/IZ5noVnjPSFIU98OjiRvFQJ9sIQGDPqAp4j/gc7oNu7CO807h3BO1IKFC2WMU9+l5ol+hCsz4R
Z5aReeefn1JLYWqIBLs2dqXmEXWdw6/PTDgMpHTK+rqIhlWVn4em0Gtqt/ftZ/GG8vNAGJiTO4Hk
Jssi0BZ2A1DwATGOTuYXtJnr880iBQDtWY0jv3oVnxEWsgzpvbATqmbkkjmo+1vsIWxSKClQ+SV4
JveLOFBFltlNoTe1v7udED338kWtAkleGYQpX2j0gbVyCFWXrFy68X2awRJbGzAWWMwUguJWFcR3
k47yZNwCFrV2wQ1l/mKIGpwhBFBUd4Ej1t4nXKV44bs/CichlFyfi2Cerq/q0vOqd6dnWC9BobhW
pLFS0GsUmeYV/8HqDA97k+2OvvLPbnAuUa8Bt4TuAgp96FCmlwz6/qYuXUW9L+ZBuJA1iug3dNv9
+BERyitBm9Lauza3s8YHh6DagkrHOf+oFWZzJQzHCk/nLVf+ljZ+BsnlpFTGIAddnpmOpbhei2gN
e2d7y+CaUsvUvDRwBXp6a/sp4bmY1D9bTKIybD7sj2NhFufd93BqOwxwidHAngf1cB9mkOAAdaRD
OQyNuDMEIq8KJpgXUXxM6C63Zhg1GCDgV+4/KrefUg+hFKtmISDvTBYSZvu3lkrd4FnMoymays2s
rGsmXs1GpfUV8krAG7olGa3VI6ZrEBYTTPxAUnj9t8NokVKx5X9HLmSOta0pYsGmpLQejEONqY2T
xDBj8YC4ZMEuPCYoQJ83a1T7ODoH5wooiXqQgoADZKPUnB/sKmne3V+dz1vb67lEQhDii9BIbx7A
PWEKQxGbn3mopzL9Zj7xq+ob1BvqHLz2PI+m0xgE+ImDZdXuIVJe5jwUewGIAKkgBj+u2nQdFC0q
bSEipRbmY5FDOiyoKVjbOglbs9Is3/1Oyn5MrF4K1dhYMbL/YJ+9nL72vfPHr+/dxDFMlDSLWbOW
mh3MamIHoI/yHKarHZg64iWD3oTQQnAJl/KuUJzgjPdQNkj5kcU39TSlFgT3s053U21aFbJcOPCL
xuGJxkEPYyyB0N/2VW1WgW0Ad+6nmWXH3HfgtWVlHHf0iDV/Q6dpUN+2Bkzmo0Gu411rgspBiiFB
PF3iZzw1Ip3w2z3jzeoaDt4UGHJBnsOGDUldG7Q64+IcRBcWt5kkN+6dC0dt0bCwZyyLFR8NACYv
5Ec2ZSaEVCTUJRXua5RsUA/jl8x9QI+5GWmulHRS5zNtSVdWpz+iEVI0XIQB3HDo3H8AzF4OkcK7
KGKl+/xYfRFpCQGdtJ5aBh/Vv37niRj8f67Cwbkw4TtBAjtkhwx5CpzfvxN23VS/bAiGkt3/Am5Q
FHEjA3yzgAfClEukYW6f9g/X6ap6IrS0SpDPse6XqvPu3PRVZEtYgpYM1Q/eBt2OutQwA/n65/iG
d+Y8Il6ik7ZkRYl4eEPRVbyx3xziB/wTNxLjn7o2wPyFiHh9bJBTmUsIL5lGQFz5tAPY7sn7TNbM
/DuGGsJI3fnAJfvbmjnCooHyLXnVMBUX6fzX5kc3aIGsnX9MqKpaGxWbmenSKGCH95vUcxHnM/xE
cU0wvfPpKrXPAuTroe9jg3O7/gIZXHgPVt5U9wW7QdxX78MLj1MC6n/q7ztNngtVmkzCle7+6XgQ
IgKDYmwAOHyZdHoISsSUd5j9ZtaeJzTcpheiT98Y7t7gRyMst98/WuflyNVrFZvJXpR5Vo5Mbaqu
I4AuxJm/433gUNKnYo2oLCtV+/SwDcKUuv6A8M3T2/CFq3Fpy9rmnYDU68YkWanUALrzlQ/sXrOZ
+l6PqzbafWXFGRiE0bXAU4MWS9RbTULMIH5Z+5soxFK8yNNa31rPUEE0mPYdxRlJjjFuJVRUt8X1
ik6wk8WZbrDUMNNbIoa58YE26vQLYLCZ27s+IqSyhA24KSWggcIoFCRoQd+72Ub2ZlKDmMxj5GBa
1476U0ZoeWnBjJ4B6bFbRs8XIh1MBbsbafoD5rKhGKcfgU0PizntKRUlOQ0lY4ekZszbzAUw1cSZ
C7IZnpBM3nnjVUPmKufeV4omx3PhVXCs14YJBJSD3G+AjC1HN9RLY8EkScpBURefAQXIWVUwMFVj
lMxYIaQChnGjqVkSE5sdbWaq7vtgiMiybMX9IlN8v0iyLGFvPH+W27ySxfzKE0rku1vC0br/72kW
gWruHQcf90E7VniKktxnnyFLbcQfp8xTrW+0DuWz3QkX1MTleowH4CqaAuawtBMLIYqp6fnYAvqD
H3209x+Y03l574hLREMoTLCC8TfksPikwyu7OmXrhVEtlTg9S7tNg6pt6dygsOnjFapI1JaoEHY9
AUZz2e7w6RyZndsmUws/nVPufSOuSFjQxrFjcbPSQcZdqltZX9CzP+Khl8svtu4JwaFciHaZG8Db
umjE3gpkDkAKZhDJ7E5xfH198CwLE1Pr2+2i2xJiatQfzK6fBJrSlx9cb8h0gmXAkqBPYOKUID3S
oEHtvf66xWQIggQHGzjEkGIxhfNbheUs+AEBPBzTgFQXFUHdD2QMBIMKRh7mwSerxetJn2XDUSeA
eKDHiXwsyHHc9e2xi6pJbF3UfpwXvZcfvot4iYHS0le94t6ypW2VpjZT2mLiBE16W/hQZ5VIkkyf
nu39Rc7ZUSDqmq3Dq6uRmKSURdisrih0k9pv3p5+YqMSsv2+rJveM+99W/VkEr6M/nAtc8nWC9/k
uqBuelYWUqASXXh+RIPS5kIlTsjAn9G60TXZ5YrRizKbUhoBLiPf7m1AY3hZjaVOr+qYFn4QMTuU
fDCYbe2S1voX/FdW//uQBlLvcn6322sY5tOGR+kyuwHz6GraDU5jgwYXm2yFXq+02B1P1jZYIsx3
Ca7lX0CR7u4wUw/jD+9g3ovasCNQecu4SNV+mENklH/ZsimfvhkXVpAre3E0gGVFCCodm6L4pJsq
HnoBoEeGU2adgB+iqtcYk1GyDmgUbvdyVjqRjPxKR73cxAgI/kD4N2OpszKSu/cnefFQ7ctL0+fW
NMs0AiE7zL4JZFJ7W78I/s8kL+QvQ/WFOFXof1KYfjupBLJz4aIxOyu8nrOWc3gv1GrCISNkFfjj
r5paCxRgpucrgxs84Lkrf5ADSz3aEcdvRYfUDrJa9oacvJNHc/fJXta3RvGMraHbAexlNeCquK0m
tZKKMBCs5Hr1KGnqlqeSmetLMwigW6stot3YTj7PvXOTiMOx2L9u5plDNF0I/CW+C7riQzMB/GH2
dl+CXjxoYjRV5lU7PXwOnzVzOpn6rUV6MydrRXUzyVU8dSS00J20FtbtyBdIIWXBW1XbMbA74rX0
I+nMGIpD+AiPDsfMUM+wZoZGiNfbO2DZOAijxAcBBt9NEGIXjJPdGT3ptFJvYd+JWAU2E/0A8Bx5
xOAUA/KxU80fRSenrZgbARjiVCu8yido1BLywPd8urcd1kp463nmIOZoDqArY3uN2U3/EonTymUM
RYAGfUV5LnsyApDt2rAg5CLlcLO3uqiHfYNN+7vRvTK4fF4CoqP04zrU1YPDSs9uMgzJw/ECYIKR
WzP31WLXaMPyCHb6uL936BsPorJQdsxja1iqzQTFPwRRdxNF0E7b7FvgJTiWbiWmXy9u4mnFiD+d
trVOnum+9SPB0DkjGGAaVvCqkdtuAUoBJScK83JyvK9bt9z7LROvlJXno5X4CvtFEpQNC4N2S5nc
MuUvCMkV3n1ogJWkeL20HqpT+ZWLSYKigos7KzpLDjrEmetNsaLaW5GzBJHsoNOVHDz+Vhhie1od
rLxrUO53as1CugXNPpJ1LeUAf4/B1g5a0Q4qulzP02rrnLrBpySfLfd5t4b4xK2XzrwmCHfm9k3H
Pz3E7EmLNHzpX5iDZdta7V2mUSfLanUVgW5PHAniQDhbAgKJSyO6cdUM92w7Yl0JYgHkHfTUbLmK
nwlfv4ODqb3I13FRuO5Tr8PoeMnFZx9RdkA2qGp/LtJsYgkSbBxCMD6O5X325hepa+n7EqU4kTWz
Csk0YSUnOl7c4kAbRrjyWYAvOhnmVVsjSreh/3EGRTWETXsOmhCsDUbF9dynm/rHLdgBYB81fGxL
C2cITqJfvYWpFf5UGqgQyij1YCnY63w6kywuKkUep74JU2OOUHGEN0jXdrauVClnfvQSBl43U2p1
TThzuub7KuSOm7GnU+UjedjSdwFDUYXV6vi7QaaZxYiLMRrfTgZEiIS7zZrd5/6RB/ao8cKIOqYh
J8Z50bOCx+tyt6LLTqwKkZ4w0tbZ4hy3fpvx+B66q7SuHYGNK25g0fQhbbtoLzOX/7hEmECDAPy1
c/LPZYAtIBidFHWDS1/fNm8a0Zs59EoQNC+91eALFPMMJLehqiNEKwvohMZP5j3yaOXE8uR3lSey
QZZldI5lHVtE9Crhk2WSvv2LFp8InJrkeurIUgBofxim5yY6ZpfRM8qdsC3w+y3piW38IGGuAZL8
P9RiXqFj2cuWCV/yV8rR9XarahrXW0st5sbhldGmUhU2wGZ7HdU/6U8nFOYsStLRBuVMIt5Ojv8B
XGOyHzGAr2P5PnjQlinn4yzSHTYgdL/s9leNbmtP0b3oiHFmLnOtdYgoFdBxRpGhF/5vzc7KubKx
+EjnGTBDNqj8Y4YxKdkrclBhE4QdPWQWVbKEtTc1BZ3f4EwgvR2ETMzKKqjWzwDD/L5APu2PhbMW
gGkBbQ4QD/6pbJDn13g8IAZqgufI0DX/DytRknVlD9rWOirmmx2yxj7ziZExG0BoNAmY45aQ2Bkq
fvCHQpa8e7HjnAyFE9gn0z0bnENKOIwU8DBgKY7n8r9YhjlNv7tPsU8EK1I2knWfaZgJP+fyTytR
lBFNTsg+My8wZrFT9Ckdkh+r/9Lt4MNy79a1T9kC/r5PVm9BQNICc0tpEPdO1fQkbjMv9KBJ/wE/
1QqWfHwsQTTQOMwbgftJfRlfqZTbiOZXa9qX5nFTWd45HtF7mFAHdaqGuVk6Py/1brBgxJiqYo4o
B+EZ0z2D76sK10Es7E7BqK7s1HKpThykXgiq1CTDcykNncp1IUApassk8U0QqkBE6qX6LTA/QJnr
5jo5SlEJL1jnLpFqI5ez3wiuTnQ/eFY6Qfa6yNOJopazK9IDCT2+a9G8dIdTuKaDYplQ4bUvAS1X
ACxhXAyXomNC6+xMgapyIpD4PP4II9tEjQ5k8/M3hotKdphJrbW18MKTtvDf0n//ZtNZQnpNR/mi
7BQheva4797eWTV2KV4sCmLZmOYsegY6ZYCackL4TqEy7XRxkzYgqS91cSq0gcnQhOdMIMdnxsAL
O6VS/j5guXj/rkv//a9tGFQjcYp4naQSeUfAGNSd8DfEw8PPlwMk7JT1EUNXLZO/629Xp+OgPpA2
tf1iZf7F1DIsvkOImPsvJjdxgjXmmC4SfLrH8eFEi22LKO+WhwO5zfjZsgrpoyoV67BLiDqQlKRH
xJ3zyA/zSCIRcH/Xdc9aLmfCQYzSCxCvNaVVwhNrcJQT0JM/Cpw1wuTM5Jd0JUYQYsyCaE3JPq+E
rwm/fvLmfQgSFH8gUEQpcvC98SJG4K7ZmDN9F7u+omtqjb+yJM/tw5HV1dKfpCZcVdTStiOS97zT
T62yM5HNWTjs+fteft8o9TEBIl/uYumWoUfQ1CEgp+sIxm4ZOv7zAU6MmyebhRuNKrrpYkxOoKKu
tSZcasXxliF+I1X58Z3DhcFU8JCyaP5T4M7H/pJDodwvv0xKAd/LKORe/wktdC6b7pxdWXn7qXTD
wcXGpIAtJmDPBXnlcZKS5swE9JNNDvu/J+pncTDFKfRU1g10RXzVbYHSpLyJxphB88nD1HzjD59g
OsfnnMyiuJ4ls1Zaqe9dPgwIuA3ZtYAE1jFsAQQPSM3iS0HjP3pb0OplS6d3aHBJmvvItWrEfnH3
jevuMuMJwh/ZNtDW85hG4dtWA2Khqr7+z6kYQSV6oOaCXj2yoOtagOT4xoi9jXqOzgaah46mHkk0
mXMULO2h7bUUuTxIVk0R3S8cj8xQgYBd64X5tZ535RmUYp6qJOXjVQAEf0z5X4ML0shnLOnp2tin
N0o+R4EFDvBP2XoPQ8TCGvw/WcWLv/ZEAqnAMkNptz0Ucp6JWDuTV8sSTtcq8XEQ87J7Cy/wS/lx
1aaLN3NPnK+E+aqkskQMLZL6Xva1DFpraGTD8mnyTNuUkd9R1hGNIEY2xJh/y6doFFYLnbOlgjwb
mwTg7YCS5J+84QCakcqKIkh1o7tQC/ifEJu0T66RdObdsuz+5/cEOXRe3Y9QKMKuehN18SP05/rl
hPNQOSqEWgtBesNYez9jr2q5guX4nI5iqGRSGt8Nvl6yhOemLbGgrTnhCogo7YDaqjT5xm03SjLL
b8TVT3fj5zwh2oztJZlMZ62haOIhecqmwBALhNGx3zlfiDoc8irClTNWX463dazLFKpCKXhz+thD
wijlguIbcMMZ4YwXcHm6S0kqbGVwM0grls8BMjvcq88YKA/80LZC0MvzAJJqH5BmxRofPDRjYJNO
Om7briKd22uWid5aHu4ewcQBnNhNj9m/fB8HSrCE/6SSPWd0b189P99cq9i1mHuVIW3Y2mAIzS+T
U628dShaLfbLiKTOxCMILtqXPw5+na8t20ARlwm/qNvj8U7WYpEAmuM1NoTvYPvZi7KoeOWKDtbd
pYRyAFuPxEgCjFuYuv6OhomoZXfFqaqSzYJkaqsC7p2ry0zMWn5YFTVCbsbDqJwTG85cPSFhilF9
aQ1IF/aZV/TIvWpZGcc4Wn1KbCHDrbA1M0dW9IAlbdT2QHH+lFZJxOfhslg+g7B5YlGQbjgFrX2c
hKgYdIHE5h7eFKMYTOdTrXE6aRU5Tez5CHrnkyA7n2HpCmzaUKXafpWIyqQo2OH1TSC8gj+7lomj
lHOexYiIO+QYAicWSTasm5v+uCZU1PN8LygNe9oXIVwI71d7lXhJuORUR4dHPTmsuZLP8K+2/PSv
8vmLaLRHjYczh6B4csTiDn2OPzL3hCq9wBvEnTZeKIzg7Od5lUM0KtANYZhvUvHu/TciMZSz5Pvh
nE7rMVlYPmNm85bhbomn+pTPd5upwJho5J8ayVH0yQypAZ8RHpUHkRLQE9TqtMT2cq/tUyToMLCB
UA/4sZfV/LTzRnGchFz+sACOPtPru5o+JTq74Isj4uaawKFH6uiKs1zrpIdpnbKb7UgC8BlUk8kb
C/f4xXW1Jz8sw0mK2sj7HIiO/+RgSFUoUxvWfpZz7LP9ggGF2bIxF5CKdIHH2aSkGJOU5B9hSrMN
Ksi5RuCUTbN4akNtMwTT2fqAmhWrjObJ5X1j4Z9hgjW+WKmTYx2VWU8dQi01Lniun2rqwMOTjXkI
RQa5WiQLe+EIb6r8Q8lpDjYEvh9wagcOwTxXWL8UG7CkkJde0YTRYMW7T2KRdF1yt1Nnjuykub+w
InB42mDAFN9xVz/qqbOEQvMsUrCw4bgowto7n4sO1yVWnIplhVwAHsJwNZVkFkVgmSWS2bEx9nvX
1TjSIlgf7zUKi00eYTdFJ8PMVCyRgv++1uqETT3AtsoaE6LKuwsoYpdp9VCFE6N89YvyFFA233ia
lfx8OfMaGBxc2ZLP6E939aYr342vSv242ix7U/jR262q2tBSHsR7R03EJ4V+3qF7YO47GIdPDL0B
FMAMVSMPMiIXcsRDWLd3dbjgYfFF7aaRLBJ8stK0rGolL7h8qJ56aeUfqY/ObiGR0V2a3XkVgKPo
TgaPzbTCVEuVlpROV6PRjemDSnvqubkCX51K8p9JW1S9j6C0Yu8n7ofrlUC33vo0HJA6xUEXEgzF
szW7kEhXAZkAcM9vMETz2mxMA+byJcf+vEA6f3EIwb3lBdGj6dqz+sBE0l9oqfFPCS0Va5DSHJe8
w4PCi9RBQ4WfliMWwRcea1p0hWuUpEd1jyolUn+okOS3XDbDZxr7BTAs4cqCOImdyAkLdSuke/ad
o6ShutrUYS3beTkbGPBFsBt21NDJBfSpv3NomePjFcEAkjW2NJkWwlfKSxgr+n+HtayJ4ufi2t5Y
QVW/HWrGkGPamO19X9r6//jE/zIlhd4N1h/iCv/BWHFWFr/nQJ4h55suDdFAUH6dJHA64bIPRHUC
32Fd0t7kHyjvocEHHjJFbKfIPQH9/i25y0yQQTn4yxDBzyIN0hYv58HKSrVtqOjOA2viqWcQub9j
KCZBurCNFy4V3Un/D+pW4RIldQSc+eSXIYohu31YC3ohojCiDCUMt4nM8UuB63G/eCXvuzDWC+nC
6vlYhksGgpiSi6PmE5xOE84aNMNhk+zEq9TVOdMq9iOYezb9D/3cXnZLeSIs0hMPe+CeigiS4eVR
pA/G3veyIrNBrGC3KNyJSpwyp/lGoQGuVVfZVMRGCHZCsbC6Kn711kiNSCLm231ZVexbm6sdyZ5B
gkx9rGpc2dd4PcEhdul2/BKqS6pKAUTozA085dg5N3LRWDuLGAb8OW21Qow+AtHRMWW4e5fyhys9
2AFaU0sNIpKC5RrB3B6CxwPLdbqPR0Ik6Kn9onSId9gXzZ/r1xaL8z3zoQ7/NOr/exbw639XKQTT
Q54JFnxopHDIzN9btfBT09CJhL9kPZ9+Ih5SYc9oGoCShZn9+L5sRQahLAe1g5JZbuu1xU40Dm25
vtA9HvnGUWD+sSp+zXWelKtKm28q4Vgm5pT7Cxy0h2PTW1dDXMLj0TCdTZbAUWts1LUsNY1SuaDf
hknDhl8AmiRz6dt5tseTUff0VGdZJG9T4j1+6ckzg24TwiEtNKBGlpKqeVJfZqfActCe5C15AjBs
S4Nncg6lT4vxH9HUdIfHLBQkmZgqdfrqSaRFjmoS5TmmH3ryHNASkAikMrvNJBA5ZCkmC4U7av8J
i9dEQI/+xTEJJwX9SidSyUiBrTlKhVNCk/8OyOvlplDjeY5H20B3Ob7XhYI4kui8BUcpPs7tfFGq
SY8Xpl1iA6JVGcHd6A+94OnTIsQYw53ASHYXJ2oczq3C8jYf8xASGg2uT4A6mzmV575Qq3ZI3Q2U
uaskmunYd/NQ73Z/4eTSxna8s9k1qUzfa4pWW7fSxRtqSm4P2QXDE6KZTMCKKj7MKs6Gc1QfXtg0
0UXpjNCX+HIg0yQ3wSgszWBTFpcQ3Qr86f3ho7epUFYelkIyXnR7zRB4hsSlUTIrTuL2xV0jMROK
Aj2MgXYWW6huFEyoz7BdIDmJwZDaKlF7V6wuFa6TBblcPZjC88+UI9AzxRSyAQR14rSeWEsA45KG
DOJ0xF6WdyMBaELlh3c6RSRkC5hR4N5dICiLVV2dZ2IQpzil9gBOJF4Ta5Z+psE5YOVzSe+TcWAl
rUDQ7Z6PUt1aucza3KfFgqhFrPqvr7Fbpa0c2WffiHFStwRoe1h+9QayENs4MYk4PX9fFbrm/h9v
S77p0P6R4jthXSk1jgCOPqqakwA5eWkmlZMrkkxhO2gsbwY2TjWFT8vhhwwZHv25LFVc9bLL8w62
bwv3mv6OvcAe3tj3ZGhTJJKLvHrWy5XUC4r6OVHZLM7gRiqFLyItRK2crAV2zb5p1iU+WKubvO6S
LsV3/Q6SH+1YemIidlmzv+PFCcr2N925J5wlRuGULGO4dC+hdIoRFix62OQPhquhQk5qqNiRyXhA
PCT7dCg1XZGwjES3xzJ0gwGN7GaN7Vy3NwzfeqaRKV6uKZWvUspsOfbbHjcAsdm5cOO4C3X75t6o
U53wk2/J0dYYTw1KvyYI0hZgG0JdVnJ5KKGy89Mt0zr1uJ1aIJNav7WJ81UtAN/kDk4vczPhOX5y
PnVF3dRNWr3zP/ZgHMG66WvQcygonOxhYCyK1/UB9Zl6TYzQsZW19MRv0aKNP6bjuaqbhLceVoQU
/YLAo/j4smmy1IhmgJ7BLZJOl9smIC9AHDKlWTu5eChu2B6ViziM8W77Qt6NpYc8O/p6NCyX10M4
lYuHgn1B+kjRwTpEsHNmDFVcfvGnr9pZmkbxen+4UBWNjkjzIzkKLaUwV9Fqcz3bG6uKF7+WU10G
egDHJojZcGsFeJRSv9ig9rR81/1QRVGnQPfTEKTkb6ZGeHXHEy7dkt6/C8WKIKmR7E34K0j7M/be
9pk/9h0WFAhCOQfd4CsDtEUkvfx0b30mQZNVVZh76q17lfohcGB6HDZaQJmCWIgONiMWs0wshuzX
e7/+CXLzVDWcF2Vx9vKRaexH6v0UcwV47Mctv2VAt5Rl+HvO9lMM3UVJtWq96fa8d4eRFa9Clecf
hJZ6XLCLgLJIFf9vfXLoYR3pBZrfQWl1UZHxSwvFCFJD7kpeooluTH1s3WJEX5DXN64yma9FI2cC
WrlA6KFnhiors59SuPOsIT8USSSVFLZLX2ZNUhHJNLul0aSC5CPgADLp9cUZUxKimrELjfpiBBb5
odwQCk7B16PDm/5Oy0gZp9rWV/EVAdHSOpGRHTbkj+zngz8YLRwpJPXwjctJXEZFUjqBBosjwPDv
dT4okyr2Tl2Gl0ynTA2Ppw+r8uWYZCn13FW5o+KfNjPkjogz39raIx+J5LsRQ3JY5jagRk1l479O
f1+153ciFi095DzlBiIMKv+PLVmvWuQ7Ms//P2ijWsZ0te0V9UQlX13+wrGti9CNLnvMyFsQr/Fp
3hMUy3IS1NpOyc+ewgbuQl7CEqfBC+YLEcJUMqzOuEbAGi4+ffx4/N/SdOqi2WSsI1vR0/kTD5gi
N/K+5rporMACEkCwd/N36vsip3nieM+SnkAGKjSfrPevabpI2u/1H/TwFirGStMDOm3J83rJQP/r
SwiT7yM/bVfvQ6sdIx46in/xcGcEoc0j3Mm99xSXPh1lmi9UWVtpZ9RiI9o+j57S3aha85KWWr/j
kP+LnRaoJhtwskEGTfg8yCh3Fj/ona82y/n+VRkcpeE13r6XyHSxvm3a2jOvzGXzZiusYQoqGGcO
gk1WF4IIh9iL57aQtM7ZSNzTfRpCMKqQiTIpiDh9f5OcOyMCL3lqMnyw5IPqrScbnvgl36G1IONC
ELWwQ4IdRPp+YgccOFIPWJ/vhCw7k+YDaTenofhYG+DzpMoUjV4ZXq/2jH7sHXwiqbUtBCRn9u+9
sa63Fndr4hw92k+2hdcQSOHLZIp0kNlKurdaGLiIjCSKrgxCoPzQ1biGxNLuXgSEqtvr3HjVjeR9
8uCYTs3hMm+g3eNsTYc4xHDOPNFvfUohHm7JMlxID9wZcuaPbm7BXC9ehgWwGe9j+xnrTMIiyDWe
F50N/QgquBw7qooyeRorZiNdGGM0FkS9MDWlPEQVA+WfuVEl6QRVfZ2opVdC6eV6UJUqe3P5IRW3
kQgKOgedieVStbyvKySdpMap1+mafWZ/jH+ruHzE4wLOxR0fLMA/oqui/c4bzm/bqmD3sT2C8Yo1
tPjYH5xWzIZ5sMLLeyyOVjHvQtcc1a6dGPZwX+NzgQ34EPMT3SeeIWS5KqLBdDZYVSdrw9B4kE2L
scVOxcw3gPtx/v9v/ZgjLi/u5CZAhAG7uMwYu9eEa+VouBazzSZrrIgf9rDAedQ8N9b2R5Sj54X5
8AOLjvVA+sy1NFnhkmALak/s4gLwLQscpG85atpUnLZxtcaFpHyWzhszgMX5+Ccbcqjf4pi6GaPK
lfOceJBRo5gbFQtYSlSFkZ9Y3EXfIu/LeWSDj4C9yltL4Mow5hHPzMjAFH0Ur+TtpqAQG5NxCN7z
vKsL/alX7LLuVS+OOOsJPW03iad/OoMpl1g2aRWULYDnB/SZ4IfmmsZUxKO4oPK0j2wieTbIGFyw
sOAn6A3u8heDRGk3sHa54v+TOzdOEhPBBO5q3ZyTk/8SXmZvgKunQxkwmCbFtvb/mTqGvYYTm0kk
tgYvQiTxZDWc+dJIc60AEyyHWsAZas+j2wbin+O82tXkr7xlZfGoBSC90Ds0ULbornNjD0BLiglF
Jc0LqTSzlccIj42MJjaRvjliJLcQNwe4tlVT3gS5YiGzg5bGNjjqkRXOiy0J5IFlIwgBsCE+ouhf
qfG/Egfv4jmqR5gICqzxK2Vdnja7Frmk4SGNdk/y7C5CpYufppRU//ZNRIQjDFUF8YGD8pkVCm2b
wit4TcOGhzGgm3U40jWmLwHfu9udAqEgCRR5scSM7EkL4nTtN4D9VYrAIk9IdcGHMAwiSXGCWL4M
TzjEQE0l0sWp7miVt0jwseML85jsh8Zl6fdF8wB3Ead6OB0MjLNOgaB4qvE7aJfv/HBIMlyx2JUz
j6/qsdTlzpRCtZ2o59RoHvgoLawyB1n76/AK+avppoyNcdx24SmnZnfBGfmhjnkwmC2Jtr9pIHfD
DRj1uC3karM4dhKP4LipkwaT4Je+cJ4aTryMiV6AcC9SaW6UP4vUXr9hOGrHUwwydM8Z3Ae0Hxb8
Qm6571B6ai6AqxVLxMVcIWG4DlLmO5PlkwNPgB5UxXxZaYawpZlBGSLhoDlZhsDq++LvhhGhPG9D
iwJY8PxgJhV3W8EGaxWQ/jAIVc32c0//0PF1BuTQpgAcTiyxNqhne68EHEc/X7qV3g8DDg8qOhvV
a6KG1NoRTVzg/OYT7jEzqdI3vNADPxIgxZtr8lV0hJ1MjyHzbCES/e/lsKvcfH1qQ4X+tIN3PlvU
Y9YRKHM1BCpZY+haOzufzCZeMmZ2stN49RvuDLG36XOXeC+nJ2eGDbpNjGWrkrhKBhyTBKupFLYN
uRTsEK+/23+kr1n0scMZN5iap9E06TAGpEHojiz8PIxUTAYYQXNDGeKDVwlfy9uqn3mhGjmHqsZv
qWwx6d3M6rtARfU4JKGWxui7b8gjudfIzgWSLNZP7GaJoc3XVzghlWJDJTx5VjMlafrNF6jCzGKP
HN9zDW9gGEUPrDP5ACs0LVplFZf/pPTDTkfebNdIOoJU9hlLNXpVPbXARgIYKXJrPB26q/THVAwK
nrHMwX90tqX+gcisEXxzCNCjiCQBncBMblBLYGc6bNJfCrNRy+knE9Sb1PlXxCWDQzavPXoUhKB7
BjrlfpZZFTHJP60xrt7Sds9XhyxOv45NslWkiQa76whooQxufO7+e2jpkCRl3iWATmm4iy0TwESI
Z17uUoDu0WG++BCRwE0gv+HNE2K1MQxnrH3+Y32LVhM7mVQIcmO2JfABGJnZLXg901tyMEnsr31R
oGThyJd1nPo627mb7Xp1yjS+S15iFedMZUpYBqG40tWme9223IusmzFjUM0uuOv6j/o/L0f9Hap1
0Mi9uGKKOf8fxN0o7ZX64daTRQp6/AWpufY7sBP9YfYpn11kRvae9IgvEE+cfuPRX9y003IEA0TT
gcngnZPeYubOfly3ikbryWzwmHGZvPEnbuwwSBEs/ifoRyr8ZM8WM7dIx0WDm69spuY5LlxLR/Hr
x/a+2z4VqFUmTqqrNhg07eT0wCV1z5LbJuasW2vCaw/kE0KYR0PBGPUVRpXw8AiYyue3ejENgbH+
jHBCYDUM5qHM4ZVMCeS39YbfYx7WAjwF0ABHfPZ0MYW2ykHqOLuLl0jWIy5exZwcmT/i1/0P92BJ
sWQpUfFUp9igdASbTtU75m8Jc/8F5nUZhwFRvF+pcHdwXzc3RqhgvttB11cfDCHuZ9eIhTbfyDaj
MOU64inxzGUBB3W10ffAVPHHDNHwSjjpLg6KioHZbgPBraMh+7AKqXcR+Hfvv1skxGraSZHhXD+7
y7/grUKSonLZTFtxCmPzCWzjFbFd+SDGZLbXWlMgNahYoL9wtijWqsNkJD/wi9e6jvlJZTN3wk0H
ku2n3CYYLeh5IhzDpiUgzI3Y+iTdYDHHp42VOfPYX+lcWy2EC9cc7PgKh16Fe+jlpGj01k7sxpfO
/R81IFyZbrQteGHS7cFKzh4c8igCsaQBqAHWwEe9cHQjGwjQ7djh4UGv+9866/WwIMDZDUjiTTT8
P1Gl4VSfJGr8TQITj02IdJITIXC0gzaIuJPIC+OBRyfcatDB70kEe9vc/4JXZFKY9j1+iLHVhA/k
E6E4E3dBM28KXoaLvPuOaufqZf/Q6njdEQtFEb4KlgeFnL0aAoWXQzPfAwTYkNUqC5r5J7Wee/I7
Dl9QdOHyz2FMmU12rx5HUP8rBb+BN4B/BBKTQj0Yc9R1s9zZSOy9vccoh28n3AmbqcZviQ8awFQl
1t0JPqhY7k1mc2WzUhUOtpLn4/gWh9rheE9D1HmB4PW/DJNVcgXVpcPoWfuh5Ek2n5mrA2Oet2Yj
4p6TRbRa5LDzlqLdE8XM+yzTF3fcj3Qr+1gBcNhfXiZv7JuJfkJW18FfxL+O2khU7tLK1CRCsn0Y
UOVUczlQ01gKT2npFoCfoijL79/ybm1yZBLsy5qS5VA53nEXSSaVHDG6ThJ0Fd65uiEljKmaIKaX
MiWoC622a5XAPE1gpNcmtKxYHweHgAxPiH5ly7SgzhqCxpLM99tI4/BEpXK+8ew5A/j4KBsusZeA
IEaVuFcGsST43ym1LjwdiKrSxtaPiJod7FMWG5yDSw6NrAmxyypZ3Jd05OXyNxG2ckGjpl8mkZkF
bHcLBo34SvsBmF539I9vJ3GztTE3bkGC5d+3wGbj6AVUEh5Kc/P5LFZgIdTtD3+q4KSzPN9xwB3i
bhMWSZ3az2VreiU/mos1NrysVf5vBa5r38EUO8Cc9XoSs/l7ok03xDOjuh8mS0cskLlRlOjQ4EPI
95soZv2QQvLErN4lZP67nEY1oI/eI0nQ/LAG7j4A0hOldQJYKmH57Cj6H2Kfs5F/TkL6U5rsX7NM
SLwYLYXn6WZnD1Ifc7E8ClcjIOMocarEV7LCS1YRgzYWsusWjs9FiSKSQqpjDHiRLmhlqmptW3KI
2IsQtrpJ/BxYJ5LgXLk5RD9qoz926CQSKfKz78yhyDEArEm5T/npo8MlYLuylv70FRLHCBflYy0D
Av1YBQmhA2ehcwVjjXWmXuMzxczMAy0tXWHCw33ZFbl1yWE0nWdHjYjpcOsL8LaX6BMa6ai0SqjK
oyS+xnWU8dDwFuSjvt23XdKj4W4znbfSbibX4LXun7uFRveG2Y3Kl4CZptQwQgOhs6qUv4tDRAFA
RsTs8xRMa8RAzYJEF/nL2MCd3DQd9KzT3V6WEP3AUkIdMPo8wSn5QZhWg5/9Yk82zz7wypx3ekxL
ExxbyhWdAMAcwODcGDN3P/bZcglBh04GDj/E1ysG7zz0UOB1Hly9e9UG7A4753TDMkdf5UN0ZZb+
yAr9xyz6vMeZNoR3aewTm9p/PRmhrU4CHSq+oOJNUsc/0UcFI3ZzxHah5e2ND/mEyLPWj2NhAt9E
MdY7KL1HVxg0uh1bNnEyhRNKnJusWl6/UbbONGd8+R74a3BW7ywUvWbzPep+3y0X/we6eC0toSkw
J0NzPbggzTA2Ci1i8C0KTDJbYiDoySJlBVKp0Ecxp+0d894GTFZ0MjOuh9VR5xekIbVPGXzIqyWd
v4FoeiAD9D+CjnvYZBPt10m1dY7mxhMbHBdqcfsL8tYx/YkgJkYDWMaqIcPLMEK2ceFsJJ42YckH
eCPq0bdWL+kZ9L2MBGUBqn65BYFMYlViqJ+/yXZ1MF65Q18AjA8D7TuCLOkq8LPJntKAaRCezqR7
FGLgi4jauLM4FquWvPpJt4yJm8ukTKFByE8LH3snAZStHn2LOaczcgIVwPP2KOA8fLcfmfBsqrez
kB+eltsJijAnIWgsliKf0Uq0mdgrSoXRHey4KuCFUNwP1UcYsjLO0Io1I5auAlxX+h/Foniue8US
hKtbg8uksCfkQm2NDe0dMp/Ud8eiahiD0WETC+yvW8tDUGusVzZmlhHXQoFN0BcpUtzwsxKfp5ix
XtiyOKWyogYe3zTu6JRNt7M9qgRhi5oeOEwEpGY9XxNlKhYFs12areXohHlHaIJq4utPMnwvgdGZ
6gGrA22G58qDB+2nrV/8nBKrJkwliTweNixKv1O8eDLeboHaZJbzuylP/QMcJMw4av1fXUO7ebAI
KEz+/C7dDIFE0j4bCVjmVMyNtYePt0oxFnc3AAw1l1YhDeOOAHf6cnQs0zi96Igd6apZS066Lz9h
HUaU97ofgh4w31cPMY0lglHFEqdfBp7/PHN6j0seET/wMwQVIJ9cZoiVdF+CWRkwFaYkEBmUtT2v
4DuXOLWi4CexgiwdCx0gzDbLiRQKqkHZFZREtfumXKEGpC9Jo+vdj5dkG3v2YoZu6Kcx3VhnNg67
NsGxp65Q9IBGdSX7NuKquKwfjchtz03jb/mpKE3ADCmvQ46tGw7UraSY09+rbXnxEpLM5iPaMsyY
H6eNzp3XOdDM2cQHEHlJk1qx+2wILnkfKZUiPbM55E7SHZcFp0SeShzerXtNMzDkECW5AIysZYCR
kUNR3th5DRTH9zQ5kTp8h9Zb7+I4m+84qGf4ekk8iaNKjkRKGYuJzfBZ6aSajIwRQbYBh/Snlsuy
64cT+p5Epk5FE5oc4+pXXgM9wlWHqchUs7d0ORBcpFrH0r3DFrtYuRZOI/kHy097BLbEGhCNJIvJ
+LMDubaing+sDM1yjuRcRBm52xgjaSgFdI8aFdyH0ert5qlK6TKISO3lrvLeShpOlVctNUCoqoXm
iphNoT2hoGfELt+LZ7VdOyRiz83KlvRlOBMZv0GvJmv23msupfx/pVzgpc96vWpoibhA2116Kq7N
Wc8oPwlDXqMQXW8LHNm8UOkA7x+ighOZ44lgDHIaQPrg/9P6O1wxgzjMFiiRCa3NNsgQO4MkljbC
/R7mS8UKpXMv5Mcwq2p9RAVs5EVuyfOsxDQLR8Eieab3nnO0AsU8tQn2xNzPpYZUjAkllLWqZbZy
yzxcC37YCe83MOInvUWqsq7yhkFsYk0mxZkReXsZe44muhzNNGM68M88DXj/rEXwqKGrwVlc4sK1
DJC3muFGE7BDHyFWlDddEUuL+FcUdzsPj0tEBMRk4lSmjUw6ksCKIVRfY8k06KrUFz9O3xFZzxXZ
4dIdLqemfynbWQ0xD0LG2Edys7ah99Z+vAwt3jbxPTiWSKV0FscCICgeTiqXg80ZPIfYZ7gwmbtI
BVIhse3hOSgByvlyJKKInNisuY5fWkpzfp8nzAde5+yHzPDA1XO0BmRLvPJbO5aOiehVPWW4KiNN
i7h2ZWQ/jEG1nTRaGz/uoQwmYBXuEH2LBxAMdJl7P8HnLwF8YS5/9AlsMMJShEwSY4f5Wfr94OIH
zXg8wcPVZSmRzy4A2u3f3eAaBe6+fMkDBwwKlOP+PYGiCtpUWdDL1TDvkT0CBo0sG9id/CC5Az1+
44umCOenyDPk3m5Aop8cBurU/SJUxZiX4xZcqDnwcCMeBpJY42uFwfxOkU5QGHrWGEqB/Uhn/WDt
3pMDIDC12ElS/naEMFkH4yoFrtMNk0PhGg+2sodz1Iy4y8b1anlzkFfxeSZGC6eqJw4DZvF+onZO
hOIcCwd5Fwdd1SYF1qa3q2QAxGJ15RRkQZcuNGz7xkA7jC4A6wCLbtQtYxPLDIEVTSN1/+Un9uS9
o2RDLfaBPTcgYkhLPBo3sPfciWpUtFFOyba9RssgaCa0zOs3N5SFgJCtET1sy5eu8U67RD2ZWdGS
2UaY5TiZS53VR73elhsW2np1Msp7wl38cOnnp5Rxlu7/NGGNunOgKZmu5H0cVjkgWPKZm1r/Iun/
feIxpSG0z0A4fTN6I7BIWzaMUAtP0A5cMiD48SPrOphPTIPeg5GTX61rfHVNZBzFxejoOz5N2i+h
/dJVsq/y4DPRiWldx2+2xnoU2IflXN8Kd2nYXfksCkjrzDi1NkUOiWo6rbbJduMVAP7Jh2nlFpz8
2Z3v3dzXXemgk6xMYYGps/TT3EFYUxmrnpbIwkqzfmCKbYFoEqNG/0daDcp1ShTaT+IUz6tWfODN
PRXWhJUaHDhkI9OY5lM3MouoWSUwWJwJ0Y6UbMAHQCnES/o+BG5QY1sjx7EM3A+nDyRn/O1pf7SM
u2m71Vg1mHBsaRMTIGMIZ3oJSoJY3zbDufquOsaGGODGPTJn4GvPDu9fHW+/gYiRzRfBURtCOp/T
xsdDPNtKjUjDNqg1Rhoxaof/FIqtlKSc0bY4uLLaUTB87BjQQnSxllx4IXuX/SDAZltYu1c/E+8C
c7vpk8+mWGfY39lZxYZI6Lw52172Yv4H0jrWY8oEYwf7Kw2SVTpQeCw/d8/BuJ2bieH4FHYLitbi
If9kJBUZLoAMynkDP3DdDGC8yMBQmltmcgKC9XP3hwP1oLfQhZ7p6LfzDt97uAT0sdaxsrGoZkzw
pn5lUva/yHPl4lVl/sToL3hHL62nv+NwGS143cIsC2uyVVXAYYn2k4YoqLVTrk93JV3dEGHyGAP4
wmjEvrVd8+mFEciAYb/KymRDgsptP+v/kfy4hXicagij76yat+4BCYcbn0PZywyxlZtIyP62ydXY
h+GSw54ViFqYijuOhgtKzsw4EuqlvS6Gx1/7bse48m0jyJPb/O60rGiO1k9epq+aFRnTCrn2fsAB
1P5BFrcdf1YLVgAXqUDDENAc6OKFodbe69iDU3FkPbg4Boosa74rJUIHU3dqyQMWjJ8Crtz6u70m
sIYjHi6kMIhc8aRfLu5uVMdoVBaMDix8EIQKRM6YFWLq0UcDtt9zjLHnk7MtvGSX8N3sGVLt5EP3
XdCq5w0CCuiDBQAcVSwtXC4fT0RC2bdspXAoSgHf1V/W7OPpRk2nc0TYAqqE9Kd/FTxWgKD2GAzK
62vo1U3IuN+RQ0PahJZjVvBt/xBjHCIrJiGDyVTcidt70GQAEnMxgKS8CMxLcyruafGumTZzq3Sl
gYli+NjRouDWu0XDQQ7WrVo4m6+NF+PDw+ZCGieSLcwZQTF42MG7ORTk3reqtadNFuO/xO3c8O4O
le3dcpDJiANMoxGyQQn3v6KiQK/ydyP/VEUhSvEs5jeOc3XQ4T2XzDN81HwpaQdq9SU44IdW0Jkr
dcNCjZQMYjQNP8ya0RdUQ0IKmsMu/thrAqY/UFA6Nl5frvw4IRLkiXRcgJ4MkfS9hrcxywZeIStJ
8NfK23ESqA/sj6ivbrLbL5sTXUN4ffj45+gxIp9F/BQx/IoZu8GXwNiS3/tX+Ozkaq2a2siChDqm
C2VR4p/31o0eRZCPMnN2rMgocJ6sQpFoeDR2HqwlksnDsxke3OMy1yLtfjBdSesRN7brDkcQ4nO8
is77ZCOAPRr7N7XySh+gj6WyZa6c3T6qW0ASJR29ixpgHVhcrkW4zn3H0bWQ0fwv7E6iHrOwQ4of
266mdjroTqHwxOLAuBcEgqIaE18eMJPCgY9AC0zCVDCavHJFqa6W21AcLX0ommgpGxkyKBm+GV3c
JJ68PEw8xyFG6UrzKjKa5da0KvFdAQw0PUBomLlAxNZqDH7T1kC7FupNK5qJnaXpoH+1z6UkA1/N
yZpP4mw1AspcaZfwPzzfiU0vgCKeRzx6CuIrGOF/lXYVjsUhanm0v+n+f8hqP+jway7Wn3G4eMfI
mL4K5c3JsQHhQiBeTDZJ/bzmMF4qHyYsMoic1A7IjfXAmXSJApgnbnl/pf5y1ZNp/TxJ6gGz9Fuz
JcyCTECZdwWY9VoJtlvMiWYsRTkTJAFDe9CJQnMUQQD1RW5u8YoDhikUdYYRTLVqiWpqEdIWf0zb
6MsLLT5sha6fmw6Qx85zt8NJPTA9jgEPv7d/3ql+DrjdV36cHFzg9/4xF1lkyDk95ol1AsNoexyL
eILSWVry81tZZf+xdyC9D/butSjdCPTZvhMcO9WS+1vIuRCPoX1MkZTV/cmj1aYJXb0lRX0rXKg6
YXm4sdcpG1uc/QtIScj2X2XWgqNzJLV/54kTcIsWrHOSVoV7NTh1/EpnvI/BASkiLQpxDns2nsch
fBAlurf4Kf/k5fzBMI/Fd95AJB7Zyfi6zEOTBIh+6NR2qA6WHQJ8CRAMdTe+uBlmdYMdoZC8Pb+4
VWuscFXHIXj9y57kQtrYscEfgV+EjKE7Ni77rrK9REw77v9iZ5htQToO9snILYwLCgjVcUb9IkcO
o/oTI+O8i6np5DtgeUgCZO+HoZCxXOPi4lZuav1SVTLD745MdPaz4+viZrIM47wWvSyY2c8P2fMQ
rT+0JywF/+j6VjPyBcEvh/X8TkGFRA1HOumgSsASXHj14idOEdj6Fchv2dSH1pKzByrTXLcNkotU
aSbPzrYJygp2Edt1dKDdeVI52x5tJLElXOR+woI+P/CDqSYbcBLOELc0mB+ZmcIHD+GvYLgXghby
PpM2Yl2EDgq0229NWVFahsX6+5Rs9wlNll+PJ5BDFiCne0IymTp31/v8RrV2h60B+S8A7sPQyztj
x/odlbqwC6XX250VE1mdJ5gvuNvKb8IYch6zKTfG+ZVQ2bm6BwAPlITBLvuF2kPyx1qrbdYRRxLT
H/M25tX4VseKBSbNGqNYMrdgTsZbzLu1pjwCeio/0MLsEFmwaLqgumNga/II0WYm0GYsn2XfXEcb
gyolEjtHtvBywmYctrYqCuC2I5wspDtAMSX++Y8uscUGJNOlrPzUmRd+gbY3R1Bk/0TJRXqpZ8dc
hg3tJi/AFpvQDhemjJ/jlBiiN4LvDTAxuhptAk+QTs1jD0ABkVwbZeDUYJLfg7lq4eBLDSqQ7zbP
hLv2860cDCk1MEXOHnFGhQbNOY6py+aduHCf+GFOO4u5BCmZTdxAVbt9ZQxRZOTU/6M0M79eu7eB
WcweAJ2hiY3/MAR3eLvM+PzJkt2UrSAmDUigpc4kZXd5G4glQzvttI9KGA5zC4uWlfFIePCBPkj0
EMBhCfIorSBM47Th1VPO/G3SF5JQii0O0QSwBUHp4DXyS2R+xQb1e3E3/DdwihcMEqV7t4Zn2cX8
/WfYgcEMqs+zSQTZeKXb6lVPrJB8s5Sj9N167OOMe8MdlxCp0iceGx7AqTT59ApsuyrOmz8vfFNc
Is5qJwTWd5csMq/vnbYXfOXqJBxVOYaEpEfT5HxYDghtLRtlrwFnvRs+4nBsKbmZ91rF5cTQoE/z
tbjvaHyqvQRk1zG25PUnXdNFrP5sDOUXlAOZ1fSjtWSQX3lqEhMoaOAJTrBJF6RGj/bsTiUjtpfT
SK+yGw8BwE0KBQ9p0LtTts10LLfF4XeOY4JvDzrMu1J3brRZtxQtZzJobx6UJ6u0nyv5iqAqgqXp
pKPHkre2vXkLyA8et/71AsVHa9my5365Sd7xi/4xe+DgqIhXX7d9GfrtD68WYJo4PMD0DvB88gzy
7y8k1H+vCnynPRGL8Ex4jkeqDsqXfrEgQsZQPfA7sf3VbJXgU9j1e4rNu/xT+1p7tKt2SAc+LdN/
cGLWmqiar3x8wRRuzOHeLh+DxAJzrkMeAlrdkZCS8HWl6e9wO+A88KmITerPQz1EUO2cBnsm8kBq
c7gGGdEnbDnN+okZqh8R+fA0c/IdNgyOUBUyDAgbThJr95cFDAUY6m4wsWXF1go1zX9VEf/FI362
+JQygkx0cTKZFRWFA6t9Os2K3UTEmbByFfkXix+3wFRc4/Nui+O4191TekmnUGuxLqcoGabgsfsf
FPUWHRzVBYHB4CTKEp6Gr1aFVTrwkSwhMaI7qCjt7CLASntI8jB83O0wXg6PfCdQf4Lh2TeF5SIt
7NPB3/jKP9cqkXplU2XkNd0EUTXTwk5YDcu9d3NaNIRcII8cWrbkMzsYRUHB1z9GV3vqAjEH38rB
XuN458m47SKhloCUR68Rjshu/UPkYBkbm93TqQQuII29j5yb3iWE3U7IrCFfXwFj6aifb/nisAzn
HDmJYeharZgOYbWHlwEQayL5MjwBzY0wF+8xGHUHgLyLtQvXT2i7rGYOcajP4RLuLpDmfNMremIl
iGX90B/PrEfRjdGXBULYd/BcYTH8kvZVNSy+1pLzs52Uqbdzs5EczK6nf8Itu9SjxYQPYRYB6mun
IyriF/gEtHTVYKP3mXcYifuG/fEmy7ZlxqYDkHQJAXTt4urJ2JVtAYavkDp10CBVJ2oWL5iuCfF7
XpV6Mb6mCjoiDtQgrD05HZT9pRoKsXhwNfjPNObxAT4TOXK4sp9qmtYn31aYKpDSFAYuRJ6UjPK8
Nb/q5HVLh5OsDQd/AZ9vYKGoHKyUW6aueM/BtpEcJkxc5upyT72TMqjL9xPa5kUZNzqlydcAtrtS
X3OqnfHcxnDItqjrxzhJthmqc6FSRawAwHKxxQZSc/N5x+YuZAD29QjIZZekHmnhkmALcCv87Iu7
z1+N0I8zUdpschp/Oj7w8o+QxUxfhKJ0lFnDh7Iq2fayoSBeUz/FPKOujbm+NCK0n3hu2L4+dqyD
mz8v2tK6qv+oSZz2CY3yxDh/Ocqxx3Xwejf5/WrRAiUDQNjIqAoGW4StnovwsGaUCRWa+5e/FSCW
IgrKE9EVagg7a0xXEirbuNt2wbVx9FAx97xKsi6FCdTHedf8plO/7HyVcQI7dh+79dKFhud1EB9n
gqLZIUHBuapIrxWcyxnmsvSAIgSJ7viKuFPciGL8U1peXjULkFAFLW3AXy2qvzct4a5r3osvhlby
IvStAdxQUgAZ8kmdkFE+4PQtQRgtq9x7mpd9GnAbbZWPyAFD8ACndJJqwQz6LUJkIjGEw08Oaq/4
IboZJ9sxKeBjRveItbPYHqsIQmnjRQZn7CREcAJZT1c9kT3dzYGDd+aXtWJr/SzTGrxXJp/lpDuK
P4gNnESsi7Dof1NAOqpT+GCAkyG0lkBq0lwgQIb479pASyvSLgQ/f/Hwt0X7NcJgyNCG7nT/XDSZ
dx75nergyhvdbzWEWLeLPYPKUvj6/h7Stm3aeEvguKCV/fZ4JiD3mP8VeblWRC8rx76G54vIGPOL
i6e+urF627ZlY23n37GyYF0jxxKMcZkB4wJmsVHCUw6GsDynwJnXmUM+o2M5ZAerOiBY7Xs27OXO
2qebnLnM38Xz9wBMMyKTq2ea6TkKB4pDPLVPVGucYyaNXQE9nlOIPu3VWNuOwxhfGu4rOf1KQhmW
YTvwZqgafTuNRaBddscw+vBtLkbf54g6OOarXweBZwSIZxjP0W2qNVFYA1Bq8TtwxKRN6EdAz1bf
UqzCRHOMNVeFh25Xg1GfLhd7/ES0SxWYD9GtIBFvaqXx22FAdZBE6mi0Jwe03CiPu3vgGL6X4/yL
RqXSBsjbEa+VDFAsSGBEfX+nsEru5xozFYAkGOKX4nvee+eyYK1ekt9JGxiGLDpuZ9l6eGHwGmwj
4/3SnmX7NXkZZp8aX0HAom72YgUCpjKHjemwviUoxNXLxWj64DcoC00D2KlpB9V9CttX1lg8jzAo
w1uFdAEBxSrSU4NNicC4nw8NR28qzb/Nhx52KXpdo0KR2u5fGFSvRHo1TTMlkJ6WT6eyV8237Hb+
6z0gJeqzrdOYmKkLagVfV/oa6F2/K9ydYNTIoxR4zmkk0QV5p6Ewkoz2RgkkW+v8FbAQK8lNGudD
3Y1fE3ZBLTADnyCjCdvEiEIC3jMgdusy6xlF7cAfw7vgBCncE/yKQ5DTD8d9qAbHrNcsZ3VXGYyk
dWg01KgTvcq/4oZS8U2g+XkR84uKt5otlcfjARg9v05lmbgLkQcizyNxcWAZk2bCGdnYp3oyiscs
K37VOUB1byaFcP2UMWhHkQAK59Gq+hF87GBmzxSiAoecl6CNC8yKJvBmBhV7qbti6W75Z3qUdmUk
MFOeLBDsAN/fVBIPYowxth7UFzSXjudVHsxrnaKLoZV8r5osF9Aqpk5rUZ26k+bdv0PVsr9AfxRk
HW8dF823bEdWmTlq/TXUnMcna6L29TWqrfEQvBM3EuohZLHO6rmtO+LNa1c+K5WACmTXCxMe9mhx
i02bOqNitQsAI9L0qyRwChP08xsD5xs2YcFoYTGdkGdPT0hZF4uo5zNvgWce4+8o9HI8JdQZ9VXL
w6stFbofDDVpG3NhfxHpTgWV5dU0rFWH+vG4Jr4OHfsRAh+tw0gjp9Czc9fapJJTG9x3WL3I9kCB
SVmuh2hDFp92A4UlzapJ3lbBPoQKCCDxvNFu46Jumz/IZXDhL1O356ihnzF4Fif8dyzfvUFqnqtR
q1ua36KOnqYOtnenevWKC+v41VKhi8bq8WqIFJsACySiSbpgrvQnNYZ9gTUE45LaVz2fTfjnD94M
vhdTmU9Pb1Pl8ykaahsacRd0Zqbea3y745GLBOojllwoZvpx64cYm1RCfDiAluQkwmCHojmGvran
D/gz6utAmYKINPbMIxc+ycBlMSXTkxzNK4vPc8sPfMQs54GNntJ9aVeJqhh7o1QgFkkbMsYBqts2
LRnfnY9yy/rP9j3XZmzeEyOzxXCcZjOX4+5TcI/BD4UZfvCyqbc/cgU6UaEi93/Hjl0eDeKMLbca
FyXdTNHRzK/yt14oszDNgai7z8ML7OfLXswffMinx1pt/3XoWx4E0YdyQ4lEEa6gYTpCsc4t9PU+
YT4DRH/IGnMYBAipzdVFlPAlu6cu2aTRIhesOsbTbNC9TEKLvAA+VBULTvdlQkSU7Hx0041Sps5C
4LHgZ5vlWKmhKkou5bS0/eAa3QAzhwdBIYehKgQ6ld057e+dSXdEfUPR5PriD8hRCTzyP6eRJ69B
tIVF+C+KE8U+gPVFCctQ+w9MCSDBBfHvpAJ9bQBYbvwebChoPlFF5SHM0YOxpKjNXqBV9dN07dgY
LJy1Nd687iC9783m+XrtsWouprqMV0FjBHkekYTNTSL5kdIVK0T7CfqRdsJgIfOF6/l95uVdYz8Q
ZAcpySL4VoXdyO+uYaRWZMBLUBxvl2hZzsVeClM1mcU/9Ake6eEiMSPEUkYB77PPLTtnNrl73AGm
PGUEHiVHDNsSj3lPKNrJEjfF7rCGD+dmh+EA3h45rWGopo8MUJVbP3B6M3MdCrroOjnn97jku14l
GjOHhzg+pESzKuCiRn6usYKWmqOVVmsktiz71f5fOIa4WIub14KtZ93xtEmxhuNIAMm1Ph8HZOwW
4GbGn0l+00YsMdty+EHfNleb+rO/QwFwrXtojbJ6WhPViwokkqh/iEN6jBXng+8UBXwfz/+Hbjc8
KXPTzwkKVps93bdMDAWp70Ou3y7Ni1/w0s4Ajxi1qHwALS9RUTB+iEndjKS78i/LBwAciElARriV
ddygZJ/5f1kDZFXkqiQLZ4LpfnHJlvxuE+SQsS75U1hYrFgRn8M94eytZMMKLmHzcle52M6OHiR2
8X9djhl/JpgY9hJAz3LBgR6SOLN2u2svmbLa74kTXTxSTuhy3uxDkUUv9bHCv9NP+ZgpCe05inBd
AygL0qPlGYmTu24dV0EeERdJNNlW7yX+joUuoQud2FV8q86OveSNLpErG8z7hfCs5DPTj/d0Hk12
o4/B4d5uuix8UqfH1nIC6yBX0ci994f0LQC+M498d5g35LKfttpRiAK6KxXqbO++Twrrgjs+Ndjd
HBuiYOi/0/ANSEFixwrF74nOg7TxVq4zOgC2MPkN+EV8TK6yIaCO7tkmumYSwm6oU58Kt4AXD5PY
Ik3UzY3R49jZMFGigcGjpWUvE66M9w2jk02YhYU3Zt/lpji6ZJVjIBPqKGmd3F19k8wS8+qIFXU+
EkjsUX9aWNg89rdvFfAkTy/3/NGNRTubs+aOKlZkzxpg4w3wd0rPSSP/IlQjpFAJ3zKGzsTRS93/
4zw7YCc5bT1+elQ4gi9RlED/eww7OUYwR+Qvjjweer3lXqI0VclautbfCWl75HFSmsponUNi+Xoe
le6XXLWX4laOj2WguMYoWhHROsPLJAWgT/6U9CuP2gWNP110jgVhNBEGZ1dIycq3tH+RdZa/tBm4
DZzNhVGBmfeEIOIFTP7P85rPxp/Jj4ltyuoRVt7qqO6SmKp/RY40/t35ta2PFa80N5SiuWINCKIB
wFFHig1c4xyPVB2eu0e4ldmTjfgFzve7G8oEpMve4Zm0Y99O2BiJz5gjPkF+9Myo/KHruEgq0YoX
3WubLYbPJayF/ZNHNK9CI3mmvroHHjyTwXVgljzBuHqPycHLgSHg9ednHzl9vesEx9NuFwW84bth
hQ6uMqyjaboO1BGV0fzER3vLEB+FheGuQXbybzQbvym0M7cTe7lIkYLAHH0FA66CMC1srs+hx4k3
KN+/HjVxgzq392hAuRWrMexpFGA3HmEfg8s3i3apYloSG00QRH3eCL9oFXbTHT0IDHnB4V/Xk4Br
GXFIfOu4qvuTiknkksZpBvufX3xt3tUTJJ5AfSJ6gS9FrDf92sg/B3V+Ad6yhFoq2DflOmp0EGWE
se14yQ0oxg/6DZwt0aQatGPtAveAuLaciDOte6/KLXbD7p5eC5LmIoO1/QoB0AXBnqPbaWhSrI7u
7ujrI24KjYmtU0YhhYFkLB6FQNytXdTLAgtyCKTa0o8qVGxRd/WjQxIrNFv23FmkFsIK6dex1/F1
Lhaqi/H/5Zhv72Zn0gZoExony//5YDkoad2ZvNAjYdYp5AF2tIks3yQgAfbVaeeCLSAEFPhMEa7H
zImZGtadUz0Vu0chUopEBPVhSPUusVXpXuGG3TuCwierGb4jHfORQCdxxLCLpe+gfQUKZl6wqTpH
/NImm4CWA/QBwRJEsF5Obfa43xEUc9HSV834FbuAmo/RP0ZKh2aQeNbQws3d0rZU5scm6plgqbPX
j3i86phpCiwEKszIU61B7dcXGozbwScMG9/L8TICVW2yknj9+eN2lTXNFE2z7IlR58WXKDQMGkV/
ZaTlTeKh1J0JGT+DyRl4JVQBDVJ9K204FeAr4b8eY6vccsHNUK9CO0hHXYxawWPGmkEYvb8j8YdR
cdnJXilG0L/AQ2QnmAL+bO5mm5filGhu3HQv3WwkNPf4deSFDzJzo70223DloRLaWwbHW+rTFK1D
SUufMaGj7E5R08P7dLEs90u0Uup/5469U4nbBLis2a3ANOpc0CqRJ0SHRyNnQN4niQ7pNrfWt5fM
99utVsdI4X1qZOJot+ns0A8vq3Ar1YhKTZp8Wkn2akw3iVu2EzZUJ2UOJ1ttALKkUPCeGSYLQk3e
OUMY3lOHRFEkgn3pK3RiFiAdjc0OAOL8CK8tF6wu7Ad1X97hc9IM8gPln/cK5cAO6PRL5SJNQsLF
yQ0nNJ4Z8u0x+ClDToauMGHkVuOwQA5U/ABTx1pjD+Rei6bGjhED0hDwo+vz5NoxeAbXFbbNPKb7
RkeFDbNwRmZsPOQFjH02xXfpVtQDnNg2zl0m80fNDPB03F5cnTdwUfLBT+mMd4cN6FSrmXqsuJKm
N4QjseMUqKE9X/YMH/hzQijIKlQ7V8gsiwpa+apz62XCLneD375RMEGlBOIsFyxpuiBLUqWG4HME
Yto863hYZpv4t12FtkGtLOmOUCn+ajhgTdDKEcHOhWJe93LDxzzIEjRjJh7bLorpMejiX5uczTiL
+M9erhtQ+fbROW3qv72ckDepT5SMbXOaBJ4a17lDwYkfbgSDQTm8TMlo5DyU8hy4djiQsLOWy9/Z
1FUtAK35PIj3p3rP7Z+qGYfZEbspw43JEC3xNIjJ0Dtoy002TfZFQc9SYZ8POsCvjXnf5AEB14HR
zYLt2aG2V5o9eDiv1svJ45Wy5gkadb2VzyGS86WEmPht5wY+QZWPJjlPbDaQ+NWeuRp8zoEEucZW
hRzLyCHhm5Jjlr73A8Wna3/7bJaXxjvINBh10Niploovbabl/rXdXMSsWD/rteq4UTTcc1dURkdY
hQ3zCXOKP9dHNzfl085+U9qP1wAJgEoFMU1ZzT/m4FQLjFIgll78aE2rlW2HMW41TdFVp4/WmRoB
avRhQFVkgkr+3azNphn0dzLAV4zOC/8HJ47ybBESrIt3Sio9lxjBRhh4JZZEglritbvO+GakcgOx
WgWnP8kDqlTpLeO360z1NeWxoUkqcFNcXIX3xN1O0BwBwlOEDp70PnOiTPL+XVY1SmOCMuyRWE7O
SUWX1FAbrI9w3cABE1YL+1kg2KB4Fn+2QTyCcm//CBL8xTCYGxUzIY2sdu1Y/ByZzYNOR6Lp6y1+
R3GX5amqfqDSgJlS5T8Q3Z37CZGQnTfii8eaOPTEWQstK6nN4fN+0O/TvQveN48wj5I9l2UmW4WA
CD7cK6Q8uZt7zw9DQ0Dp7epMx7rs7BtM+P8x5z5tg+jNe34nMRCAGUy1WPgw7eBoqmw1tmGNXd2v
eDDJ8aR0MKWBa9ZIj7MGCHoQQOW2pSahXuHywLBlnx8BPizLqz6vajHSLQq5bP9+Ve77bxzZUicS
Vpu18AOPJ9Dm1imG2sMnAAvtfpl8Ex94cxUiLLiFcLYmMp78xnBYV9qSQUS9bSjreopvSiv0pv6o
9lztMJhatIGwsJlE2IBOtwAZmQq53DGCm8XSvIyLe4qeHfVPcZIr+f/oNxll2S4Nmw3YAdls6vEB
3Vwii90iOYQAgWfbjhzV9cRjJEUf5JbKLW8Fm9f/C91uUiVayJef1bWJwiqgMgeD/rn1D94sT3cb
KeXcFK1TTAULLT1Es4cu0FZJ3BLHHk4GXqx4lNfUtpqi9LsxR3EPz9eILJHDb7+1pAmEiCDb/jeI
NdQpnOL8rbCllnV3x6xPE8FDn2nPeiRxoB/q8VuS00CppgNgN+93lMaS/v4COQbVOosrK1qJXcRL
R64PeB197K1DytWKqQPKT2gpFabJg0vB5Jfhc60zNx49qAH6nF3Ih+Vwx6VWkDqwbG8RWDWm0fM6
jcUSoCLMDbDEKLnN7GnqL38xNjvven2WeBBziWp/WGd51KNAqEz8ijm2OAtLIObuHAy8zayW8G09
sUkM2/4XI5AvYsCYOUFjoxbygxsIUaWMxe6pV10R6knbSj9VacGGrq/IwBfmHN0dHZmIEpSUBWxD
1+9y4rLACe3lwmCrkKJr6rgJ4Qjcm52srGab5XwpnKi38Kt/TMLnLpX3Rcm6b9t9Kv585Cgr56go
auW9bANJc9OC79EaxMB0VeQ5b1Ii0adGo/mAtcV/hVu7ymH6I8s9XR1Z3iA83YirBqSaDGzX3eoZ
hmUyBKQSdVVna1JRYUzIIZrDNKR0CsoJfJsyG7ZDb86rYC5OnDEcXkivlv6/ykeg6vXUGdgH0bmX
Obx8welPiYXqL+FPoc6FiZiL5OsTlqGUrGkiVNWUmJ33ipTeGWicZRpMeD4+683RxWQIVDxL+nbH
wxhzK90Eiu4RAT+BsdhjIF5QkhUx+dUe1C+tAOtx3r4J4xU97tL2nbNgqpYsVtkUFLx7jHBPaAS7
z+QY2eVb8ZPDcJPmByGrv6iAhxmLudH6vXHhtvU1mwtpOYCKsP+L59ec8KhBnzooJq7cFUXALMR2
ZRMiiqPFc8jwYcl+ZZY7jS62vYsDxFhj49p3XOojpry0TG+WeIExHeNMoVXtNMta8IKsrdKO23aA
0j8LlTbILU6DqXJZ65cSUWj0xlmVdFPDtfnlLWBOW7pz6zzNUhCCGKc6GPSxZovqdqjOOt81388Y
9ByGjd0vKs0YfawX3kWPLnyPrgJnwtHRJeqFYeRvHAP4SWJ6v9VTDAYWdUVmZkhVuW98DF/CZCKC
BdY12nxhtiO6q0vIyVOQo/V2bIo85bpmrXZdjzPS+FME/BDZA8EPqxKIXezvoi0eg3BZrIOGnUPO
u8aScY04cudpLC6B7PTrtAcqQcLmf2ttBFHKq3q6zTtPPlU5w1q8zQfLWbiazl0yjzTSdql+zcdX
vcgmt7/TiSNuOlZIvmaDoo7eoU6pjhxplQx8BR6ms+syLU0T8CnwmVfmQ0c8w3M6AdjoOD8wv9f8
6GOn5w2zr23/20wOCQvNn2sb9ZJYAUu7iSnndtJyU+tU0CqO8C1FTXjWbqUm4WrCap96nyHz1R2+
P9MJAk1+Z3YzVmXZOxzu9QbM0wzkqSTayrtKAfZIhEtSzZqeLb/K705JGlgLo8PULBAC3ow1NprC
vjgw0ou5Chvd8zTR6Eqklzd1aWZnuBKyx9rXYhjUO8twFW60rrDD6LAn7+Rzb2EghsTwe0rgGL/H
R48B00v70yyivsHzRiY12tN0IyMTACgAC5GTRsqFGiGYRjdhgL4knRZGD9kH4FCMS1ofvMQG/hCd
KgPi8TvGyXnU2rNS+u8S+cTn9w3oXfczakwMYARs/sWBlMMc/Awj05wBAwn4gFFR0bFp0JhweF4Y
YRMMB/qHpbKHJ1qJFmoPAgHz9UYIZPQFdH7BuQz0PjJB7J8KRBLDL8Wdcd/lyqYzFmPAnsKUGi/i
M50xe4Y/UloJwmTb2yNkrjDGcCEgZGtpxleoj4VfKw+Y6oRg73Auep/76N/5V2qLU9EStXjmSm1e
9OUsg25rtgvyvgfc91rT2nN++iQ0pjOuQnj6wLUc9BvOLUlo9hpRX55RYoEKlo5JpUaL8VxC6qPz
f5Txvq4Os3gnDxlclOch1G0XQCN1CcoUa01jeMPMQp9e9hfIel4XL3mLo9e5rZ/1oqfq1FwvfmBO
Ri+uWlQqE/IIPyqTi5An1JmNuvBeFDXnLEE/1RuOboRkYQ1w4sWDu9sAa/BNIJe6BJbsPyvB+P8Y
US8DMa+p+b9e5UPwc5RyZSA+VUaTjrNUu9iMOw1IdojnKowD9Wj30ULn4OmWZim58ovS64i/tSJU
64fG0RcmR/ecI8fOMH6N2Jo9auVzPDehEe9sekSqKp9WFagMy/Mvejl6otH0Yudkc2EIBRm4gdO9
pMZ8F7/BDQOjQGVD/pjQnZXGjZujRJgoqR5U9MHfo+2Q69VbMSrcYyWd3AU+B61JrTqBdUnHVpj2
fr/7+MqIMTHrPZTb5QujnUCDXZ8FXBWz5lu9zA4U5JOXh+gtGdoJouISF5HkuG7bYsixZzy5Rqc3
yqBQUwIcQKK4aAgaQT8qCtLQfgXq7qVxS5EWzy7pZUrcVplRgT3aL4VSp+1AbW4urCxrU8waGWCn
3TpTasrAfNiZsnEfQ/pl8068O+LBfHETdqVN8lWwGPy0Uu+VC/WqLAOrFRgQqfs6kzmcFk49sFzz
VQGElXDL9NX6TixTnVnmu+JJGeUK3pYm4TUKVCshE2IAg8u1VbEYB6IeIZGrNBO/zyUbh68aanf8
pJAuaqg7rMF7DIDSCBr/u8eEQ/fpkLclvS3Mt4E1F2upVqvp/awHa5I71TuvfBTyx1MvT0EdcFx3
x4EiubZ9yldsiXntDuKsx/ZnzGCBy5RGklGYfpYM5/74DrRvqpZwnnLXgKNCIW7QgkXjW9hvEXDu
J3odXvcaKjowkzOSrmHCbOjEAKFjhUAG+eTGejY/hjERIH3tEOVVUn3LAf5PuFhnIRsAFhYvFugz
s1toeMUe5XYXGPstxFZEmyuJJdluIu7VfyPgtlaXW4D8rRN9JZ8d6TT6YMGT+rDQqkoA6zF+T55H
mvbHmpFTQ5PPYNQ1USiJrvolFdrXtlS+i49NS/tdFWNdXosY1qyAi6SdWtJ4hokaallP26f3RFwF
105KvLCe/nlE7jAnQyqQ8+47pNeJGOWmVHX/Qgczf9XzlQJTO27751WEMNhOxUbQBnXQsqiUGCmf
kF46U0X/aMjpma2h5JsJFQoVs2XVf97ZCxhqir1F88NaCqlqTCFN6dMK3tCW3IJGMMMuS0+Ztx/s
xtKlX+2rhTLPfWJMrMASA/vdLwLzFn7V4J+fsUwa1yJMXpJbSnMolbiMt3V2flIxZqZRjxpOzLem
1yrMt6tW6ty2f90WDcsd8ysXQKTaKuxuFL5/gBq8xOIa/E2lgfobIrlrxGPHqnRU/XjERWkQxI5m
Rg6/2ly/k5tM2//tV2eHBYQVLnvZxTprWZ+moPno5kuv2tOWaJcxu0sOxMCxCJ1w0w9knuV9Zeb9
YUGECb/1zlGKq0PexlL/IZcA4riCPqXuNypektjfbkWP/UA8iTp9b7eBVh1ND+zwsxVEUGnLlp5s
mp86qQlBgusGqOt0ln2l75UAxalNPP5I53whdXAzgZrHIjF7zx3pTTypOciCe3Yd9d/DnKs6hIyE
Xja7aS2Kc8BonwdR5zROwB0N5QltLtmT8XAvWHBF7dwj8VIOTG4h3h4v6mSn7UW2AOPU1uD3qSlU
kA5eLhVHKXHw4eQRwes/HQJQQBQHqDk+3/HQ9eLgkvuSMEpKAnJB8P/GP2G5Tliyyk4LuzT1qmNH
rgjHNM74gNKcVl+lib9Vo0Fh+04Uf/n/cYtl6rQk8hKJv55OwBoLU47nV/A23ex3ZpwVEtecA+xE
Fx1GRSYoUYjxGHEVGkq7WWsynV8NtgLjOtpL994zqenqHTiZGKyzR8lrU+xdt4zo4TBeQ/IhKBp6
6bHu4KunIeb+hn7RYa/xy/H0fuihGbxLKCorNXocAxBumoLGsbvrpi7ybg1yyiy8SwBHp2l6KTWN
eqIP1XRkuW4HNjJNxdTgTU+sFj+Ic1rbNm9LjTgIc83ck53H6CH/jlWZ00NqMYSw6uHbHlCSyy2W
iPbSjI2bBWrHAyX2JStdWJ5xJ+DxoKdDZdFY9vwFfxj5UKJ1b9Ypd9cOo73cVa98jZtTjNS8nryp
QH5Ubh792p5AZSF0Vkyv19PynpEQNTI5QSf59Teg31Y8T9j1XRVbplu3tVqzFTGfEgMUCxjzQeQa
6QhsRxH1GsjeFDvJgnic8sjGDbpswM6U4u5LM6A6dHBGCvzijA+Dg0HHWzoORsewjfkL2UW18QR2
qyrJD6YUUD0s+U0CWRUKFRuhfh0rI9HopxjOH8kLh8x6aCIiccdnbW4aBh+OikcJox9IKaJVtwt6
GV5sTqP2IRvClf857iqyfcpT0BcclyNZy181qsJS6/pDDyL/CggzAEb2ohco9EzHOL3ZB+DlXDa2
ZXBps4pTCTovJcM3U8xUIhS1tdrp7E7RVXdveZMRD01lTNa2LJQhYaUMBlzblH/EjCr34nl+GPG6
RxA7NGzWgf/AM/2H1AMxnD3cQkHsCNpHPUis8pxcMagDHURlJrxod3XtLACW+T9Txiun4lWx4jIg
CR695y/5r//Kqgoy9PNdJbh2xuG7oa9Xtg05yd00PXu+po/djtHu2oP9KAayb+PFVv53rps3zR9a
Inw3lylPqVNKdxHRKKf75FAgrt47zkEZlT4Pfk03EG/TAKmIN0bBLv72vcK6VLqfHj9j2iOoT7I+
XVciXnA1DIDeYT2G/Fyw0rwIlwdsYrB7K51LO73pT8R753T/SJWJ+ZmhaHVj4vgGDhcj8QSnYpUy
/dnVXt+i62Sppo1TZY9I6rF2CWduvhLVtYyal/zFBcq4u78iXRvUWn0sfXrxftbW1LA1IlCEeyCr
8TioF+7EGiGRx0z92iy+Dd9v2nvNlYu5VliaF+anp70gj/HvAYYZdbWmfWsG54AWceV+J2j9c7G4
Aj3qdPfYtXAGtcH7QUvawFEZvx8T6V95pxgLCSmA7RtJe5FOqBcQVqcQmKR1yaB4xE3Yc3PuH0zW
sZwZ9EFnpcVjK++NLZRDroOtdusYQZHse7vIL6+D6Loj68u7TEEP6HR82Wpq8DaBGT3DX/nRZZgK
P+sXmFQlDe/OVnY9g9NYT+RfipUfK8AcSgHI2gc9oOCiBy5lo8bOSvW00hd7GIvB70rZGNEcNYt5
NRW1lcqgZZeUKi7TEg2HmJQe4izIYdi5QH+/sjnQjmOGEZoyR3tGA++pftrXtlt3x5KswH2FmfjA
Y5bvnYkE+5Ws+GK28djSHbYuVNkt9XsiahLraExD0wJSc7ycz0/kOcatFH7WF9Wy/q8LV7FOhe6J
T5fZvsCku2QGFfaUpjoyARCVtfc9h+czFYqQz5Ntt8aSxngSnNpAPL/ccRknoHd3Ya88+AXrAJnC
rjO+pyh0r7Y3Vu6xuAP5oq6WAHTwK78+e/F8tj5NMOnesq1fPcRCCFx9oHzj1SULjC+93xxMawxU
BgHIUaYdY/LF9zv0z5mjDg6bkj/FdTGHb+6jfFtAdC4NPut2PaCrjk5q2iSbgry3XpNsFH1odgH5
DnGnv36QhnT0E7uhyvyyAMFo/fORgWMpf4rWP8gRQ5WdXwiq1bLRDW25K3bOlT3PVikn6VgPC/9f
L5h6oriRiqnr3gPycq+JYMfjF6svLqSxHKKDUgvQX8JUN0edB9gXbSSabAc7OVLupBbqnV53VRai
iAsFos32bws0HNRJD+2AD/YfNUAAx/GDJ0MgStn/sQclYKKGh9EGIu5mx29g+m5w0nMW6ZxEc4WF
m3R3oXQT6+K1YSiqc8G2FY5ZPGTeW/Wmy8KAvOYkytOJ4rL6yiSHVLBLKr0COwCjpiSkAl2nyJbf
LXMs4P7dem9qk1WxUBbiLdGtfvsLtVuGKiHQOnmkuM1vQ2pjCmiqJnVNGzbav0vfEw5PkmnuG3Sc
OpH/Wsxwpl9oH6lNb7bEQRD14Mki5bGO+Ml1d4OLYeJgjtWV5IJVOy9CnMhy41KpHWyah5Gn/Omj
IodPgzxmLZRZ4dn7LTgqREINZ7++laZ2k0/kVn/sY0KZwUA0J60z4ok3AfnDyAhtTsajNb2tck+t
3pHNyBthxk/Yx3jhwUmP1xGmeyUhRkkVKCEOBCcGmwFiYp9IPA0cXORGNYnkzDlZexlHd84LkmW9
4nBKwfD4cwKo8+7uoYsYS/bi/vsR2aoUHMmI6bDyNAIjKZ3ahY4tBnlXVKGo18JR5AJdkcP9U6ly
h/SwW0z8QW//+wjB5yhMi/do5XfTXKzUczE2LJZoif++nIja7CrTl0CrJpFvtavaDA/5co2qzDni
TuYmgTWBYmBa5bEsgFYFKsH8EUDsSbwhe4NgKjh5Czl2fnprm8c2jsnfYJWw9uMmTWodcCsWTB5j
sfbblzQbHo4Vlo4DnoWYnjnuzmHSNlXt/iN3QLXKffG1mIGUPg8PW54SCwneLAWv+oP/ya54Km0P
i5cvksp2UqPLE20q9RhIgd616nzHvjPNqk7HxfxQcgAqChMr5PzDE2FJUXssS9Op5MRvELbmaeID
MQjfl/t1/9CRowBiELnmhTjXGmfjnka8Akxlo8CcJnwb3YLialo+hDn8cgoP+45fRR0e3MUV2t8T
cLhUbtaP3a6nMm3akGzgEKm0Th+wmXlYOfBminS+VVy3C5kN7l9WPGdKD9GXlkh2ANPgXhF6AkdG
zRGHPx98DWgUPxTF9fxDDPnIndH2P8xy+RZAm4gJU1DuWjoDjCOfB+C0/4uDayadPGDO/q5NSK/c
fwDaBHA+LO1hAs5Gnn0yzHsdIWdIMSBaVyF/T2cFwUVOV5xqM+lGDkR/l3kSphKlq12zscZSxkUR
w0s160aXtJmcFkBBmoe6MPSgMu7tV5izuPOiHAD0nhvenz2NqmOUnzIN3Jd36Rj2tVwddYOcww95
PXfkBaQVj320poBQAuA+2KEA/FWUpKvTZFOhOgr6QaDUuZdWBIEleSN/XNapO6ucnAZniVtmiGVr
b7vk3pSqXwuHiJvsgYLXmzuHo6Kk83x3LnctWQNR4f3RGIKiyC6Z5/NY+Nd7yAaXv8NSJt1+ND1u
NIqUYGfYxjYL3lamMfcJPa/3IrwWBs9apHgD/tBauy7m2cKM7j8nf43FP+Vr4AiF6FHS/KRlc6yH
lmZrwl+MhNtLqnZp8hW9uTQrbb7FQPS4VEDydmwd4TPC2priwrfqTlLRnjh7LN54UdFEW96ynnQU
VwCcBLXEeAtt3WEZLXF7PVZ6SRRIdVJYQo4qJGEnmeUg9JfE2PCOF/bCNiXfMWImRwvi+bo6lQ3c
xcyi8BR8ZVfLatliVuUhhDoNlo7IrgedjEf0rnw3ivM3XN7Jmb0JqKnridbwsQ3Rmvdx8Og0MMi7
sagxo/fPwirSQRYFE6Q1WKapSbkGMjsBtZFqFBzgJ9isXqXvHeSW20KjV2v3mYJvmHBbZGikQtOd
1BEi3YfzJXv74gSpujM/xbTgBq2VlX25ZozbpZ6IjgfMrmCtgqnegarQxvzs+o0sOKxpfV5V/lXg
shfO7klO8l2D0jHHZdej3LkMpRHGT/8hS+61h2W3+8R9klRUdYSxSPMDK6VEc3ZEwK70/OWG01Uo
FvlYyhCYHJkzF1KSQzAZx7i/E96Q+y7l7Xaz6nR11Zj6Db+Ym4Sp0wAF6OjX4aI736r643MMaas/
kn0Yk8qBCYuNNj/VH7T3mR+ZUfxRHWgDytKvndpt1eeGflQF8dGPRbM1OtQ/wwuFWFW4b9hRVa5i
hHC/YO4SSlXd1NqWl04QpLFBKEaOoz00FXB2FUjoPCpVLgfHOHLjoLNvhQjHPgL/q1FUS/jrX0Lk
0gQYRKD61q85gylCEH6CjKNXbFCOPcCmHwqBWQAFDs8/yhkzRvufkHE2Fsg5qZTdfTGN1v/AH4NR
13fM9qJOihG+HES1HrL9Nqi3qVBObpuLlWjAlOqmFjnQcpmMN9UsKcmRrnZOdvQPnqEHQO3lNk1d
mvDkJiW3St/Y8MlZjQRtQFLDIX8B0YPlFz8onHCGajclbPHKlN4Fpu/vZd8P+MZqCm5DTxont2xI
/dwrylIO/ploVEBYLeDiJwSF255OuIFR36rbC/oXQv45Z2y4V1dqXOj8TVNzQmyMWK+bGlc9EE2s
q0gBlEXX+LpaHS/ZKJmykGysptfnbHGMvQkM1034CRC+n/AQ9K1LSS0FSU82aYg730QjLyAVVpDa
8347hic8GpX4PRNCukwnWeKXRApBfcA5jJLpDX8u7c1RCIqIDYw+A69SETfESgHqfJqkTTvvnfM5
8uucT0fb68xwTYCi89irDsc5p+VPX/1qL7Y6So+az5F0AT63gtc60594xjLWmox3nVxbhH7yskBq
qKAYosen8XB0sCwi+xXctFNk+Y0tpDSNFYzmbePrZQYfFLv3EzE0OKvP4CPmZpKoAPAb6shU85ns
lXwPlgGwvatZRApd/QGxwqb0EjvAS9YMygZOxqXIKN8mO5xqWiJjVR7810owt68iJczVy7NAY94h
uLwMIzoOnb4+uOnTgPjVFAJhjzhRkeMLWrh+FDPp8qMpTPzSWdzMT598Pp7cyHOKSo8NuK29mNpf
Gsl7i8pcr9Q8fLp9/QjqzbMP0rOqJNywhYLdZI77Tzb/u03ypZpfsSZqYSdAsFXx1NFalw6vzD1o
X49FANTlYdDZVpSDM343mijmEfhjNtpmlDb3gExHFtWxdRBCRDY0fm4oVkUfi6XavvBrEU4NEmiw
XdgQqgLNTdiN5hOTLOeFe0BgzOEJH0WiTbVa5ruJRInZU/7EPF8J3PPwrPPXkDg81QElTJpYky1J
axZAV4DSX4nDpEnw7Iej6kKjBU3TbxkPUjDULpVniFlkz+h6x50T/ihVc0OwZ6kOpJQGEcRmOe5M
ZHn0Tjw8oGo15/9w4mRSlxaLDXqKUnLMhZLxRhfapb9fxbySMrCsTsUxkXhjwj/3/gyCUQ2aLPdY
qyf5svR5na/yu668kKXRYrcvEQfCOUqYGhCP+H/SBSzC6ZEqNjJELm4kydIF97WwToITMcnrOo/S
CWXBuVAOVSjOlC9HjHfjRcrEeZldzb7xInhyMm/xLRXdsFPT3EftW1XrovEVmHzXmNdbKHm/FpQD
MWfSWEZsPp48rK2vot4i9hZ+5pG3dyka5pxxf7QeAQnlDoCyGvxzB7PptjzPeuBoEfQhAacZNxf2
KLkUuzIbvXnTYPpK6wPcwHSpV7Fz0uBm44TrrY8jt9Y4RvY630NdN3Ubl00zipBM4w7f90x7DMGS
cjTmxmGyQwX6uY4iWSlUpnA7y0fKF8PuXeh/F3yKI4qlLGTTDvM4ssakLDJ7WQp1zBr/b9B2uIU9
hGVpuU1EibAG4cns7P4MSCQ91JA0b0K+qDZKxl6nTRtCyhH+xziHhuN99oL+bjekVt+sQIRaYbLY
x07cDI64OzA9/bsx1Y6H+W+qminsZAZbtJ2u7EwlrPeIG6nsKKV9SeJRc5guOLpfAUZVio3wPeGT
Rd6OB1RQZ/1vwPIHKA9xI5GeApl37nNfA0ykYvoTG2w3J2LfUEpBSND8/6x5uBQBPI89Pf+xchJJ
hPs4814gKw3X9YaSCZVOugd356B1K5ET8ek5w9sP8mQhoAlUcA8cNTNutd8zLHLbOKIroVpNmQyc
0B9uy8qOVyQlyaSSzJX5VE8RuidqkneczamElP14XalenVu3r9NvGRQJCa9qKJQx1GYqbDE4oIyf
dkPZQup1dFP5en+W/56S4ArJXxVlJrVFyhGdPcTT4Fb0P0cktuAOKYAFi6nCY1OWp0w2a+Mngrb3
os3zKlaizQBdPnY5NxG4JmKuvwvAJHq/+ZqrwfKBuAHVi7Qgzbg1zZEtGwhMtMcs5F/ZKmA4Xodk
WBGtfOhf6B0ToDfnM8zumNqxJnbdCpIvQzxVlCpyNHFOlPeuhloP+nNYsaP/rh6uHTEw4uQF29aK
AMSwQZsBVGEuVNd2UW6uZM5J5zapctGkjoE1GB8/rbysEIr24YUyRqNzj1sOMcxxF5/v4SdRpSo7
j/t01lmDYQg/+GqYEF8/upwQZ+CHEJDCvPv94bmZnt1P4RdyYWqK3ltG4wqxOV6YFJBn1y35mvgZ
AWUoj9X6BFiEuEEWMOAAzsqt55QWosFT/TMI2+1nBSDQHX6C0CMJx2r3dfSIHM3Sbn6wK7KWjrNH
RL3kgPHFORYC4hKyA7Fb7dBUdJsnFY1DzaRAo+hL03CLjAxV2r3cfuSnVN8oQzIR3PatL3TByjNp
euSEucnFZc/VDdS2isXCwwsSv1frPr6j6XnGy1MHmJ/mEToYJRn2+VxYcoSo8t/+t9Sx69za3b5z
JMfR4ijpa1PTtTRfM1VidB0VZeAGs27BxlJa3Zc94zvblzfloDMrFAXo0eOsk40BgBk98mLGDzE3
sLXMtBZ+fgWFh5pCXiiN+mgPNupBYAxz1b2CY5GsmVvDuW/GbT/c9SfjVuf6IoSPQ2XOxxJRU9kt
n9pIHEt5DUOUdYLurD1i6mLAghJXLMa1X7fbArZDIU5+Tt/ZHx51ZE2EMhzdLf8Ls4SF6x1zmuZE
z9yF3YLdogqxDv5ElXhYSosseGEniWb9OUBrVXEndFORFZQzUVvNQcmwsT8qSPtwrPO/xBctb0oU
dAKMjMgq6x/3aomIeSRkF2syPnGUY36JpgXDEkIIb9JW1NgK+djnQnN+ol0vuAr3XtBHc7EYW0sO
+Xt+3kWzNiVCiKkO7gsNUtulh4XNN6JrdN75SVVFxzIkFcDKVDvx4UDoaZ+jpOOfMF0jAaLEPO0I
OT1k0MXUPX5WVhkbczVx+XIYS0ipmoXAj6xqc0CO9r+SFsu46z+lBm2A7YHABZm/Kaie2IeUyAgx
JA97wk2APc1VkvIu/9+PAGPxzLjkGO+lW9x5QUok9Di/lPncSlPHUW9rx5tkRedaWx/59w4kCVJP
z8TbTBjgo40RWewgYO/hRBStkXS3vVJMaJpH4pjLh/0WK+9aqOiszwBrEFgH+c2YTFGKBs4bT3J8
hSmrjQz2+dhpXtytpBa69NSkec5ZU9WYC+7nbe6BuHRpPP9oNvwFrregdKIgKYNiGVKvjfr5tPRJ
JpsThYwLSUC6RbDxkRBGwKO6RsGuZCD+lF3v8c+se+cc+wbywENL9KDHw6vk084d54S4TRWm4DYD
8ZwJik9ZTHEVk8aab/ryQ075XwJmn9gYkjRuM7nhBaIjnGhqBn9oBT5E1JeYP6chS6lV51URKzX1
agWL06R2+eAbhhGTaEm/45BI03i8HAHU/KWvjSYliAj7WDMWRvku4AcaZj5T6rOi+aUqF9TRCKJL
tYSPmny3XAjleaaLZubkkZgeCR0GyC8RsHyDNFs7vHylOHw0mn0ZVrXdXsMpv9mQ6EoyQXXYhsvP
26BpPCug+dClJN8x755bFw1SFnjBMn6UsKwpIcw9bwaI27nd/c+49HFFV1QyDM1ApZp5xQRC52Zk
xTQdoF9oeEf6J18+V9cmKZ4v1obgpt0zHkIHN3WR+uj/YbSUA5oB+OgBbqIudoWQdhMJkvvaBe95
rSxi3fRHbx5II2wXz69bzHYetLT8mI+/0QU6dKTxsFbNtpM0kA5t7xj+jCJoTH4/TDt1IUWdsRwe
JD6xbBKuBSFVZa0Hn0w2Y4XsMFvSChSB/Y8deQ/K3+wCgqfJZ1+tnHgQslKTsPfKWiMWrXdH0sDg
yjwPivsDiJuqbJTHnBTf0NdT4ZyIbvLHuv9tESPSkRfkT2LQWJTbsbuDxpTzSvSVxBUgexAbG+rS
chdkm83jaQsRowqywg98D7TGIqcL/f0Z8dK74l3asbl4gQyVHBJFt1OetWDbIxAe5K1dVEBKZjQ2
PFAuwYZdU2rat6hsififGz13N8zTl2r0aesfeJ2NKbFrA6ISHrUCSgf0Bysu+LI11rkNrSDfCP9+
azPaAI4Lss/GyL+IqhOfa5t6wIXhc+WQWajJZ0BnI/WdCBEH6jZ2URJ16NjfUw4AncUZa9aHz9RV
FWO8XWcEzu5RjekcBsGuDVjBz0t03ZaGvV202ncWPjX0RSjYxxs7Ktc+kVkjEULCOW2U5Sj1hYk1
cOZ4bVubfxmz/yUkTqhPgAmwJC/X6SNxipZKcUY9d5odOQ1kxWEZ765Fq9UXo6x6PpWeZOZA9BY3
JapRX6scjGsTvEYpYCAl2GyrmGA0gZX19CaGSKf1G7kga1RkK2+br8Xx1Bxju9rI5EeZPeM4noZi
4BVxr71zYu9NUOmMQCx1/YjA1yAFB/B7yz+DO0K/Zv4wK8Jdtvg70Pwmcex3lnlyqbSjyvY6ALdl
KKk+SathAGD/zpZUx0+uEufcxWQD2N4FdLRjj8fH3YkQqDEzL2jC/wWCLSnNdzZNcKDgWRH++0wQ
BWd5RccQuOGt5jSjl+a+ovyQAUjoQ+dGWarc6qvDDbUJo56SGViMN+WBQeFo7es3ouzet7g/S0x0
4w7RtonOEbXlKaqyVMZhvvYV/9/Meo2ysG8hxVmRg7nxLkxjmtLPHCL+29/LFDVUrT+HFoLDgFEH
x3J0keUeMo8Xs98CqjDELQFZI4jLQwH1v0zAr197Q5HcmsrndHwUXj0YXZ56LLqmOrfdx4aJa7wx
v1msMZ6ztAIIZlcKCkVriYURBJYKENL51Dk8k58e9v3lkMkGHf2dq4KixvAaBM00P11dVzoPS55n
wzVo2u+ZewX39wVcP5zFncDzdNNgK8KC2lbySEuwL0PuDMC7KzL8mzPqB+TdtP6EJrwMoK1ddu3N
6T+tWOQvhGHKcuwiTm3M6jGST1I2nu8GTeRODUo6ipomqRL2U++NPrTxBkTcxbxD2fazu8Uv7OyO
2dgJlRA6gLVFxJLPgPFgYDF0wKt42Oi9ypCYEZ5rf4icgGghqo2JkgTCkVeXdmGyBAmNuDbNucs9
/BpcpgkRDlGHf7hdZ6NrcTuhaEhVqHW1qHgGukd1zcXh3Hn07QubhQj+pBpxqnm2CYfIoKQgVMVj
k/1xKHzoto26zg+Kj79mnuRbfaRQA2HaPG0ntowl5yZlIBjTr5TvHDuWNcMISHurFFgkSKLUNdDM
bahUjfJCMiCkwIZFPhgChd7BKGoKmUYyg6ZIfqu+Z70IhH3qqQ6E1hdkpONjGAWtXByhsiXtpBIj
jRb+9Aot82GMW4Z3o8qbhpmezHGMJqLRCr06y1C/s1k0CA5yoMAxNOI9Uww1xYl0D8Pf1MWunoZP
cC1XhcRPBaPJv81CJwPRUMZ7GQ7ip70ea/xkuutTjlh/8wm+JpDafZofVq2VM6UWwRXFXK4Moxw/
CApw4UTmxjv0EJ/NJzK8IvdFD5tZkUCOFwnRLq7nGlKmwZzQS4KZhGIOeVYThsYPswLfAxIImaO9
3ZG7czn17HPd4VPsdBrMN5pWlsFM6Bm5qePrrCIO2XTgwilAC1rexFpx5eXhIlKJkdhkHXn8l77I
FsESsoHNFKEEHgL1LJYCX/t30wr158ltofLNYzg6NR4NO3ckjewuG6NCo6yr9b6+A7ZIgFV//shZ
bDEdweGb4jZF72g5Ehflnw8zJKvjsqGAjvIvuFjhuHCJXEBmHvn5u8rYwuFuXQcKYlHEY2CMlsRo
ZPd/wCqvjRr2Eqw8k6nBpX9sYXU6qmhLdbZTzIMJX6C2CUwyJ50OKqnwDFuakmlgh0KGySD5mc2c
eaGaT9zQtuOcWz3RvrqvniiRlaJ/ZBRM/22eU7G4T4Gk0AXfX3k3c+DXgUv9xgYld+7jdM+1JECz
xsDDiTkEb28sxKCWNLb+C2pBfdyocBemg04kS4dvGsBAKa595h9noScXryAf+IR61pQO7pPEhnT5
Dw5kysw9S6r9DBPUQeyM7T7Ba7uwLvm3dOmrKh+TewWIVeqZr6lMkvXZVoBSagBXENdg+RSJrKCJ
Oc4Lr6COHcuCr/PT3WKMoLufQl5kO/rmdtd7TSH2pfgMul2BHCApxk55N8yXrnHFK3AakYGDB4hX
wxooXN6+VO1wbCwjyNVO3ERdtn4qG6h97LDUyqvKynUEixa0t/hgrorvHT1pjo9Qq7GS4nPCwFEP
Y2y77geFccI5oiVLqqTOGZ+7X/kUTrLhB3GR+D9ugLeu1nM7yvwNggfOQsLEfBU1YTarglPJaKjh
p47K3/jxsVPfyxffUeW4xi9nxF8rYFSucWjzuY6H7mj+rHAsicBI4ncdqziudYfJY2H06rvYOiN3
NpuOpM+GECIPVkNWvHmzJ5xnSrDRrmQpUJhdUtzDRLgo93Hn7Lljc2M3y8VrXscP6i0WnrVlwttZ
ft2Go1peG7lbw7JMX7yFBr7zchQ3PhBB9rF2Wz6ByHC1g3di/RzyXBZAyNnEnRuwx2AriCbs49f7
tsy1+/3gcgb2m7IPNGdtufeKcdleLcode/4FswYutfiYrLHQ3j+jYd91Bk/25W/4ygodxIuKnTqG
uN/K+ALm/TfMSrgVM0Sq95zVxJGXJnrMsSdoaUxSSRKrXjblMYpIeTD42SFj5Z481H8KZItgo2YM
fF+hiZSyZSqcyf/g8UTLA09qIKi/u52phpo9na0tZDmADq2Ko0y5QzhJ1KqXCFII0cscfpCPfhnP
U6uhhfuBJniqPnZ1z2uzIOOuy2lDy/YbtROVig9MdPTFALVJq+7KQ+1UJuX5iKpzpjKR7X5WVu6C
VYRDXyrff9gkxDckLX0qkBXO5/BrfXUX0ZJJGp6cDXA0vHYlR+TynFctUgmZ3M6vk+6DVb7cdZDK
NtuzwIr2Rz/6nL6ufdldBc9w3+nvx6vgVJQVLTvQcvSdz4xZxrroa3WDDb6WkCxiL0ycYuKhQ6Xu
4FQu5HUvAVurE6yFoF93nDs9ocXiQ+dBSK0nm5TGlyAUqg7laOiNH2CkTbnh5RT1yn3dRlhL21Gd
8WhqHnSTML/o1yqDb0UUx7N+Pmv3mY/k5rcIIG7JA8H3S9yHm4NcW8tuI9qZJFJz1X/dNra7giZE
dg/FoD5lc3U6tY0K7FwGePNBOr201xSjBj3TT1F68j/ZSqnPGRJbDqWtHiM1e+/BSxM9NytxhdQ+
v8GWPrD6AcuI05vQb9LK97knOJp4BM5JOTCGYo7cCkN+8P92KDwSSoEjlZsgVr9u18+xvgqYJPIL
FYQswUnpuXZwiUqwDc4tB/lBFHaIa8IA7sYiyHaRiW8SOVamBT3iFKWkZncz6ZqKmXlMA1gkTqZI
fQYq28PNbsEGpDQAG7lxgom15DdRXTCzB1q4Gj4XBQoixQ3BrHDj9CZYRvw06+w/KGAVdddYMhGE
jQr9COr3ct99eosKX3EsbZ4fmrYH8ftIaq8419cP666t6i2B1xj2GdP3A35RLciyPRT1WrzG4/Dk
ENb8G2HMjQ+ql85vE5egLruBTZ7F5pANQeRYnC+53tCyu+BhkvvrhvB9luGc2IVbBVCBKE4L1HcI
6VraFYzJe2amF91xHQaO0wn4GO3TDCwPISIwoKMO2wW/Y/ZYnSNQI/HE3gb5gMfdwn3u6f7jAV8Z
qj+pqQ+cgjEVNFqba1MqiHk6Sik+iKXrzv9REAi6J100jlqo06Yx0LAQgroAhxIHVuLxXgsr3a6x
Hr2jgga1idbwReDHZGkp/qyiZeX0n/81++7oF2XXbWrcHjcO8ZLv0hK4S2F2xpgMqqtlqbEfcjMX
nKTDpe3C9iYpMxhI5EwS/Cnsg/JiKb5GX+UHWlUMDYAw/xpst4h2M+2iUnoArL4djOjEQXSKJH+L
orH7VsUsb9m1FhoBjKghjHL/H6CK8Uw5wDjYpGX4mwgzUm6UpicsW30SFemFA2p07+JzvdF8yXtZ
zpYG1DqjAjJuyYOTKRCGotrHv7Vt5cmyxYoyJZHK5jsgGb6CZxzL0Bv6G+sLwGaE++7W+An7jEnv
svUXDxk/sdnOA+GgXMDoUcyR4cxkZOYtILkZxnqkXp3lOGXRJmiiBUCr8YBZUhaL1IxMUVCE9pfQ
Rmwjp7T8k5Xlr+wVJ4hnd3H+KN+oHa8ZIyYRtSxAQjzxyEJkY16crRVbBpRnG02YC8AyZMo7XGgg
bazLMrtcqz6WDuyaSVN3hJ4xn2C6uJrK8V1exJXD3PkSYk7CzQdcYtzGgtVGzyCxQiYGxqUBQMqV
IdphDtnY4hQ/mfoXjEENWVR2zGJu+QLAC9K7nMFA7CbBJ2LQAT0Kq/Ug2FzGxJ3Ll4LoygHOjbM5
8XP8R1rW8r+Xhlxks7TCRKoyZT9P3B/FUE98vJ3R1U3yhZYP7RJ1hnYrKnnFdEkvF6Tiv5G9oJ1K
a6Gauepir8gEjTxzE0hsCBokSrdA5XOQUVB0JCdq8sfVb5/l04Ra45J/MQllkdAGw224REnGX7Xz
qEyWTypXBKjpqJPrPaAr/vJrltZTxaKk822rZRLfZ/a7C7lL6Is35Sv7vRywRpvlEUFMM9PVtpY1
6PmeC0b+aV4fOD/wgaRSL+0pdSTtL5uYX73Ris99Iu5dt1REfcY4NEqiQwT7sofVlp5c0Owx2xAz
Xi9R3Lx5QsiVVHv4RrlDgWaIc7TIoZSPvN+JuiBJVaYjZ5i2gnU3PxCwI6EgL65pSyr9raO4TWsI
zmm4FW5uofO6tPLvcu1sDt/bmZ2RzuAKlUdYO2B/q8FTDb3jjqcqeFvfw5ZCjh5ePIUWnw/4fM8w
5FEBkVD+NqK5fbZIGYACIxcu3IWoqCz48lPSfusQnr9yOZvO/waxM1feqEPryXARYrV1wIO4idzY
LLt3qagyPNvFj8QKP37KoZogNkmIom9ORD0keDpLIWjvzumXmDsWJbOGhp0ZaZ7lbNiV1ekrzNCX
QJiU4ob3svqmO1xEFluR6VON8K+rtZMMMHJoh656dgO2x56YEoUOi7l19MrpijEphwjuQKSQ4bpj
I4TeS6INzqrfe8trz94ka3cE3vbyJUN/G7yHEEFJEmqWwJObFJKfGdQ2fMpfgLtUSZMCoh+WuJ0y
GaWXoU7K7JjG4sCCp5hTJxfNNRYed0xlluPLntuD2ClAWWZqciJik0c5ybd0bDGASj5JS4pgAscn
UFmrEDyK3P3IJ+hwVjyfQwUb0iogp97eFRhQkBYf12Zfs6wpbqF59AdHAdgviF1pwQTrNCFejyj1
diO9F+5VsUd00rlKbGqxghuLRisK7ecxyO37G9UrXBmI95abtXp0YkWWVdB3p4a83+KC8iDSBzhd
9IGqcmhluSAVoKoL9EEj/uH9d+YWlwOMGaN7R+AhCWL/qABL1//7o/Ezgr+vqCgBLRCkd7Ry72kw
2FedddPiDUKYV+byc43RGoeAgnxgVShG5zFPMfSGsxNPlxLALOuYkLzthmRCqF4omdhkxezVcaCz
S4/30XtQjPXwly6YZ4sjco0fghmV+RaI4E/ILSKoby0Fzqx7woLYhWBoQhNOEka2tewl1f1oehDw
93NP2Hzo/OgyFTucDn12+LMAKiC+XKmipI6dV73tiQx62Yc0ZT4MI7EBHTfagcIhFek157jHYcdc
L8uWJz1XJcfJ4bkrJeRxhEzw1u3ey4WeEI5MhBVFoHu1ciRH/q/l73wOomk3VC6g57982vs8NOMs
2/V84BX+8jCM1dE3tJPAIisIvc7DihDTerrmmJt03ZGMesSWURpVqdJg0B2ulyS6VUNgXHbs8Loj
W7DwshypsTxrf2J6rLp8NLnmlhXoJnYF3iBe7Xa7hUVAj1YNRSIryogIupNTbGQatpw/EP7kR/7O
sCibyxnbS90e8znbtcp/Vpkp+d7fPUa7EJ9O9i5vIHtPi+b91/xqtb64X1TKj6p9ri6XHk/9oVlH
RyWEGdwCNG6kthEzzHBrZsDP1eTiinvsTPQQdkHEzA8AqyQkgAavdmW3jaNRhljqil8+b0MjGrAM
LhsyqIzMxxz1DoVUM8xvhp5Pj4zLPP+9GfRte265Ouz3+9QzrMvaZCa0nyCGaAfvAg9nTFENnVTv
6Cox5b+laxTNsd0TjLtze5kaMA8x+YTe9lu7rrqB9Uqe8fP8bavICCmV+R2rrUn7xI6Uaa4VLbCm
BvqrUVeW2EMyhgJ2gDIq4A0Y6LToUkcFV5EmNynrQcoY6mlKw3Y3QOFjPf0pi1NuhP8qHvxaQ2z+
CsU8LXSH9eawmvc0ZZT7yVWhu0CaJjdI1B7yZy0Vlh5L04oYtmfDQtRQY/tHta8qx2PAtsA2VSYQ
tYxGvxAiWDmez08sWc6uO0tn9qTco03a0sZUUDxlh86+9sgsZjZ81TM6lIrRsd63HSAV7R5jvFzt
JwOrNHiq8yM4fa1W0OSfhmVsIa1zh1NsfLG1iL13ZT6yrbXHndjoiQcbtrhjUpNhW2ARVAFGCBTU
U72XsqRHbceD+PnMENE1tSf2j9q8atrZAPzdwm+Fx8sgfL5Xm7qtg6JGcqdUF3dGwl6nHMzD1b08
0EoyAneD2Xk+GdkTU2qZO1SloAMUgO7jfYsE6vgCjpvn7oHmsctPXR9wbAtWCOSkt+uNACkUYk0n
U1+O2YKNZSZgUam6hhzfhf3m6Nl7gWIO42FUavCA/91jeQryX8zGUguk9DolLgEu8fcvobycsj6w
8Br/5YNhLnURhHivbI891o9bk8fA9fgOVI6W59Y88bq6Rf19/Dqrm1+t8nx69v+fEvrngMWUSsez
rkZ4fDBGqmI7wE/D/voNrNVnjKbR8KHCz13c4qxJdV7mPOkzol+AQ6V9YMQF7LgoGGniBbi9Tlhj
RjyUpmF44o0dcUW8yUD3Ymtxri8nF+K/aj0nzzMFfmBvsa9/91qY3orTYqfb+p4iYNjytcRaEl+O
ivhbfEx8nuY/D02n3x0JyYGJ21gBwi+acn9D5tt5qZvdWmM4+Uq0v85h+hzLTt+6yrcQFh3PqzEg
Ra6mIDlQaQajvBqV3TeeHDPoN+TtmDjjLui927/BpQOtngj/0MIG5tWyjnmNu0NpVh2hUgKkK5Fu
woC0GGh90wES2Bwsq5dq5d3YXL4rJ9Bqzi4JSQClWSxLpenZE2HoaYrdXK99oK2T/iLNDx3LMI1m
mv8MyukkgHREN2HJUb9dJnWMWTyBBWRL7v42qrBOBI/k2BWit8+fqlWnjLLFxuOG6qUsdQUaXx7j
QIr0vpMy75xGyJhX2rRPWKKkgptVlkm6f+3m8JMyNKyyH82CsE7tp3/6aGAR4bOzY+O7xWXlzdG7
EiL3CUeT4fXUUB4eoYwMZdeziQgED/S6ekZDUsX3Egt8z9r/UimhC+5WmlSLAiU7EnTPcf9a+8+B
G3sEdUptx2OCQ4U8TBo7nQ/GxI5eEuVFD79QXoJH+54lzDWvELkTRCzleWufj6IHoJFrlBN7rgWA
qnZeJwLBT7MPLafcMk2wxj1bAbUBB0KW1/dEOmLLqkvI0dwDIAs8K8iXxUXBwCCjoUmPVa607u3S
jmriM16DxHfLRViGW0Dx2uXSG35V811WbIFN3cuu95zXP68VA2aDYZZkSRHpIifvGnt7zKWAzMYo
Kc1NwTU39r80FjrsKRjTJGvlckqvn2THpxmhgcrZx+5cH472qF8t6pV9lyvOoD4fC4IHBq33o26n
xMX+rTZpU9abJVD9zLlbVqDY24latQJrY8uMZppooJ2jdJr/A41/qLwc96flVJL87To0AJZQtpLY
ZTBHovXDe/TKCEt9otjOyCMsEw3dT7TqJnu597/659zipCeRh8Z7Mab8g8Pjdn//7ZEJIS+n3Ety
BybF0AwAwv3ep8zRZsRqfc8zv6e5Z/AfGzQWHtsXeSg9lX0CPlSzi4DInBELHsTqYQhOpLXnIAys
g60lkVLxmVUNrZ5+6XuuGYN/vLdk6bHaTik5RVOqYPJMnO2njbxVWqVTSoE9TLOHeJWOJh7Jrt3F
wxAB4r4c2Tg/yD4QDPsamhrI9Fb9aPRzDemwH/VXqSgsx1pFIibCF2TNrneN4mtfgYbqdasCU+DX
tCPVYx/2eOGfX7oqLbWYAkisHii6j072gycJhd6J9r4b4Du4aCwmiO2O0TLnYOLgURfb/lWddJ1G
iN1k0oza+C93Ly5PKtMdgKI0QeIk81KpJSAYqNcCWUf/cZwc0cqRVMvmfWadiywKYlKP51+7A2VT
towtnhglXMWZRf4vY4Jy5bq5rMfQEzEoK7pRTUaAlUWkw4ncAO+BIIcKlzB+2A4mZFvAlOWxKroW
Mz0Qo7HY5aumu8tmv2Um11f662nBoXGAsAiLYc5JNOcF553YZi5rI8ntzK/YHjI4PSs94TUcUwi0
zPix0qrSGZZHlCnk2aZcOU5+ZsPS4xbRC8LhLnNUxO6dCnViegFNSQmDULFujdK0wKhjzZS+7ULa
jHRbZKMSx6TpYt3vF8MtDzf3D7xXgj8WFJrsbY+TiILkYhczsNaYUlkuYF6Wd1kWrthgNxa2eftq
MJk58WPerjaKtPJPbSY30Ux/IfIHVf5LgMbGQ8/wBzJ+ZtExQygbxaDWboZqHavDmmeRETEuzQS9
xCDtjvJnctygVEFhdAAAyhdRuycjxoyjl4unVY6Qdk0K4w9Td2tM72T22cVPtML5KkZF0duVvN66
nP49eUjmARu5adCxNiD+9opIQKMp1I7EZQc8HNcx2XSvGMt9JpDr0zFZNjCqFOc+fW/2LdQTTjQu
aIQDVyfF0HZyOEe4oF3/uikaQuyUYKW3UPaC7MviUdvIapqnL79DsGO5whZxFrfJIC1DeB3Okp9E
aX6aaRMac1T+WUqGLsP//s1uCBpeZI3jG30XzpebEFdR/bxtdnI5sWh0B9YgLNKvre+5Wyp/IPqj
pxbPPbC8yNtH826Z1b53vOCPUhcWjvC5TATzF8Dx4WVE9X7eQUg85R/WB3J73BeKFxxd/rEIogNj
X/iYIVfh55X+T0D4YAe/Nl9CHwuGlfJIQ6VQMbjbV4rEI0UXf9GXrJd6xDJ2TFo5OrSRM3GLwysJ
77T1rBgrrc5azIO59oJxR/Woj5Kfivm7tUo+T3f0BxVcPoREmOVI7tbSL9RvlJqr/724uEPqhRtM
WlNsX/h6hgFoGxqtdkTof4Yj0GUdJ4zu38j3oY+qjhf9MGXC8c1UjPP5KNum+Q+Vqv1CIRDn17vz
3MnnK5gfchfPYq0oRyOWNu/AlKimN+eYaQKm/LWlQtDnz1e98vI0JBaWze5IHvXz6Kmfeclfo7DB
LH5PqqZa0/6QCjReE0PdGkW23I2FyygX5+H85XHlUN1dFz4eWAeZC2o+AOjIx+Qm6egFq3KTs+UR
YpFBACxEhZBOBzrrxBxbwdRac8JQptjo6aHoFPDCzyJ2JYf7IvwFMhNw1Fc0zZSznUsmIJ1P9coP
ioSTRwelpIG28WL7Xah/xjeG4Wq9B3e322WBEb3D1ffcu7UCXN72N6YGlQfaDW+8/WsRv4KhAZw+
8suY/FZ+U/Ak9Ht0Xg1/NJDulOzIDGCV+YSVNf8/DOtzT5ZOfnTTQHbRanSG64TAasby0qbbA/jz
ZV61bQSybReIg/d2VX/vZZ7Chltdl2Qv1RtIoxFp21UXysHsJNcP2vyo/qyDhvzUgRzoN2kXKdHS
ffMTAxHN2/uqK10LNCAQoSdXn/Y4nigmUtkX+isZsP/AROgUxUl0gtnBtNxD4Hbg+06qAAFm5vB9
EOfQo3fyBhE4WhncEyG/jAfgN7/lvEXK5L7ORCduJrNtKBGUGdSR0AAlsRaa4YP7wg/u/+n5s2Hd
T5tc11qvcOBC7B/4U43+1Aq997eeBH9diFTdl6Mnl7rvu4c4VA/7nrEA82Jq7zrc7y0p0ubbot3P
MGkzU6/h+ZFmZjaRnBl774lROY+kUnwiVjUC0TRL/HBhLqe8tFPJx1EqEughxlJeJN5wwYqzmNvI
dxzqUr26spB6/Alc1Dxr9nJKKvYEp4xzWPZogPN68XyvIUHbb/291H6KkGmHhVwO6YO1dtHU7fAL
rO1jNVER8cK+X8vZqPX8snGIVql9lIzNX21eidEdhFvI8ziXV12yeTVtnYMhHWFVK3YjEA8Zz4KW
e94makfESyqkuwF0CKoYEOfYjQsiFevO/6pzaPzNgm3ddWkobVwYc/aQpimWjBjEYbJpBgdFSinu
Ps2smHki8LbgCyaRBAeSh2DwRfypRdckzYTcluLv6DnRbmLNy8OzFEfpw5jhVJT7iSTB08rpUdOe
Rjy1rGiiRszItmyuc06iLVWXA5QJhZSpM3goMOWPPFeCOMPuGzuqX63Iy8J76VSJR5OE/aVNo2A7
r83klNJOi/8p0iuqkpF6GdYeBu7I1tZ16iglKuiHCRlqzcFWaofc+2PxrTPgNz3j+sy17gNsRK9e
dowUA/I5OqwPUX50q4L5I2Q64ijAG/xl/z6BiTzKORYUDBzJCmeoSy7xU1oG6DG7HrcLPZ5JDRLp
OdPBNAgYZ7nxrUeYd7HBBzdkL4sqNkPyUuGOpoRcgNwGQavQCNJjPbNKg4a1YpMHgzSTX9k60oAk
Q9etCShlmtQpLyBrd6uJS3Co2FK+6N46twIwMk0CZEPotW0sKB3PYABDe6aaOetGvGcp/QKHQTqV
tmnSdgCITWTg5k/amZqjT0b+Cl+Srrpg1U2AF8wSe4TjtvEF1Osk9E75GHOuJt1naZSbr6YZYyEh
warAD0uJYSWUdTMA0RAXRw1Tzmxz+N+ypScEuoEr2gxazs/4PhegGKAYrWmt0si06bzH/R1gEpuS
SMTpBo//xq6uq+TG7XnOxI3dGHO+WsU/w+pW8B0nVwsicZhdU66NlhB2W2bRb/2qtnTFtYhWufxi
thY7OWtOXBpNil1lqYqEleCakLFxdF27d7A9apzju8N/yuQl/zWTglssUhlIffPNYCM9giYzc1ZF
3HcLonj6v6x1WL2fQ1+9l0BnzzsEMTDYu3iSE74vntS7Ooa4fCkxxaCk/CzNZjw9NU/sHxG0mxSU
TuEfgncSxdHDgHOuiFVsDxAhtcefvb+3V4Uj0AmOvAo2UUYOzSkF+X1SoYcZGGckjCDKvA1W14n7
HVbiY8YIKQzjb3MOakrdpJLKE/0iOj0EWF3g5b7a/NRGmBVfEVxyQ/CvDZefCmezVV5+T3GHqMsc
pxoy3aQ8Lydg6rJYAbbikgVzNAuibtiyaW4M7E+Nwap849R9PVtiTzYAeZ7z2WIFKFoBopgXvco5
OT8uM1v2QAAcJjOkdRp2BC+GE/f7Wja40kdKPIHwp5LEh4dg0xwCH3ZM1Ux/2shvNjp+lJ59UUjZ
CWUx1RGMPwEJtixQDcKN07Sx+RxhPUeuMV8P9lKbN3HWPxgjSGztdKYVHzNdl3lz5mk5/eZnndrk
5tiXHh/URZtuU3+f2xcFc8C/8HjpoLXgxT3jllkh+VHuAK7GS5NH2mSUfXdBqVLixy82/mRpLzX8
KgGSmPxdMlRAswelDFmMLYq1bM3S7UV3ZXI5MfRsPvky3svDxUqDLHYTw1L3qmKvAwdCycfCuBxo
pkZQW+u8CAldNMX7IjawoNg9VN3X52I8baWJ5LMZRz5Zekpi7dbzxHdD0+U9Ps87cXk9sVAHNxmk
LVejoxqY8oxwjRO/2lQ7G0Jm92oq1eQ786quNdfASnIQ9RVS964NS6MI9jPYeoQfvjwvkYE+d3f+
JrolQ63yRY9jaRlBzcoE59X5XFJUzPahAbp8wS5d9xrcyqD3fPXKjrmFgqU8fFkkqPfPvG9ntPtr
6ptCjkFtjHnd0Vm1ltoRz+WcAhPecTckfOJCSvDSnpac7NKhwokv/a/Vg55nAQy+fjp3HSY7k7df
nTdTK9z1Eo2yecUYIogVX5ixxipV1ZH6BN6zHANSC8BNU/WmX/3Ow7lHdlvIF6yxL7n7QVz7iSgT
+4MBET/Hh8b7YCcmcGV/uySeBBoo7u17Jw1YOKWe2liCOW2qt72eIjmmJn69fXVn609jmoeOkN9I
H4XQ4PTsLkkanVA5S7URPRrftDrLxt/XyTuzqQM2/fy6pq+PAX+NWAS9BZ/k74l8q5t6UiFA1H/k
ZQ2jQJ9VAxWNafg1WaUDPnIfyNDoxlGFrGcO9g2swCeRmrQ0gN6XxSLsYRNwRSAjKzEIzlVZ2nF0
i2B4ymb8NcSuxBvd5mjoVxvXuikrgMmF9faa99oh63EbNfqffh/vaAnnO1run//G5wYX/TQYKWdy
LzZx0C/z8wKid1JceJAbj9PWTKO/eY27eYY3gvu6ecHlU3LC4eveOLynVUk4bHCjv+1Zrw0BZ3+z
2p41Zya2u4/vJU8k2Rb6mvqqZkh2wfW3dgrMsgnMWQ5YDcQinUkRXRMnpP3wlZyfLbVLVektWuWs
1hd5iEYEcBJ5lbZ0BNYwgWVrB21V1HbnD178CUrAguuWwziecB9YnEREolP66GYRjIKl4iWqMt7/
k6XNfQKCG+9R7/eP+vGri5EaXFYgvhD8bPVXtrLHGYzZglSkZbzrVBLiPFbxj0mNSvH0fIvD654M
yRC6Lktv/XNUMMwfwA2kqLzP7xP6UBsFRwUfylCezDGfC0j+uaqv0TPPXdBgo8y3TARt5oDwfOAK
DX+6OLORHe7uqi6yhwXkp1e0HyWw9wUzC0OLAJCbFQyq3GjV1npwng046XI2hp+3oOFc3fMF4RPB
acT/qY15v/l7Jx2QVOfeToRr8i0mtz6jQWY2x4iFSLPjrGBARHFpsnoMQGCIToUzFACoaHiaRKss
QHz0WHh+K1jKIwbOlukrBAMpSxbb160N8QPWrZ8Paj/I1q4D6q8v3nLBYCXOFKKg3B0OJwMftoW4
+hd6VQdUL7yFBrFVk1JGrskKtjylwH+PJauNDr0dEepqF0nqKQUoq8FkIRpkIv7XO34aC2eOfYlM
qMy2F/aA6WwoRicU/z3T6fMWhuCF6/1JARLzlF8aIoJMq7lQJqASfpe1G0tRMxYt3lyz12CNXhQd
Zsp2VO0fZpjXgwrPdowMhB5iTpuKe7bcIAuRLhzQtlNo5Lpxd7XUkww+nN3iKWbt80/sEP8tokuk
NJlulXFzj3uMxauGY0zYrffK9pXebwvzjH9DtbAe+CR/FprXl6NS4uopj1UGVd6iquBoEh+VrUvo
Ohbml/SL/OnWW84aUuKsbJXk61kBMC/cM6bVDNUCLmzglK5SOGsr7LdwBysf3behXhlcOImoVhYp
u6/qeAeLeQ6gvyQ1bza9Tp6Y1P6o30Ohkwv+/y2wJBYak3XUerfS3anFtzFZfrrmmONqiA5ND8A2
3Qma0TUFyMvfBkvTGLvJk2dG+5cKSoS1neTrNNqcVwfU5t/XWhLdtI/q5JMkDMy8ODtmVdbwa9M4
fGUmzzLIvubTQ0UzLwLkI5ejbVqJhUmRXL0Lfhl3dMGn56CZHhySupiJ2bx289h2lcvGFW27V7VL
++yjWUlTBQVAlFFTmHx3TazsAGAVvkgb0lWXjCQGcBFyhxRU2QNfnxHUL35idNJyENrZxUl+xhnd
rRSu5Vg6bWYq4mLdqjBZe60oMKX/8XsaWNSt7/5IDKqHdzPcCRkT5FB71If6vMezwoUg7rGbxRTR
FeUveh27V4Ck49d6DEyY99+xxrOlB3JeW2zXTyDKtQy81wJNGpO8meJ9w6Vjj8n7XwK6LjvTCfhJ
fQ3rQp3z+4y8RsggqpCw7Upy/0VRYzNGoyFp9D0mgW6aJAewx9ol+seTLvD3ljk3vJjf/D3QyKQj
otEOZ6jqNdg+VDwCjzRLWID4nMIksPAdcFF031M+rM9347tFd4Ppvxn8OflmHPhaJBFqDw07NYRh
pt7aImd/sTsFrwiJWecO+7vww5x/NgyG/UwfAp1BUGtDMks0q50GtLqmrZgXe0eBkcH75KayX2BQ
9zGpkQ6qGQG4JilA6/KshoWO/l3k+/nMnUhkqMlccgpJOndMKQkarad+rd1uSHmufsK2gL4soKKP
6RIa8in3+tB9IamUgwNuIuVjPhUArxWkt7VGbJuFFO1Z2mXLqX9c1N8OkU/xPARaXihAp1y+c0CF
FXnI1EuX9UWfHkygJCRVyn/SNlxPhwVw3dE+IabYEzeXX4ZHXl1+SJ/cg56GI1cDcWoUx63Y9jQO
pbN0jRzoJPA9uYltoYDsTKBvitD1RjX7GAbUJCcvMYxR2Wv6f+PDSAyks468H+XZlf761Ac4E1Pn
vUYyQx5EtR9aztTPSUQyOE5K8FA3sV2zcNKRuUQi61XiWRrYSPd0BqrOSEQSKm3ZJ9L1tDaI469z
N22MpwLvfzLXmCs3xGWUpIv0H+gNijCQvdt13Xoc041HC0QCM3jg3MPEjSc1lgzdcXLIz8hWkXvu
oRI7eRX/s5oRRPw2sPzHJTRrwx6/xRcBSASBFJChnrvh3PtBBa82M5v0mlFVoClwViRRIs/qnJHc
NNC6549QznRmcJ5sAS15nNenIzOtxA7CIKD9FmDq+0hN0oBykHUNGIfPMO04PuVM8chI+EjGIv7Y
4+wBEL+PrnTDopDKdHOcjqY1GSmjdU5z7FhNIi5yljWyqxgeYfMn5Qdhj4dmtpRZCJdKA4IXkq1o
y6+tAq0ZJuo0Yji2l9YccHgYmq3LGgTSGfPI85MMxIwsn6iMrXoeSq6NlMZubCc2KShGidc7rLUV
p2eUn9Vpt7ZN9KxKcvZi+UridZm9os2xBk5eQlUmzqChn994jSQoBCYYAwZUz2TxyVWi9XtfNz6X
33xUUU4AU3IcKHgQGyMQNRhVwJLaz5pVAIJfypV1TPytGG1bcIBXltSt+1ZfZ/DFGipvQ7xcNyko
lrWfY3fqikLN5ImnJ/zm1RZ83w6XyHkzcQd4xH0XCq7N8Oh8m/riK2nHxMHSa3RJzm62SDr1rn/L
yhA0W6nQ9wmCpVRnk+jQhrdI7Ma38yT2TWY8TyzW/ROvUvAt0KpZ56WXQ0HQEsRCNulU6hLCqFbQ
yIj6kt+jHG02w+GY7XFsYe1lAmqab7YyKyKSHumX6uWxc6cP9RIuN0HPKDqbYf79UrjAt5ZbNXBD
f4IzLYBQl7T21SAIB+n7+SxQ8FDaCk3OWGXEfhEpkO6nfVJABb0hTSzIQL4lM+BIWc6dA1+Ni+1t
3aQQvMJ/2u+o26p9/XnwgcNjj22j0kASQrA0XxIRCaPFLNdPvSLKYI9MHY8DRi/hLCyPRNUASD+O
DGul/FxgJVPMo3zC4eaJ1uqrBkeXB4qqEjhzDUzSRdAdZ3v15PNrPRBJKklgbO9/N8lcaGFWmEEg
ArFR7L3eXkeU5PwT0TWmiYNKxw+UoLeCNsaopbUCzy1FoLMzXQw7Ate47w5BDvquAygfMzrt1udL
CWJZNReD6xlGr/pNexmKWQkKjFlnzKULlyE/QV8B88GE+zcLAzdXfFyKeCqsEf9M5p4HLPCCWbrS
gDsh30sEN+OnBw/J3xuGDSpBH5nt5JuD+YhRmLy8cN1jKk1rEk+tr7c2cA9nceieeZzBmKLWZRz3
DZE17M30RJHr1wqHqkitJafotCCpq2GE5oOyOzpgrc1ynziMD1SS0bzsQou+oNfcGvjN/EfOYAF/
WcJl0vgeXrbiZl7wwr+itdkywS0tj1NdzCYye+3gVh0c/+qu4NcKFYYYG12R4MnHQfv9u/GfjG16
rsP4FRT2Fl824JzzCoUEK+2hHAInTuBYXUCDuciL/iGp0B3dtJl5UdOwz0JLN6ViBD46k6egUunJ
mfpH8jqkF+N7jjiaa98fct/FnOnbQ8rLR4X8ICBkWiEnOvQ28W0h1uSvbXC/PX2llbMCA8tE26G3
a2tNUqjC2jbb0VwIaHzFRgyQtTqSVAtPIJlH8TMEWZvLbzXWo6y1qusKN1F620ruKD6xQkHEG9nQ
Aa0KNlgT5t02uCbSItC9kwkhoRsy+E2TkFPNaTV3/8JGs92uZVaaFq/7OLikb07D5RthOE7Z+emW
SHz3IBvZpH4A+o4Jb2ycF2DexIPbb5J5dmvz/k02ZRnUs9Zk/2RT7QL1bzsfJMf3shZoSM7d2/K8
jV1ogOg55KhcI5EiDzQeytWAKYXlEIPEjb3lovZGoYPRsLNBHpLA+CZz8lQEr5MkNg++EIRAw6KG
adBSHVEMbafZdwJUXo+XCFtO4A4Ugg8y4xgNHCmDj41i9JzIZVuOH76EBvmC9VFdkqw9OVH3x1FQ
gZY3/f53J7rSh1ZcfaZkUR7gqlXl59gJOdblXC1Eho4SMUr/4csHjQFM9F0O7HhhZAUvh8CXgOHo
zEBLLMKlVQbj9x8/qsEf6fwKLO+juPFDNl9oBUmMTOKlEqMB9of/ZA9yuxKAFfAOVIwP08oRSet6
s7KmzACZ5+Nh2XogxzKoSszWl5XqG+B/qd2nnn69uUkbkwmYc6ycD8y59EOKcWtOPUZ1rFF6R67z
e9ANwN4+eDBs6I9KYrR6phhr5tkunlo2wLCVygMrIAkgmOwWFlIzX6aOSzmMN535xnX+7IS7Lapl
Pu0nk3kR4xipF6u9dIq3ggqmE5+EU2nv2kw4fzSXOlHipap72BiuZR921MDS3aR1W8Kkg0l7MDMP
ChqkQ+s0oGC7BaJV+JC2cnyDKm7JUtsxZsS0BHmSyoAmzWPT7lLDNCqvNUkhIhMm5k73A+mhOA6Z
yyPBJvQWWQ/WmSZlNz5zbSMeEuVDULolsPxwk670Y+KhFTi9EnupmsoKdKfrrNcYOnMNzVki3TTq
kx6kAAFsRSTQm3pJocO+DIySfrogaDdBFz8Pckl7JjXa6Lbl0BcJWNVq/XFF12U///QPzj1CmQah
O5oVM6zqp3YQodnMSVh2cHGnT5xpnqWy62O9HOZvPtQJORiu5wnS3Rn7fn+7H4EP0XsxWCue0EPa
KsWy5BVqgZVunr2sue27mSv2AOcE5SbvmUEuYLkYjJMUI/s/eb2VHsWu+iX2wZ5aaCc6zfOkRFEj
U19Qav6sw7xjb7Xg9aPvYeUQvLJtIXJPmGb3Qv45TK6tf/BhiyojK+426qQmFKFbycOLmne04AOx
JHhnZJ39LPOKgHihsvrKkcUvN4fOxPWc6SQvTyXNceo5r5K5JdZYWMto32abOIC1kj28Gb8MdNP6
10tHy7KJITVsCd63zJr0UKFSBLukZSMLrmK3srvHhV2QtZqZgm7vzZFvS1qmGDAZR/EWVo4AvI/a
HMrk12CtcIAv0m8byU0D6hCijmpSW/QOSzs/vQGdE8cjnA2cnMDUZ5gHKK3+Mpdapg5XF+lMXgOH
lQnBTUwH6PnbBFcDoyYv3zMyDk+bMEd8LjHqm5abPMouKXm7Q6pnDM/5WxMaB2KB6V9gGB8QDLcu
NTXavD3qQRJHivOuiAhy1BViqpzTKXzr7BY+owVWqcCMfHZp2YJJ1gzFrNX8G2i8VX4KKsmkhqsJ
KCy9K4QU4PsKQaB8tSvnM3MAOCmJ3ZxuW/SDI/gPpqxgFwESN4byAS4NPcBeS25nbGv2y0mRCwFm
lh6chUnq/k1yLs4zvnnctjgPg8v/iKtyi9OE0xqUxSTWBggycpCm20JeALjFCYRqW67AfOnUJFZ6
UqtkMytH+HsTM/cGY6/eYgj1kG3g9eXwgSWe6K1++Y5Jb0NYvPjQdpdQiyg1ZY4ldvj4yGcafGyW
RP3vgykOkR0w6fL4b/+711o9S/lRs09hHXVz91fsE0hUh6RzFaxm2ylTf0kWbNsTfe1OIgRHg+Xc
PR0ctTLhrA3XBYPVxgkSJeK1t7YuWIqDzG4FU0uqUj40XDyQI9jhCYt2AuvdWYbTJ20lGbKp5eXc
WR5kW5YwkhHGAHVGXIaUJWPAuQU3GeDu3LuhVJ/7Ub+QJ3J27rdTQZgz1idChsfWPwJVc15jiAPA
Ovx9A+/yo9IMnXqVUxGaxjN9vvC4IutdHQx9g1PHaWssL+T7jXI0kec2DoRXGX6ruQebK9WprDb5
WCzVFO/qA650+D/2RUxzYMluNswJlG5OdaRqzip/fdGafk+z6xGL5WjfdbLVtyAqVFWY0612+xlq
LYYCVDCAr48rE7KwiGoQB89j9yfWTcSxME3Rjm3iKT7Sxo+sraNpoJoJYAoyAuN+5HcePcsxWUSR
JN6UzyYJeymFW8eNZkBdgIt2P8fPE4euyaX3lMw6Pa0F2bUFpoAVijOCExpnkw/jn+15x32e5QeB
eMYxtNjFCEyaOgzmtAz4KTOzNo7k4mS4G0cYSMWC/FdQZNTU550nvtSfVH0lLBvHCHaC3joXz8JW
EhSJeG+DGsvDAVr6gSzqe5s+v5Vklkv6BDaSBmV9qQAb7Lv1j/v/eMbkudfsFGV/6Lp6Ilw6w8kP
DWzdVoThYaUqjDFn8qzfeQP8vTPBZ6lHih1dwDisKT0BmQ+W25LCsGuYg0Yb4br1ADwacCqcV31t
38+/s45YnQVB9Tl/FQzr6rxL04NrkiHJVfRalONHiYQkG4TkiAl9cW5knJxdOzOiP6/2z4SjtFmZ
kvcW7eE/H2hvP/+qJfsSNLQkDErfqgdEm8kbpgGLLkj9IUQMPsHWOZ/80i3PpqCaT/re83Klnh+e
rvU2rDnVIRVqKq5iJv1CWGVILpEI3kuqI7TGTPJPQZIn6pCpwz6XCZhfWya2GCjFtCB1ZBWwsiV1
zlWYMRKGaWCkLsKFsESlehSznlraINYG+NkeBP5amaJ+eclnj4G+/8oog89ycx3xLkh9gwNY15ao
A8X1WX3oNurL7MKNiyG2pq8S78x0N8l9wzEWLS/nBPVHpPZIq/IyNffkNpUr+aN+FBiqRv/uBaq6
w0DEdL3af7HUNL0Q2FEp2BtuXnxbdoXBXckW2W+nj8BpTj0h5YJy6rSAVxEHo/eh2eXj0WEZXAzy
TKIlHreFYVfxCsAsIeHnhBVXBolh6RBjvLT5iPahqO3Da/nvTmSUdgoaw2+IBlghpg9VPnXEYiXZ
KQCTW/D+F6/hcjbOSEqbM0EYO2TzV2F3LztW1+W+MY2AvdSOPqVY0b9W8XNhvx6rscOmuZ+KDzb7
zDLq/An5QHmsrIzUX5sjEiDwrnt5AbolJhE8HS5ESAgb0h7HibtNK30ygCWZJQsV0JfGjAXdvdUB
/YpCEfKe3YC+y/hak/HfdX3Vw1KAZtXxr7qvBWWCKSWEXAQy8OZkmhy8+sp4gv/OHlWSVdfz4lud
NSSgCxPICue1sUdinT+DFysVnKjlfwvNooYCe0IHPLS2LQ0F/KjIE+TT0hvDUIgaXZUsG7AdhpoI
XRHHd41Z/VV6jt/cV0WMDe8o7mfRlg/u1QdLz9APXNjjJIaMSC+4mgqbfOBI7FvEv4OeHwys/XQ8
r6moxTRSGbGY1W0H+GtTDuKOkq+B5YrxDl8HJjYa1mts+EKqslphvGH13pRM34pFz8kYfYeAyG+T
Ms5ixi16oY1ELELBjyCZZ71i9KQzKa95o0QIx2Er55txAOsvWf+zQJdQGh2CpNpckH3QgOVBOrLG
DrsRFCNC4S8jgxOw8uz0GIIzNTBctnEvO9YotJZ9CtgPkF9O5dFW8J6Bf6jDdAHo9uIWB2ejKaHb
HALMnECVROX4HsYo7wAQNI8/RkaiFuqCK3kxcZHD/xxwRwyLhJTiEoPuaRkjNpNmEBUPe0BSpIuS
OLDTHCIE2vbnL+7nJlBkRPAcZvDN3Zfv1Z9hGBM+VA8N8uMpZamIU2pFzfvoHJ39f5Ky4jVO6X5j
ZIYy971celsSX8YmVHA5jLN8mbZpMVXxrrzML1iGeV7KciiUjf9T9f2r2zCRDYTDJDQkeKxFz6Gh
TiX5/kfbDDpcqs+SAYlDxvEzvk9KIy5x79aql0ol0dcxTBAgR4lwXLDqky5mh520ykvOp9YdRMGl
PXeelH1xOv6mJ1TCAta2In+EaasL6m3Rn3OqxDCPHK9FRI4ouEBdj0xJSTK/zUFPr3uqDHBxZXvX
2j98j+ku0cpH9nkQOva70i0OVR4NP6nX3htAqq8nhF0tn3WYgLE0N9ch4qCQryn1zkL0VpSnBFdI
mwQoDGqIWod6R3k/TNrEHeZohe+Sg+eIZ02wd9lvxezT7PGwZhBeEnwM3DtFON4IP8F9QSwBoLLj
V6ShjMAlwRr2StpOezYemzlka/QRI4bWqQoKTu6AsIrz3Z18kYxW9gMbQEGW9TNAd0iwHEaqdGxW
FPmI9McwzjrqDSxO5suJQvykvI+3bulJImltUNU0CUml4EpxwQWVJpzpJD5IIyShEkxWlidIy++C
t0my0RON1FNKyjyXHTkq2FZUBeRf4yuO89UeW3u++ogdE2AlP/zrB5XCEuHcGk6B73eKgG7xW6t2
iTYrZC9HtM5TLphvtYkp/p/JKYW+A0clmN7w64qoIHtg+jD2D+B3yIya+3vjfYB2Adg5TAtdhhIY
TFRb03JIkIQYkFJOmr+ggBfnw6PxB8P+WXOTRppqjY4dcHf8dSJoccNjqrirMhZ7GQXrUMHAgJsP
/AVr1vCaXp6EhhZhShqrRcroj7aaOWAe4V2A0BSMQqk+hvFgq3sgLxcm66vtXulvJdrdqkcMnmvQ
xrxCL7zfXM+pmah/ZycLIctr2pWbpl0JPAFOjf5HG0WGSYAvCSlD6PxGn69ckQsVnsY8RL9mlTdh
BRFbtlZliWKfCMcE030XIBrYcZMYGFQX1/IHfnMRl9HtaYIvDbdzELOXpTHd+XQLY9evVMwoVNO8
5Y+aO/olnI53y+//6CQFNmHukR2yV/BdysrF/mDgvkQUP7PofW+BXVxJmrT66Ih5Ayxs1kV9knVi
F3YIAKP8zomGO2YoljkPGJmzS53J9DiXo4IkWP7iGW1y5u0026Dr5h3pJgRonaHskptNLoMyTcsB
Fh2/DKUR44ZBNgGk97MJIqGzwy/m1fJszOmf8gJUBDekF2biYio+oWmeTm4qAopDgJ2MTZJpRvXr
NTS46tIAiDuTGvwgsv9e9OPlqKPIR67sAMRzFLPCFxtnWwqoNX9LYIrzzGCN4yl4hXdJil4eXoYp
LTvihDhA4sQ1I65L6VlCe2ROTixJijJGj5yQrfVQIbxEspYMdSqLk4GS6Rz8E/ZfZK6EYObjNi7X
fhpXdC+voo1txEXx+bSuiyq8Uj8uRn2B8P6Io4kiTXZdUfc082fAiUR8XjpbSB+iqXqWHVggjs89
fc6mDpdCQs9M1dw1ExfKJzVb1zKtTyJMQwineWLcRnsorxdqE7PdqD7smLDGDb/UPi1AGFkPIETA
3HtmUY2m7BYeQY90DunnbzFOaetDp3qZnn/XOAjidiy/NjnDTv7ckFzPwMN2TCa30HdLwPOSei09
luY0ATlQvV8lCf1rBqwOO4rn8SVeJ8jH/sU7N3q2dwPiWDK6YTsQxrD7cxJM6UP3Akr5dhnyWHHU
JaLDq0uP9BfGMRUTbHHiqMPmlFeCa3m20/5NbshDk9VTU7SYsVimF6h5JfPTVEfpFV6AQyx0dzPA
7Tyd/agln2RDBmdGdDWXo/UHlTkM88vSgs8utSeTCrVb074yltgvIQbCUPFlhdJucZU7QwlVcpfY
3a21gca35VM5Vt7CpFx8BsW51siWX/irv42tYrB4DekVsB2Fu8FzEmYizbntO7WXTNXViduXXZHZ
ZIOBXa/sNG2J1hJkK1mNhrYQTgBUPxYhr1VDUHJAAfMCPSvcUFGH2Da9UwQGtZCSrxB+t3LzeuB+
lbgvW154OxddQRIaODZPkhWnQtWg8mrNlE5Y90cf2cZoK+1fxZRRK1vmTAbg44p/luTbUgTb9vec
nQ3gCnwGAeEXRw9atY8tFNtHy4zmOGpPfbnhWbDVsB7nXCfT9IvvkUDFMZGKYnr6o0CEBgTu4y67
tEOFT+7Ww3JGTgFoehEOsZ0hI9113V4YADasCF7Dw0Krdz5U7A1Wzk2pPhOuv1ESgOfVIaG5sVLs
FsXY3pMqTu/3ZTdMC2HG1cXUq/AUi8nA7Be6XGArBE5J2fugQvtiVMYQ+VetauMTKwNuJettMHkC
400xgCDsMt09EZf307DBIsi+HTvWbCx9ppfqdRMWoqca7n7ctmSDBqOeCaAlYFf7wLPvFZwGFRtQ
TZunPQzT/Fb5s8SVGbAgyJh0gukhqBZUZPISwTU5WTFeuRQy1l/RUgt6ZNRqM/d9YvPV0GmX+ZUD
BbD9tY81YBZvvwGU7yUydAv/KznW7f1lJgOTDrFgHd/vv3udEMag+2jV7RpsomT7ZrD5n5paUNWA
xogmrvF4RsdIVsTxOXb1jBxfZch0EtFTxPNCj6vDge9/zzx2gSeu7jzc0SrDG2robt4sRfAgbPGo
EtYvZN4tSF3G8uJG/R2QFBlrYuaQEY5O6GgENPDuxxYwM/vFro1hpPLld6yp4KnZudhqilDkP6u3
PT2IqomxkTZULi/8wxqs3KQhI4cQTj6S34Dck2xpnkOdwWBTb+Ve/rZK5Sf3hL33nnSXuo+Syoal
oUglIKDIzpQVeV6jRGkD6BgmLdG+B1KzS6lNnTv2F+yOXKtMt73zWZxk2fkG+sccyiwHgN6rAjxr
G9ZsFmnlU7Sj5Y0sa/QORHoFTtVc/OVCFGiceUCYw3utliyXZQ9j+sTGPyLNi7aja+Q/IV04I2nt
/NcJS9SvWhzi3A9TveNi3CdXLYn3Sk8nPBRb4qJJvl4m/lokcP2O3xx4gyTFoS7iqdimPbrIbMb6
10gmpLzVdYw+rWWG5bxYo+iFRa56Y1KeBRqCPEhFosAIBkhBiwXF2NbR73vAl+iNVMcce1DmqIxu
zP69x2KxQPKWCNgJ81ppEMx9tJ2kxo4rQxetgkje26uvW/jfvSATxRBEBEgY1TCxNTurxw3L0h3s
7+eINk79URctKOCDV5PACL0j0cuBQNRvQyOvbqTCjaUEgS41cHrCYncM724S3u6gsSvU9mfJecOa
VML8V+F+9FlGds/+WI47YBVT3lsArFswNESItositETw5lAO+OrtRjLEEoxP6nzb4C/QS2sVclkk
HU+dsjEMcj41nUISUHLJ+a1gxOPVnxBDHxOQx+XPI+VlkmwZBzbF7yI3Sbpv48YEJ0NzCgbh69XB
TF52RSW17eDdWKSNlD5vrplm61gy0jM+FRq+QcTa2W74uhs45RgLk06C7GG9d1sh3IrrK/Gp1a3X
24OzGgM5Jpr8q7YrxcG8hbgV7Hwm758tzfLUObCKEy/fhphnLC48oHuk+x2CzaHysmS5xunFa+Qb
iN0JUhLRJ7og5kWzZqmQYMdCNGrWude8ZhZ5i9wdkKD44IpELUCEWcayj69e54e1H7fLhrxjeewA
Dkb1VXzUmAoxLidZgxFdLTcLb+F5M+BtQ47GdblHbZs0JZjjzepznIk6IOs8fm/66seNcn6N4kKA
EgElCTC+JhWsDSL8R11WgBHzVTIaJGuEYIQGTfqrT6hJMBxssPXF+c1oaB7GxUIuxcZHF/ml0flx
No/atje0uL72C6R70C+dC47djHfBxC/VBBkJ5Sg74yxtqE7vS6rAP+xs9fdedHNoCsjuzqv1ZCtS
3M64Gr4e0wsEIyaF+IgIolVFSevfmleg//TYQ47DvfAMqtawh/ma5r9ZCkeC7LU2myvyFxMgeWgG
CODCCXU0pErlNQaiEeaV0HOgZtFF7Sre2VFan0QRoLWFNciyRfOM0E9QgX0dwSL9MfcAPujX3+SO
ljO+8zDSxwWyNrU3dnHkrKaEPB5pqM1A9Fp2nrEBK4hInBNTun/PHpnKQRu9ZN7qQnAjW5o/FGxQ
EWd1uszajEj/ipzuYCGYIuwLXTBope6Ob8JCrr2P4ZxzzmUbUBYmu18RjSCwSO59kQhYfMzp2HGR
321hSOov+jTcQjLNS7npFjTqviz8XK1Qnx7bcts6I1tNdDirDx+Jziysj14u4z4SlYVoSKF1+nb8
kNBJWj7kxjO9WIAdxRBrVe/r/HWWAqLYJUkLt6d3Qfu6piT8sce2b87yn4Fnx24fVy+hNrkocpe8
vAcW4UJsF7GoolxCZ8+z7xFiqAjpVj2u7q53DeIUsluZcbn/tUOdeNyIgktdwqkFmfrUrac5h91X
+O4/iMANEsVpDErK35FWwdPB/pS/vGtEWTeZQvNMq7s3uVmsb+k40h00avM1bTB/pL3e4Qs9O2v4
sx4RNjFOXZfYNQiOD80osenXbAwPy4BGUpjsmZT0BIFV2bDIPCg/5GbGPqWwFu2WnS6LFWfC5RZX
GVfr5VwV2HDbx7BvpXBPDSRXSMCsczETVHRlqDDCnaST9/WoXnrAyqEPHctnXyOXl2EIYhau8isN
UagyCFvqsH7abuZ+1cG6VbLhv9r7wBWUBr5byCpLy7NuoYAc5fotJx08VRq0uv5fJutvoau3p8tc
HfnINMGZL8QQKfiaBwtWn8Y0i1VxUSRxJNCHxM5j4TPH7scxrLV6at1IdF9W0G0mD/fn/2D45s8e
+2bpyBfJy6O23VPeEKzN/IuRdMzi+h+ucSALN0p7zYewX2wP8mjqcQApPT3vXhNnQ24xhelKpA6H
v8Lio4n76AnlH/XmUnEMXiF6P8bqqGPdzMBrh49S9VzY6OZ4145oapxXPrsa0vhVrh7nD+Mkr6t8
82mCNhws0+d19U8ARdUOlqevMqcWz52Kwo5ePFoXiojO+YT/p5NNe4BMnW0828k4x6xir0u1h0pm
J5HagmHRlGSwGEDkhqbSkBqkKGnqPT3O+1y4jeM00HfcWvJVoMNnDEgquBPe0BdTk3JUPEIbEZtI
ctXr7OvjGeO4LU10IXRGc9BnkPZz58TgpWRl41MThtncQGlBl+C+LWqVDCgnQE6ifvqo5WHrufzj
mctu0/gjGDcwKWCzuU5N3BtJ/6dgrGNfJ39sGEZOOA03Scu+IXaFxiSy4yDVvqTKTkiJ2gIjvN1o
sEU2G3o5Gndwb1qtLHMrYMbtGIURtqcUZyYVh6vs/J0cj7xMLP1td2PJ+ED+GtMrk8YH8cEPWBwV
nxJ0FTrDyavslwfHk6zhys8Ufe1xl2B/RpaO3d2lruQXW/Hs+hj6M4AfUhkb1WwD9R4JFrcC+8Du
SkWmVkWHs5xKBH5fhlfHp2Euw6D9U+kO8pH6+8bjXSUEGhhlKL2/6qY0/hRI4rpmaaxYm6P7R8O9
QT8HC08CBMnF7xulyo4TIHY5mTOJPjZu+yANJXPQYqm8wiMKtwMAWMV1qY+DA0xfdpdC1388r6FT
qXymOvDvd8wluh+ToiKC0xRGp33O7250tOffeQN/aWtD5NBDaVuVV2F7j3dZg4ehk5oPBkcGVE6g
9c2ZG38BreMsxNNX3Fw6s+wVeYAXunHI3LdSnGRvS7DhhJu2gEcBvcjJdhHtEWgwNlkJTNMV6Uld
cjS2ODNQ0ng203tPPumBnZGdp7mUnzvwao/DVArSAEu06IDNIwOWYTXLSFWsXl1Sq4lGcy7zOqQE
QWo/cp6jtRGtPww5Gm/DNT9IZuE8AupWlFI237k9rsnFBNuL6i6tpRxaIcdhe1fQ11iHoJp33kxf
K4L/7kA5w5tlwbYsADW9CEuDrZtg3km9rBJnhPgoXDG+AEB78fyk3vhEoc/eQ94hxrKkZ1ymNdMA
qi27JYnFhib/NyQtxfjIinIVu/aJPbIJ8rVjOKQD/qfta2iS5GbtWgGqxLiqEFrfzN3asI0qfbSw
a9BDmQMrjWyNMxC9Jck+d+WgzvV8xZhBVQJqgS2V9gxA02dRbnwJ5lXDjiDrD9fOvrlzfUIrfh8g
0xjZjT6o8393OJnpEZgRAvwNz9Zny6hzN5lV1a1R90pshsqBuDE9l2Fmv+WmSUUOI/eHxR1qkagd
KRvVutXUaFaRi0jzhbVwaRUPkipfBsTKKqohxCuYNDyGeud1ienpQu0nvibC5ZCkIb7LvOqGRtAm
76NlrjuO4oQJiXS+ROSk19UJoQBuPrvzHR7lgn1EOZIqsAO7xPRMcIM7SRkBqQezqGl9W216Ky6w
r3z25kgrIB1IFANkvlFbl9DO0wPVlp41baV6vRwzpuKtWLKE2uQbKVwVq2/O1ABnIdQifUdktD1C
45R/bGma8XmzTzm3EeoZkI5l4sXTr9cZdDXlD/l3k/f2jCRyd+NWQpUaDy989TqovoDddFTr2BLW
9WFoLjpRLwUIDnp7SALELkyGLfd9GNDY9CAFL6NGCorl7mLQxNEznWXkXBsGBLvO72Fazc/CN45a
MlgZbQpGs4g+AsPZcilxfkAHrqXpsBaMhnASAZq9J4oHoa9wA7OnmFtJPVd3T7fR4DUxtMpztasv
kaYCM+V2thfjjEAkomBhZ9xalHTdlWgSQgkF+j88m1/XVw8WZsC7xJ5JIgZtRLP+hTSHn9Vz0npX
mlIdRPgJYY/qXT6rHoooaVNn4j5wk8950zkn9Cs4Z+wK+qWFutZxjdfLu7qLJAryvBBaePRV4e1G
ioWe/GfQ/W0upK8s8jr+jH1BLc6imXadRoibSWo/8I3p1DaufnPQk9kkPyqqHp0ATZiOSsjZjjrW
bdLJL2CDJT3O3xT6Ny019LJXvGMK6fz4Zeba/EnoWrxJ7Mx8THqq9DypJFGURfPx7pjSWenSoZ7g
jThtPzB4hsGm2JrRo+iyf5YW21TdOH28gurJsVvI0PifdmiNA4IJJIput6AoIttfqtHBsEtq1Dg5
4sdYxtXgUg6cbjx9Zhc8HpmXRV0yxc5QO0m4kiXZPH2E3XcOzD0izdwciUNbiLvIvPl5KVqcPx3F
UbZH/V6GV3aVYfxAhLfqTlM2Fplb8k/siiiOa+2j+jpH0PJ7/8Y2B9Nfp+z7KbblvAmeQIDPtMHy
nF3wQNyK7PgnKOwxFLOp6dsY2+BMcSI40ZaOmv+8ETQTRnGrS7LRVHWodukufCdGxZmMsZ6N+M20
k+T4zHHrJclj6J9wmp4aqjRi5Pc9An8Sd/UkX4Ye63dj0vrmntyoKmq/v5W0UJlSgTd5gttSA6LY
kKEfSawjTuRl9cKsqn1sy978gYupmQUMdUdVYID/syDdRtiYeIjn3jnePv8JK9Ws8pYO4UTi9nOa
LmEUGeoB7sZ/9WwXIc+jHVFRo91rgY7y3OXb+FGJmHFWqisuv8CSBTQsytRM5jHYBR6sJN4qkGn2
ExIHSmLtdq6+pM1fmTjw0mysqNP2DtwPZdoq+v0FPUoqnDmM76r7cpvOctMWRmK83lP+q0EbLccI
yvsxkdEdlY0rcldtlLJjI6BVNru3aQCZxpVniEOGI4+mtUtPk1aLx/FLgPnZpjEQf/XdcbNEECC4
plITftR7c18bRHrhovcswLrpbcUUzejPeUnEoJwGmzH6PQ0uEScy2QOWmX46ftMGWg9H6FYPH+p/
nPxh0cOnmHOf6BhnvOfM6UZMYX44DqXPoJCU29j5/HCT6+1SZ6VGJgeB3IqsfHWfmeo5Y0IIBURI
BKBxZLdVkzPA6pq7wRwDkXFn+nyTUKIO1UTDnsIabujbrQ8pRFhR2jJv2t4QoAhUoHcO+6VkrHSw
c5JC012wMrUSfTWw4NuAdBtZ6EWT4fSrFXJLR1ELOMVeeoX77U39QZzVVCLvX1xnjz9PZ7WDo2EH
lyIwTLb7TOSp7/yVVp/JsRHxrfQ39hVPg5MtVagE+zWHunfURnjSdfJPEn8nWc9jSb7rehr5VGY5
LOa3e5tgpXGZsI2DrJ/vGCmt/Byy33oAESbqAey8e8RhddYmxtu+y6qTYQAWAaxR8pcfTjE60ZkX
Edj0bfSq+n3R9F3p/o8ALAjrLvPjcPdcoB9MRJ+3DQh2PyRXNhykeUpEfRo+o/ZqR0l603zVfqcS
mSZgwD9Ph2CXX4IujNe8/HCyoSdE3WlxbGMzC/ToSXIUWqA2abq+DGcPsekcWWRHLRyUxfTz3552
cluV/cvXMpJHTmhphkd8t8nq8pujn9O+1K7rqmg6ht74baI4oaK556kFReRRSaV66XWVLg48BDZj
NWPT9WUn+gIyUwfzoRyB7ulvqs4v9dHimUttQc/BZ3FXqtx4MHJ8GuyLepRMTSjOVn9BYxmS3z2k
ABcL5vy0sGS9VTtSQn8tx8xqTAVbqAsd7h/8B8HSFRHs8KO8xYobr19CLGjY8jWfFch3xVEnWHNT
xCIm4ruEzy9Mg3gINeNosTTkpjUfqP6rpfAeXDTQMRHe495VoEoAJtG46GJMPZcx3yIYH/SCQ/3v
SMN+z88ZMlUbjNyTQp5f9qEQ5QZbWkCoT9rTJjGwU6SN3ipo4ifs5lC4PdyygUQ9xdAw35o1arxO
ZYoehKQduhsvV4+wP2Gd4lOf4WvTmeP/DPlN5hAlqOLwWX+dZnJpt1soimRXGJPOFKaiVXeMQdyh
hsGDXd+whg/UriyeAT/idNIf9Y6nsUsJSjpAmRk1koBVuCh1c7FmymDY0He0otXyade3eD0cSx3o
o5LNM0TYqi/r8qfk421UkzDrIY9WepckmQ+eANThlUotuHApXGenFlNqi1z0V0TbUPd6YzzZYUXv
4XPmlOr8eMqjB4uDLV6SgahDyPFwMY0LsMhFN3suop2ywHGkhIKeEf81zoZVsxfNVfiXnXwdm5Z6
G8Q/jHVeSxoDeYrleaH2p3/c4cLX8sPcvL9XS08le7zmmjSQHAOQTByKKG1Szx9S8Ab8KsALKZuH
Yl78TLagPp33c51IRh3NjPVx+JPZrb5SYZQ6bUaQjGaVaBSQu/S1G0tOqN1jiTq7043tfmNL45+v
UoW4LplYD9shQolMuHGG4WCohLduj1tVKAc8SAGxmJRksRYgCDbTU6IQ+8grT8G6X0OGQqigvWLZ
Pewq5WEXZE8xkP+V1Wv1XRAkd28hXpLdVKdmeIE+9dVlNFFR/WQmqYEHwh3SmJVsVgwEVlAuMre7
9LHYuE6DWloUJAjsj8lt+NVXsiilpVe39iocdGy4L9QC04NtrSCnrHnUgtCtoy8n8IMnYNPAbgj9
2DkEn44P/K7XSFMPB6GBzTZCgD2St0sRiVyD1VTJA4Ot8rpTskGnLLTvGPiBZRv76TEYG9g7IXdm
YPrDU6LStKEp8wuEUD4o2Bafm3sWb3sA/WGm0lEE7QnLqP17jkJTyMmV6kKZrxQnme2ZvYxL842p
vlkSw4yKopTi1/diWrGBK1T9UYeej98l40dmBxYIdop0PHHVNQEogTowvJa/wATXZ8vCthj48Tz2
m1+FMiWXOp55qGKPwoCak3iYgyC5ST2E38Bzy5E1gtIL5tW3UKmJsl9iKBV8yPmKG9MI7/+KtJEi
BK+RnOsbhy0KeLDpj5oZDoOJeIBISW6+n3LunaLM65KPhcv2nTQtTIRG3nHqi/Q11lCj+J+0tlYx
kcJiCHREdKs4JGE2M1vPI9U+gCNg8frVYth71nZ257srAmoD/Drjj4e9hOm5KYiU8BMKdz0QG52d
BvRwiyQACvoxKzOBujgFTArpmmnI2lmZSZp8av9S0DXKq3zIyuZR9Lfem4U/TTTaXkf/9peNs16e
blEVEhe4yB49rQ+c1gaN/TBPX5chf51HO7Dt6Ee92IcH6QQczvTaCSoVWwdPlVcuzcVqR4UipcZw
o8omxV4K0CcMllFqZFOv1g1tkH4VjQjpJbl2YQmah1POBJzZVDcD1/8Vw8y95jpbtYZPjFlyqiNj
cO29iz78eHL5T6smHk7FzYDEj/d43UaBGj8+BntKPvyBPezKi3xpHH99xlL16B+ECvXbZoeQJIl0
9Sb67//LtqUfJc7a7yYXshATqRX8mFPQpM9nKcqTZVyFL5pg72Ij+MkXHCzqWDmJmt3X3GbJrkVu
TUHZhj/SCTO87e0MlMbDqfw3yEMbrDH+vhxUknx9ivSTNZTBFLM8NEByS/dhdXf0WOlQ/1EIxISX
NFYN9PseeDJyEBN+tLMzO4PyY8hqRCkFxdcRi/2Z5xy6pYxG7cq0emeh5ARdBpi3issQKdn1sCUQ
cVhkvKQDi4Ex6ASmmbaJqynDmR2xXya6kpXcA1AyqtzFh8+kzQCtu0MyFmqCbjgLhmjSAt364Tee
qHgbA4eQN/rJEdRFsROesRMSaZZeVjvJlpH165nL1IHYHe5s5CsAfvXZZ2IePCVuinrBA1Gzl3UP
rWjBvXyJCSiZkxj5noVpB7AkBiDj7PnOTT0HjePVfzl11wqKJdilOTYXRx6Y80ufYdHTUv5PhY9R
IAh2yJ3jjwDZgizEpeMazIBzVbBLy7nCSurRH1SNoO2INyLAUntPMRjJdao8DYREk9ijjzJ2AkuE
BEd6hH/dwmpqBY63aKvZScvC48XchHGJBDctdE+zS8mIRvCrPSK4M0K6GsG/rhVKvSnZAedAo+uu
9+Vld8TR663YYqQCHm+zLi5cUGedGV8P6r14dUnHQBlNQkQRN0g7dtwdoGtvVbyTE0bKNLxwTQ8j
wQjLtgKPSN2+hMDWea9aaJf8lxIOHpi+Vc1jcudRTcOE5TGzVwK2J6Nd7n4pP6eAkUcAR9e6WXnt
zUTlWMoi7RGCUKb66AVXuxeo3IuNr9MUXtct7y/D+MSAMvJcS4CGnGFUiukgyAdXgAdBqMJt0nJr
j2r+1CPuyatgOo1UXUhZaWNKuiE1uCVQxiDpJvdhz0/VJIFZbsnBD0/0tY4u7DX6f4j8qhsG0jBe
fuKUrzzfW+5y4MjeQoW1snDFxWB8wW/BFCkxmEZLDcJlHIW2z2tkIt8OITctSIR7mQuiik6+Q34h
0YGp0cgbwf3PVzRkKlKCGDJNJT06i+0E6mcbBALAcfqRYWcn5Uu7I+Z5DzUDxVW6TeU1Gi3Geymw
y1kuGGSXK3OL7EqSoZjcFqafjC/pZZ68+QqM7kkbZ9koLLeXAb3nKQUjerM4R3n3/gOV6ToY3sFP
/6ziOOZ66EzB1UwgVciYT5ol064WzwnrbFR6u3EIKUwvLKrjHJ2wzRjihcEOeTZwqCUkJW1Xyy9Y
w0GrJjXtw1I3B8b0u9PqMrItVOfQfMUb8b6LwBQDPzwQiRBrqPLnqIKA1CYaInA771jkh5Ha/XMy
rJasHMQC3X9ptohS3++E0xvRuqI6Sw+ReP3vFmy814LNpfbqKDygzUtB+Ir3M03Yv6EgSC7Vo67H
Thech0oDH4tNQftQjgStH8WlwbxHyKIO3bzBqMDXwSlIhYdYHJibWeCEBB5BM6ot7Or3v6DoLgf8
x43sNZPCuHB5MrRIihU1HOrInysjzM2uig1a1GqjDyBM3RAXmrrX77QliVw5ncU43shZDVlXWO0D
/L7pa/2JnYV4gABzgkYrnokIMSRdozyW3ooGOP86RkOOxGq1zdgPp1Scy+PQ5tzuRDZyhPkv0En5
NLkdeQsQZfiiJ1BkjKjC6FCeLILloSWDhT8WFVpov5/EKz3VEU0upsNSxLjuY2AihI7FjV4nwDny
gGeuBr4D4oz0x5fctcpVQfv6O6x0LuuABMXbPnZtlxctqKPepA1VlHCRkEGugTgFPBRiab346hFp
9UNjLjlSxXZetgKdT9BUA9cek8OwpR+HSoneutMwt2ZNGOY4lWssfImeciu9bgoVeuP/Ck3qdPzA
dddo/L4Cj0jNfgpASx/6A6e5kD41bNJs9twxwLLyOgY9FOr1j13WM9YNYoUIOy4aEqUXHtd33Rrf
8KMVy7wZNYSHQpRvozzptBoRVV89TmtXBz9gSAAnWhS1T3xiwf62ElziVZ3QhJLU+oSsy8MNSMhA
JvGFE0nPpcuateR9npda0pVWNwVkn78AiwyJx2Y7QTbBRucXxKTV8EheHnvVZB4yTspJlpUDuG2P
n7Q6AP6bLh6G1hW2SoQTg7VaJ/0sfcqSUDe3sg7lJDeda9tZ67Qj0vbjUyWTnWkuU2mlFbT8o/GC
POnJC9ppkXc8+JmxSHVObk9DtiM3KnEsYWF+Kf0aaU99xMo5XnlptVKamKpuHv88re0sqQzoGius
rCE0vNm6s1Rrmot+NOcqb4amHNCzC0qwuWubMzQeBuEN2cAthM06GXtG84wG8bJwO6TN3bKj7O3w
7cMxGR2vJ8W3HOBREUlhWtC4O5UKabTLrCvb2H1AgUT0C8JIJs97mo/5CtHwypfO4Xtu9hS0kzB3
4HJfLiD/5MMu/RPyN3H+K7mZB0Dq3oZVYEvhc44H0h3F6bpCKzq4kVsYMN98tYHwi6jnZjDjfkPl
vAK9wtffFSF2w9VJW+J1E/hbL1IbMrSL1oVwuGpNtHszKRMg3pb3l4DgMOFgwFA4ekIjTKTgR6t9
53+BhMpsQe04Sc4S0ty+D3M3tZJ/Eh8PRAoU14q+yXtfUfgN5371hAgBbm8R8+y1ZvGq9G9+xnf4
u7OHMvlNWkcX+ZVUVO6Bg1Pq9fG2ajSsiE0ovVwtSGB8/s5oKO9zluo410Wv/2IplM0rVm7cPnBY
aiFL9lo31SniYNm/0+jp9SZjsvq7Ui3AjoolIBW5LR88yjFzaP0V222SmhB0IvMwFavR8QfuH3Rt
YgcXiWljPdSBNPz1+qYyV3zT7FX4EiNI0+L69e/3igPws5hD0fjcky2vPtng6WOuhvpHa8XtiIU9
6PGAfey+RzMgo+iyhPCLTM7XH0j2ZHoJJh7Zw1Jm6tfuTAHB4RtuwWwe6KHawzxDJl8wpuCErwhJ
xk1ZRqfp+fU+VVYfUjayqc4EcncWWJfNlNA6KEd8cnt6AdqwSttSZRuDVi90vFwHZ3OEe6eGlGGU
Tnpv7ciKZfvr/KBV+Z5xPHKkRzD9HhuJkq6d9EQYB0R5a6ZgaS/RXrWf2TL8sb4laFh8zMzzpU2A
gOdvwJBAdbu10KQWVbFkchttwcRM0sW9hWmKmqsRKL76h+tWlPIZha1/2Qzl+zX8BeFtToohHvSM
8KZ1faXS+zaPxlU+8ZqqySUS3DOilRDyVVGQ5KlMtjzw8iGczPUfd7vkK/z4w+R73YGyQvPsaGD1
nlom++H9Xy1omeLkVucUB2WARAC4iQ8zf7XFRoPkSUN3UbFVf2z8Az3gXTiBvtrY3aA1Ig26NoSn
FOJDZ+b1lLRNGHH1TCj/Knat9s6MDWo/ySKFeO/KF0gB0S9Yi4qUS6tdxBx24JZ8UiNtKc4vV1hh
r+3nnCjgJBN1PCXAPCy+32yvU0AuamF+AlQDvRSnJVQkw5R5KjxB6Hy+g0y26YhN78Z+1Cca04el
twLHwl/wiNA6EEJaJqpZYM9/B8EQ6upQb2RfTrnI3596jHlNH7ZMwPYDBPH3CvqacXuwB5mR5YYI
DPGafViLpBcjylYXAF+Np0KvU5/H/uVhCHpaE3a7jHMHBXH0P7q4d9sUSAbEPjCctyn6gV1iRHyX
90oAMP3B8w7gTjADDhH0cBRnrALKp8Bu87pYELMFBmPJ5vOT9NfjTLbgTsAQNv8Sc17V12WXC/TI
8SlwSNySjgPoQ6Rj4nVTlLBX3X9DNs6x3h9wS/skOlOg+uVZysXtpI7RrlDYnnp8HFoKa428uHTp
ox+UEGVzWkjOLhJ2ryjRXJ3otBK1I0ToZxo4CRhD+fbhWIrZ2IAI8RYhG+ZB5n69gaUaOzciLRZF
3c0+WQYdQgK0G6GTH7x4PCu6H1LLITgrt0DfRSrfjBLMl63owIvFnO3DWleYnQqWiSaXXo/u3v9b
Vow3lKQziS8ETlgi0SE0wLoV8hJLfESRX5jCnVppGao2CEH1ygli95YrZTC1Cg8LNa8hBk4aFjh2
C6gaoQgQqFbYx8H5WEi5tDrUihb9+DLCKfSoglWegXhMBSNz/tCJafrkh66Paez2oKGV/+TV6HbA
ujZV4sErr19CdTsl++AYqJNMmYz4d7+SrNsEnI8M6h7cO+na8L4LIazLVIMUKQMVTrZ3Hpgibxa5
Kvkx8OtqrI8ij3htfGTJ5u1AIAK18VKNbrNWf6MCheOZYkXni7pYM3vN6HGVm1iVPGpKhQVNpqx3
Y/rFb6gW/0eSObVFY7GGjVwqMF6tiS8u+4ClCuEHc6OY4OmL/CBw+HxqqmQSZUIJwTwHCJHCl3tZ
/5mpB2ofVf5N22D90117YCWntVXqma9OoVqIEpmHT+3dscrtUSAA3wwpn53DB3iuhOrtLyTDghYQ
IaGomXAFGG4vYnwn70JU+f/QHVLkNuBeHQoH6jaEx/rgF1pEGpshq9rD0yTiR7FJTd01s/TSkpPZ
fNDbes2h2aET74gfyzut3Th1d1X+OAPfDWDNLjZbDzQruSh4HSPVseKO7cveZHE47Hzfr6K2S1cn
1WSg5BQ/h7bjgqyhYPs5gUkKD+Uk/Mt7+LbcETjqhEnX1qXbBausx97ElKDKBPdgJ7nWPTgqUkhy
xV32ddMED1FTxDpOxPse6WtONzr6kB7SuxBFWC1fxQYLzmusKx8SoYZB1rvxw79/qeYcQJ0bN/MI
DunC3Ci2K5nN0CtIluEg3coMqC1Bw/ZCvG3G7Gcvc2/pVAZ7V51EK5X3m/+Lm29DDf7kGZBkcFdq
eVEI+w8m6BwqH/Mg8rLHpaZ2DIetyV1PTV2j/M08NfQq43Qejh5HP8Cr1DFMyx7bJ9MljwAJs8tJ
N1ZdsUoSXDyBi9ledFMdgbLdM7ZvrmWK2KhWX8XxdpMTbTEC8MmKAbLypHhhs95xNtNy1hZU/ghw
7cEKrie8vkyrWmrRF69USashfkSXHeMtS3vZMBEnjLlCuhjiOSBELIPYJXBC8fymZocNl3Mz/Mk0
vuaZ4m7YOwZV9HYk8Iox12ngR0blUxVQKzkuwVXONBWBwxQzy/5s49qzrQeMrvxEM8Cfg3K982aN
/xQLpYjrfEYFn+smSeFlMLh/de9e73Q/0fsuXDuiQ1azsAXExp+8HgsVUD2QQWSDbZmHVPG4OY5h
bFQ54wTRCOum3I8TYpMZs9mWJrJW8P9E/zFWzle7EbuFrxlTAXE6CuCSy1DCWyW1ezelPE1gFWur
yTpc7cXAi2fHh1qRWYIo4XnkJ0gJk8ubRij+rS9VZp+CCHpvHPqWVc3nLV8gL5uVaRjdv9sf7sIe
o36Llg4QoLb/h+pivJhmGINZ5sFRyGBNbk1Ub/7xKzzdEvIGfn3Qxx5iSLH/edqQJYqLORIJRw46
3ljdRslJJdgVNvgqulsohGjV60QpCo8cw8+Fs4Cdy3GACbh+wCTftHtKErjfOXtXMsklN37gsB69
UpdrL+6vsajdaSJ7YsrE4Yd2sWXCIKCKLli0SJBrVSwu85SWTPOD/bgNOxRPvRkCeEbPWobIbJva
UH2HID7AK3VCDWlP0RAFp4wsfN9ePw+YITsSVRx3uU/eCfnHAstYmp4VWXkqIO3m95IoGcOcECta
AVekRF7cl/xtDfTy0oSvMikB3GnsnM2WYf1mrQZUBxhfeSKjpktHFnNF8hRwMs6+4gaIRBmvtG1+
7zqoIkhAopXx97bTEqTwZten8xel/gwjE3c7S9Gb+ZAiYGR1nDG4MEJAkI03SJtSeev+9eDMBUjT
tzSxZOwwXkNz3ya55/Yrx46CjT0K6Z8ClD7LGWUa7fJh7t6rGy/RVG0Qu0jrdhC3UF64H7u7aNnZ
szQnqL0OmhikkkjS9L7whFyidbuxleAbE6DAiwRLiHLr4kDCjeCv47oKw1J/kjRznJwRWvK+nQXA
p3RsXK6aN3bKMbZ6CJxBD9RRxK9Cldrt9jnm/3e2n0wUkG7BiM6CHKbnxL8gjiLVE6OpzuFwmx9U
oz+ztdocucaAK3e9X3NzfsLJJsB4WPxdqbQKXqAS3PJ7mHFIqLdf/Ounf95k4BHl4uB0S/lw3x5T
MmzdNF/2ASkSB24U7QzCjcFqNEahYEuVhSCYYQnQP/5b4leOyVLWSevG3Hnd8wstpM7BHc82r4NV
y8FDZ9/f0SVQuEHCMCT+KAmc1VRH+hUPkec5QtHWRHQZ+QFi2RgX2yzhgnnCVCg78ST0Gjlrf1UN
XH7DsEeTQ5Kl0rXu3wprm3T3SO69JNcJWnrmvyhQ6WTx66SCPyQRtFalJtKBJDQjK+uqIC4D5JEW
DSEpjb75YWPuQK7+JfJoXyrSdYFpPTbIJC6Mi6ckToMAPyRz+GQ44SxkKBYSjuVnLLBAq7yu0xV2
h46OD+GV8yBGk7GkanfvHZAzEGcGu6faB7QYPLJ1r22nWwAhxE+cKPlwTkAqRA2b295S6G8/FvNc
WvRi3utU9WwgnzD3a2hN1gTmZ6c+zhCpTnO55S8f1HddpI2OpvzccKAUP2SOE8MKOIVZg9iU2SVq
p8SOM+H3PuIXgIIpmsclxtZknra79xnfzsOMTIWeJTGsfrxpx/uaDx7KoFDlNMsU+qUm4hc7AxlT
hhbqF6vTX8BASNVvtJfsgF+zqg3zZhgd+2N4WOlQGKYAq5gGY/YQuFkWhnIlbAqCIMK+qpViIFx3
nYjQT4BruLJes4Fj0su3FW9j8mqiLAJ7HjSyQ8D2IfKk1sTnDQVfFHw+2s5PHWEi13lWGeItkRHf
1MHC8IPjcOWHcPcP1orqOfwcAjqEnkZKA8fqx9//XJl3Sc51VankaceEgk/2L8mlqXXOtBHQOOT3
ZlXMnyN5FbRH+8JEE5BD3NdHOcT54zBRKKV+UfjmNE4TnzSznqBW9U4zk+4lLCeEOK4SxaMnafIQ
YnhMQpyIFxDdr6qoorIiNWCvzR8slf68wqR1b5IAL1dPrqqK74AeO0k0l9yHND1mpyNcAFchH8p3
qL0vivsbCFxn8i5+EMMW6EoIsEB7wQsRpVCjbnzTh7I2OKZmpFwt1CgeqnyNP37JhiuVZ2zm3y5a
Cw0NFWBOy0tkegnXxuYrh6v16b53B7jObXQL8JYyQPCNUwCJGeb2oDd8P+or15d1wq0yvLtW7Z2D
MEHqwaKmoTEqxZ+VE9ZHPRZ3h+7OWxzQb9UernN7BmJjhC3dhCdwzYDsQVQRDmA+PLFULbuaQxAz
2GsNdSgaRTiAREHEvtnknj9FPHdPSB0f/y+OPwZrGPTSzvYlOyCM/1Ybix9wu9+u5Iq+TIDbpnG7
9+FF2/fVXg5WpSiYs/iTWYz/YJZLMseAmeV6ICp9wtkrPYBmicexjyUkYVIkFOn0T48+vV4Qfxxl
aoON/OkLTPTQ/EtH8Q95vzivWmQL1HW4l7nM5CF190W8hyFHkZ0Jo3i+AWmrIGA/4/jlpRXnhvRv
v/46qWGbF+S89iZhgjHwTLq/GYgOt4hiZk110Y7grG3ppRp+wNtxMwx3jKvU1l/3VJGEgWKxZYw4
1uhoVzG2ez64huxUBJwhxUyHEqwnQixkqFTFyAlOC8QDypwApywfN/o/oO6qdiwtOrWTLOl8vOLW
pnl9jflV23fNcszAozkHs+HmTOUP10qeD7sMyLxmBV3wBRJwemlsniCIf3gaFE0nXz2h80tMnmol
4NtUlDYDxSARuYblG75tPCiD8rsRRv+YOBHe2CajqaX3lJ4HbKQ2VGKHP1a6lR9N/dc157B1Buro
le0D5ledQVmpomv+KvAzTTHCGxO5IyQVraPhP5f7tHLt4YRWE79az63ONZw+VRT/P9qAIyJ1Iwue
ZDEMRYB1Qf79+gW93X+88vdURPheD9PZKJMWDwtpcIi6fk7foWn0znskgyzRYY7Zsu4wVctnyOSe
PPwrp2Qu/CmNxvLc9vMZ6sj2x36qJgYYnLUGXFVRN1EU5sxa6ERVruUquntMvqEURKcLoYZSDnA2
nOq8dY06c+tN4bjjzPx/RZ1QQ6IuBabib76Ab+17eRz9g/adCQ8WO/YUKIsFwXMLsyALv1OH+Zv8
Pmm+jIUgMeDxebSZXs5W5lwXT5BENY9j1aKa6T++u7FS33wLhzZlhWmWKQ/2X8g9eVFIwCPuq2e1
A7ocHczrYpMAJTLdRYrn8kAu2ptuefO2Her5wNtuEZeImoQh2FyFlPAcVUbtokDn2eFqy2B017FK
81B6B1+hJaS9pMsoFmKf9iLeVGVZVUkUk8c6nC7AnB57U9DMq8xVk7GneMdw0+IX5bMRVNpV1QyR
5Uh2LkYlW77zVkgW/GNz6iQL7lPWtJCWliwMckMD9x8vlCkY2nLOghZIcFXSOg+hiWj7ZNKiVkC/
A+7acybPHDwesGmd7ls21s3ECX+iR5v+B9CvbhiHXbWP+tr1RdV0C6hUi6tJqZ4A5ZuSaXQGdcC4
fxgX9RXDZZTbODEKpYTEmqa9o0S3REOjV5mnPR1NeklEGRSnPBQ4u6zfJOhBKMqwXhWVTXFD2WRr
5OK854PZlh9se1nQDC5iMhAE4PO/P+VFNK4uIQf05qqbhk4iHapLsfgNAzqqBQN/727+mNji10yn
mgh0Z7STWYJ2aL4im69mGOfGz4XSxpQIv6wkBGLrZOVzQr43w18u/acuBVyxfAp6pZQcwmbTJc09
/EanH5WmoqkA586F3250bk6V/FOzS7940J5kx8+fIffd3KfsEEpLPWoQ24FsP4hZtjZvtSgImL+e
a030oC8sVruijGh3WAt6myKCLUesLfl13Qp4UHxotNzyOkNr+gVlhjq7/9evnfzfn4nE4Qe8l03I
gTonf00r/Vxeir31WVqJi0P+skiShX4bArwWBk8ZHs3eYFCBdOTeARvyTS4CKz5SxrbM8lCj+sBM
DEN3AhjdlsWr+ZcJygG/mccYzKnW/ODw5V+78vX136+AlmPgyUGU4SNoSfETcf3xUA3cWObrF8Cd
41dFJOGba4YgI0nxagT+vG8gUfJFlVLO++5VY1UT9FtP04cYuwWWZ8LpygpqjlpJiI+jou4cxjH0
1ofPm/oiR0gHjuWq2C/10Kr3UH5iCQYFcfNO9fZZ/7fT4na8rN9R6zbIWm+G90tLkTLbcigPgsq5
ZaPl+txnLGmJpOPiP+/mXa+1nhO2RLZV31bPnYp1oxvva6Yh/CJbXd9KHc+YqhXI5axHIjqh5fPH
yiUR54YaPIDQU7qYHjO+/1X5ka5rXm0iGeGPyql7cX+eCHZp3Ee2Pyo37CfTxWKgqRDmfJHUx9QS
CtTmd5f8VtUKxxz62iR8b07qQmZ9lp0TOFioPUzLAuItgVLvM6QHxreRby8aZ37ElhVFBNWiX8Az
0m8udwXeuDLL+LDCg8wWzis9QRaXMaZ5IoSi6SwXB2uiQs9DADvMHgSX43lUapF25rPdEHosRjXk
3HA4rEj4u2fLDHhoaf0sIAGoXGKkCNhom4stDtAHVx6aNj0PkrJASuRPwU3HkozFkOmxfaXgQfcb
eQamFAkEoQLXD6cYaGDvbawCydlneXblLgjA8hlIE1ErSStqmiSKlTjJ/cYZa6xqMOvlVPRVvYt8
G1yKU9PHQMe+JngJLvat9rGqTfGGsBR5WapJzsqhay/5VbdjGLYS53ftYlfWXkyoGdnCgbpqY3V7
A3neMGCI37z/uDEPPqNLny0+Yd6IZe3OwEEoaArUP5RsDsWnfI48dnsAKvSFndVqUCcpeUvsDO9L
taMcuoQ9nkkpuozNRAaKSzg/RL2R/X/6DXzN1dEQ84DBsfqzcaSNZdt3xXr16vqX8qZBiy4zOTC2
rfRWCN0W6lx5j7G2w/vi7B0pomOaKz6c8YoZtADs7f1lZ3xSObsnmIk28cKCsj8WiHGiKBgILZJo
lESM9g3oeDyLUv+wsORSHVUe++/JInH5km7xPKED4LbYXHgAzG2lefenK0hnigWya1fRYcvUBcT9
o/qqBxDUxSvwKBqMHsATHEaInqWdBADNCMJkm8O5qka8spMuuAEblvj9F7/Gn2g5rhT3gAiZpu/W
jgyMxPXKn6CNDYzOAIBRyI9DDLPGEsBWnnawG3vd3RhMLJAnuY9ETl/0NVOINwvJg1iHBqZ6CiMp
h9FlP/o7klm4gcwanftkxLOSUI/qrgXzJQPlpA5KNv4ofQf+aISQDbT+8yC7gzqvJL/Qafi/jWIK
TnjI8RmE/wMB+voEr8iIhnV5ohsz0QovR6hWTWO5RHIZXOnvb6DtmomjitpmYPidPB+ElwrtUMZU
sriZPZv037/AmzhvTkJHuvT/FIORPHLSJP0MF90H9LZav0R3o3nzpbtUkjfWal6tIfM9R8peeRjL
1QuZCRWbbM/fAR/YHUdKpME6y31k6lG1QBPYiHyhRzvLJSSzsyp8lRAXpU3d0EbaUm6Uon6+Jn4i
RjKdDeXXvopcmrXD5pv/w/2iEJf8+QFOzshpDZZzfxP/8N4qt4JYkwXw+aPe665DF2vDYFzOV9mu
Noq2n4ADDpLo3+VMvhGRHX71AegHbQdE/Kq+L6J5gZ0U47woo+NZYzCusiylM+J4AiAAByqRdHG7
sy8QGi19XGM63+RgQOEi2cR9xlMLdSee4aVS1CjV7HJxQGIeMKs8xpudZ4gx0Rx3ZvUstq51hx9h
BFsiWl9EkyGNzrNRU6oIwQDuL81w2MK+TST4mZamlTyrJpOyGNuISQzdyZptNTElcxdFCw/zN2yB
Dzjf86m5ajsfMOArs3terr4n6N9qBRmuWMTsZgPBun/22boh2RpurjlZfajOl/xBhYBllFsr9hmt
eyKNQKbDDhvAOPLBvtl3wYcDy254EuYrrDXQBNzvXiMEg/kbNmlbs3D9mO8yqbkuYzS/xhxjv/I7
flsWHpGDzAvSLHMfitQqW29McRWV3b+Z82ErOFeNglkCqMFTuCU7FY4mBirVwesW7xYfh+idz3Pr
q6tpl33i7loRNH/Emo4o6MrgQ0As4E6+SxwWYquIzTo3HfvDnZvFTdUDErxkrLPBHRyUgHIdMbbG
40fP9SinClj5fZvHQkGLtiuF3i6oHrrglN1uXpaG9JIe/Pey7yvOK8+tSVOP/G+9Q2eOCzDV1yB9
lMiZH3YqmIp5mTsWGd+8DgBp7Jy1RllMVCRTXGvEpLNGwzAyji6PDhryGEyEodBiUypcwepDW8vc
wvdKMvJeCtkYrOV9FEPLtSNR+1vDczd61ai/K0X0Qu7XvzVF1GJeXADXVSHpw0fNtKuX6k8IlLI0
NLxqrXLdMkt1DPp55cMblW0Bllks3SwG5+ZcfkGyCNw5V97S0YMRMDv/PPiLVNtYah77j3Kpnl+O
sUVbsGs2k9xB4ShT9bG6SrBTfYkILw1kwcM2xxHbSodo4f5Wxw/6ny+eqglxMi6dq76r2iG9ytNS
Kogbj5QbS+AfD/BxmKsCZT0RASJKlgFzj1/4C+9rFGQlPXQXdPqxbUbFMeGwhhbL6nbD07YZdYFU
kf9c1CrwVUCdvr11Tf0AIYb8wZ4Bo06NLy5jsyyuGPP8YirBUlZH0c7dvt4vfYt7tfjzvDwUwKRG
vjxc2RX6K6W9ieC9hb8o1nVJDf28If4Vsa0vpEpAi/1XkbREhiCH2jwLk5nNEiKWmM/IpdFNG8HC
wLB2PkOSzGfbelwL9eIFlAnpzZAN6bdfdqb0978/7unedrR92fuKg3YIWtIMiimtJ05fNdW6xCFv
SVtDJV8TH/YOXn5aGqhMIQqsj9MKJ0wkVz6ZiwJX3WCHkoH/N8Exq/0zsx0vgpp/8KS7Nm6qFPET
7n5yvLPcfYIHalOOlMsBzdLzG8Lvx7umVS/EM6y5JuI66oxiSTQY+Eh6lfuXd6j2WzHE1Ahl008k
0X98SoiIjEQElTz4hLCuSInD8iXl1cXW8ZoWWQwuaYQ4Kih8TrpfNfdhe4qBo2+16yJS2cwgy16k
HeoA7kUWaSYWqSI6E9iJdbWBgUMx++gB7T8krGBnHmhAxcxcmhQjv/e/jR4Q3I4JoIsXpS8LWSlk
d9jHVY4VVbCaay5VJs+nXa/c9WUGZuJlFkrc3uKSiSznLq26BnaD/crfQJLrxWqVqpcL3fF1QtpG
e0Svhy1gqTYnjp79mZzM9vE2k7ghfGPeYLnCVBSkvwFw1faeDwedy/hPzyh3pBKcBBhy8yqJ9cbq
Vm1ajohwB/PujgoiNcPHZCGuQ1Iy3qGd9STTmZP7B6nviOG7IDyHRNpN9dOkqD8C9CJE5l+23uoz
w6iBCePZGmLdL6iRyonAsAO6BOGqES+oN4zZPHo9fJHo3IMvEydNIDznbCA3y0KSkYoEJinPP2nV
bD9j7ooXhD1U5n/v2iMJwZdknZOcQyrrgmgCeN/R+VdF8wFIUcu3Ak+esaFIrNugJ/DvKa0CYY8I
m8g4NOh8NaDBWr75B2/qvovIaCFHHd3CQAiJ3xIfbooCfaruH0utfoUDnfoRp26KI+WfeNOzWPny
Q5ymZ7V1kXPywULD+10OdXo6hZo9AvY5Y2Lzp/d3qBbQ7loVag5K5OqwiiCuqjw6S6GEoPscPzkp
HajiyrdDB6XjM/yXzaB16+mfOX0nBrht29DX9VdQCd1caIWWl9xcuuoazKaNxMOVJMeXYl7lrV5b
KGyEdOwAYs3Tdjgt7sIu5HOS8jmF+NPTz4Ke1rLYK/Qqjp6faGyd3AND25Jd/nNe7cZQ7D5h8AwP
MPt6p014HGX1r7EWT3LFi6Yqq+S7G8TDNjF7pNQ+4kqtJPtqEHLisfUv+QrM08LVlPBRaOJ4D6y5
bHnVMlJ5oCiGT8wt4T2o0hYJprR9X1hQYnoz2NgjhVTEFFOMOid1bAKB/jpHlQsI8Rl/MZ4QF4xV
yu1hgksUNlXarlCq3EbZv9x1k264um2EtGXowfkKfjg+tKQORBb+hLklIHDtjfnSDQce3psJNWaV
HGJlpGfxUXQhI4MoAe4hdXL2S8w66MzVgMxR5MgFKEDbh9s5WjtlDUxZ9fmUVswi2I89XPARSc0J
/O91asv3ogSkCHGnikOnGRZL9exIQ0KuDCZ6OlRGzXK+z4mowLhxbnMmFE/5UGM6REOHYH7B+2sB
fcFrxgEqFLdgiQbHCStsK8v7cZlxb2gdVeqjDbc73eD22wqpIS2GKwWkmgF6nGGFKYf4b1iqkYJU
4YcWC29z8oKi4YlMikUmkDkSz0QfVeSnN8UzRUkAO/sH1FfbicTeezlCp6tOvKmO5+8+d9eFo79p
wiVR8VwqbTvTpR5a80UEP3CyJ1HqChx0yTQb1aaUjXp6IsIet0x18qF0ROPP/uYh7M68zwXn7yrm
hoda+Ug+3HKXparAmUiXYnR46ZSAecNMMkpx3qHYAnKw+1X/p1mik7hcEkemzisaw9HmEBb/5HZO
PlYpvsvxieddU3JqSO2IFSzJeOA0tBgxHn57jOYmRHLIKpNW7xtQWP4MvZlaaAltvE6JJBaRcExI
PuP4966dlySzF6AntF92C7s2VOAwx1R3WqVZr8Bmh1w6gqhsBd1VDXHnf6LlehviWOVnHBjodGjG
6iAgMIm/RvyexUE6+daUdrL0h90to3j05X5Fo873bd7abUfaVwMkExrMP3+alVzbjRP7WB5iOva+
U4reRt5ExB9tQf4mQG3X/53F7XBkaoDCdmowFOo0rpS10N/4DG82laq6YD1LdYe5oCkg1T2zqCQJ
chFYsxhfe/Autbi99DAc/hrQ9fzAYrAVdw30xGctr51wlyQuNxCpiQ+1CTgNsYZ3ZZAf4O7JOtdi
CF+GbibLgZY5RqrMxqkPLT9Ov4WcVBs3Wd5RynTlc25+KNrYPN83F5pMjuiLd6NQsLvbPZufzfzz
9YCbVOKeBFaa5y3MQg88XJloLe2rH8A/2eZqZII+zDsZaMHWRJxMzgnA2nev0yhO9xLAwLAg1Oi+
dmtnJgjX3CTTpikBOuALv1MmqppCBWloc1mEZFr3k82LXixwUnQmAIMp1VZVwoBqK60dnTZcCPKU
sc4Pjm/JkeADqV9KsJXHtp5Axbjw0tk/pX3SG4SJyGoai8dsvBZQvwQTNxGtkIOZFJcTVu8cXUu1
SZ6WEUTfbiZG52VbjqzyvDoQW2EqJ8hUjsf67xx8C7QkF8EXg1NLGRF9p7kriwVTfElNu8O7zVDV
SBNBbJL3FbctzsgIKY03dywB4MH7TPmktkksPN+fbmDOpRt7/+JBF3tV449tybkpEbvVv9QnfgOQ
eUxi6Gf/RMYfoXbQdWq72yQnGiNz1i0gw61bYfmNJMqZzlUwivgz2GnX92eKD7vpc+J56N3F6Paz
MtC1O222Pi6J4LOKvOUvydQTVvhVhFJTyV7H7DSjpT23yLRN48t04GwFxGB29SabQpgZ3pb8PwON
lhZVupvePu8XZ8K7HNyuQLn4UC0RxK0soL9CpY7n/K8xQyV0UFV8nam/l29aIteFj8tbT9B76+pY
k38K+BDt5EBN+55u8zLCYrmr11NPI0JUNyq4+ElI5Uiu3psP593C8cDjTDqouBk1H3nBQ1+u/2iN
bcGM6FXBVisKO2vaL0/skPb9/GB6G7+18vYaUOBHk+FwKUQpa65xjmqEhc5vYInCND6Jprazr7Nj
CVut9gnScyFbvLR+2qKaU2vf20RXoBFxLNVtl4tORZtC28MTZyyKWnMVNt9V+H0kO7tKMfN8IFmP
GEZ5DMEh6C/lS9/d7lZ7wk65EHMGXBmHsZSaUpJNPl5etVhhk3K+GiEi4wzx0GKULPxIwy5rs9El
8nCgUCdhyV+KwRa3W4d1xUMxLi9N4YOPLvt6Nv9z3705F42pvSMnjSLYkPPDxsirDuqwzlWQeOqT
zlhASpp4biO9PeXVl0VQZqqZhLGG0GqvJVI2nRzlxSe2ODLoTWDwMS/9ieP7BItLAr4uRT/V+dvE
IeaktP7JXk+p+nTl9xsxh+6IkFrRDBsL6RfkyuunFDXCQdyML+HqsOl+1xspszGNmekLm9TnLO99
jHQSk7QQgs8+x72YzgaXIBMNUQcLGuc3W56iRfSB6Kjx8HJhq2ly+JehiUxDvQF0//KYE3BCCTlQ
2/Qt3t/XxWbvwvviFpdrjiXRVThUHTrQ39Si72T4QJ91IIePdcySxUI/DV7StpT90CnMlps7LcZy
6niKEg1KAy0YAufG0G9VWZYkHWT0k91SCfkmUWdUYAqMwnTdAAhy4y/YdDoNPt4PX5CpD18wU9Iu
vd3pT3iHgTEetiOwnDq27IJ8o2o85XsschPwDJt0u5hFEb3/dkbvxtZBeZeEHEMkkTsrfuzW72rE
aVE5nCXNpLQP/93swf0DLv+kSdn8GHm9YmO5gwdqPgYtllGNc4vY0L+56WLvO89CyDOWf+SWkYP6
N0YzyvJNiil1zavaqwpCX8Ip8dGr+oWw/XpAxeRPx4IaRc70C4mwQazQMCoAdkfa9fkP2fXevFCU
i0XnSb2u2EHoia0oFsFYrv5JxwyHxLNYLbh3ysbc6m0q4ViIAmyS0sY4EszLenzApRzQyDUf0zK3
JchmlGnrAwgExv3s8Mt7d0VWuoPBtP1i/530Ee4x5acNNu/2h+7JWxcOqq3a3Q7TwSkKoybFqUQs
tnqJ597HbhNWlphW6KE7xNUYRVNtUrCbliaEqy+TDbNWgxSITHL5lZr9oS/U1I/lGQfC4MvKEz0u
NkuBlPsImv4aUeZBCU/d1Xk7T08Zz7nDqI1oTiFml6mfdJQbMcD/YMAPOoi2d5E4EVO1vhzxS6GW
+T3o9mqpVWoxBca3vlE09G0cXYfsJnkmzicrJo7996l20JZo5jP4zB2bg6Qhiwc10Exz12O0TOQf
Upis269Hl6WlUQ6d/hf8CRm6XzDEJx+KJVPlcuTNe3vGjCt9JDQX65LZTIbV73+eZe3p49EIB16i
GS8BFBI0+KaSxkU1ms1SFQ0cBS4wmTS4T9+ddUtg8uRJqCYKsSSW3VWPSWvj08UmsGxiW+D+XYMB
BRO7QMZi0z/RPp8QzKGrUM3JdlkBRckbLJ2mVQXKUDLbZrjVSW8tBfYj1fvSSIDUs1XlEFtxsIAf
BdsO6IrYRbAluPN+okXdjPajCI8iVjO7OkIjZ4j1q0blFMrJFC7UxuVjU1uA+pBqwhXhQvn7gRPc
3XXPzyn1QXtoZeS1Rwj8v75F54Gfj+7wgHTgZybjaCJHzFZ93Bd1xZND3BUO6bQ9RYt9y/wiDyLn
oe1j7PElPR2vO3xH1eqgulU7wo+Ov4IiDzwsXTGB8PGimDq0F4SRh2iLjh4XSZR9DEgodfc2iqDb
AYCtVz3WOMP+T7B6P8qPryDZbbLD9ob6coJFIAyS8bRcbIYyrnLN8leC2v9zhOiIUcgiqdDEnOm4
LLS5bF5DOo+M1YIfnqz3qlE7rzow2pb0NFqoys5gGtkD0lNMTT31+aKIk8tER9QwBBxET0nYey8t
GcSoK/fQYR/Kp+cMNqSxXPtWzGXGO2rgQTiA5Kv18AqW4gTpbvwsOXBZrGIwDCdoikiYK34ezWnO
yb34J7QZXY+DlS5dseFfhrfVLy1KzcJdwiviCAIxDEawhfUlroanbL0vlJUbsdd9nK/ev+GphiWB
EPbdLkcB0s0AW8PwcpF6o6rr0M4EXqsAJTwlARegONKaAzAimI8NK4Sm9Tz9fb7qFwcaHpd94UT/
sxwpKkghJx2lrqknFkIQ/l3KZwpOYYtZNBojJeYym8mAWh9Xu/4laMDYW6FEA7ysP2uRtQwfOd+e
kKEQ3Dw2gpJveM5oQSIwuV+FpK602+ToZVuT6FY/6myNYkdGyGMs/FDNTwP5QsJjSEM3sgSFsbxZ
Lh9ZzjhO9Tb1XwKi+sPtYrWWqq3teeO5iF4IK3+HPZnChzTjJrCMjkkZgyESwcasX/xfyGhd0sI/
PDBsU5szre94hyE8CoCrVZLbe74cGfX6FnaDv14P6t1lfoshwo/oTtywYbAWmBuHFhRfpC6ULsZy
4cokKrqq5S6CQiA1dlr1Osu4+y/rPm7SPEecKrgxQpV9EbyoMH+RsoTSJGDi6aCThQsYhmMSRdbF
BEZdEkDl3CS4DKDXhj+PEswmR7rE2w39DRDkwzepM7JEszuPyHQwSVRB+BwKDtpYR0aMJerjdpZW
/++Jalt1W6K50uHy7+rPmM9BAhLufrm2IHxsIP9RlpqFeTu3LAEC4TTYiy9RYU3CAmOTnR///SKB
QxNNlGv1aKQ7ehmsz7PBPJfOJOVqXSREZWxd8qCeBlJ5GjyzrROLnHV/bGIqYZTKZuZVMvz9DsYL
7bgink6sJrQ+8PhbIkdio7FAmQrew5UF4BFTsJLGBTW7Lm6ODtjBndghkJZbPbHpU6W5b9VxilxN
r2xeQvqpfhJ/ych9CzKCScsX3p9dBAthg6kH2jv2AW6FV/UMWUovEX48bEOjxYIBcFle1YU7hRh+
tWnWOUZH7WAKuZ3vEbiWtPZBhkOxIdy5nfbRY3/CJWyn0UPdLa1O1FMGEu/OORb091fpZ50YsMoa
1zffKEpqjnY9DjvHSfFITC6wpmCV9se22GZ3XOzqPEz6o7uFi2sxDdcXTjNZL/r6j8UEzIT3xsQ9
+2Ui9UPWhpgdBWOypkd96X+54kuSkN4vHsvunAR9wIYXoSOlsk4zoGj066lgV62auo2TyhqwBsHS
pUW1Qz4/ZDSWtfMPrbi9P8oSljSzEphW2r9iGXAFi3GNo3xkKZ5eYM5pG4bGNtD9vc39fU00rNGM
Sg64J85+/hnkS+nW3KVIj4BiZKfuQVRm3Nt/ZNVcGMPwGzmEe0OJL7Q7Q+qjraPvu+xLLo8bdyF9
oJaLgrs4wbY9RVJxq958wM0r/uMR5suKh94ACtw03wgER4w3gqraMueas3/rQ2+fnKz09Z/PvtHz
jl3K/Fsm8jl7SfRUx91/DsfWBRm+zmIXY5W5WkuNI4DW629NB+FadtCArLhK5pZUq9aqKX3WSuAC
U5TVIRq64IeqIgO8Fg7qDd+6u6qn4pU+KcGLUTNJeMVWd3ROseFYGf9mcxNnfWRKuHBd6od8uBzI
Wj859aqVCcvV2zjmI2eev3G7yoX7NXwv8KOAHoDuyGoOhIwPm2wRiH7Zk35ZBVQt98ht4ztg9Zyt
N3LRiMNL5t4LGIDKcM5Y8TgZ+GWGAUlbcuhpGvho/y852ytugfrabvde6Wmj1tQft3Iz4/GTunnc
caUW0XcyJB+dPu1zxW+RDbb65AkafXf560z24GFEanBftVXWoDE0jQCwjmLi3SlEhMay9TKb5uR2
U7RMjJa7zdrUqyrw943B3kqxGfUjKiRr3sKqvQ6ehf1hF/khFqB7xFpyC76bmVNdU9ZjMIWF+0Yt
o4aBnqiwOmbMU/6odjR0QV7q+8VzIOUFFiZg8FF5AKesUofGqyXmGfvN0cCoxSMGt+q4Vsd/iX9s
t30lmAtGme2/UheaBFsI8DrFGS7f9sXHjL/Ac4OC4I1eyFt1bsVlriKqJaWg70BnXRLxufHaGEL+
vb99BBaLqR8TeL+8O96ux6BBNxFkGliKZTVD4oz049HzkGa/yPbkdaSlnhqfJsGZS4vtV2dI35uZ
id7aPOk5lrB1Gcc1SEPtDEVORtW9gujji04EBQ7bchuFkyOHz8Mlvyy+riuAt1Vn4xQClhRJMLbO
c6WPCQEglxioB9TDx1hQyDp9KolZQfVpKLiqdh4UABjxQ4HY7tmdyGAXlag2xZtKpDuN+P+/Km2Y
VOCViCEE/ISyG+O0VBxd7qC959vdM+F49XUX4B6mdj98KenvVEN6nY4InhTjVPaTnPNzeXEA/hGP
UQtz0jlsns86eZtJHgPXFL+0tPwBQd7GHzq/Ste0rGskf/LbrtFqGPXm/RcLZbyRFNAFHLDd23A+
VB1VG30SZ4Ten2OHUaFmrUNCoADHf7vw1Wtm1qfXznH41mgjaCuQMBjady53lpQHHtdpumvPGrTl
6qVg/32e+4n9166M6Bh7/+lKs2fcik5O13tHioNUSW0KaSp0qE9UKJMi3/FSdxGQl4rBtrcDje3t
lEHWjRrS98LvdZQF3TCefJ3zSA1mXkFODuk5LE/kCDEDP8JGc8FQQEgN2X1Qu1ip60Txwx23wV2X
foR7inHrMsJckOjY4+l63MB+Cr+0xEcYK1g6224BbGbOyvgHdMP/p9TiwEv2YwuYm/+V2cUNq62W
cFS9dLDQ3GAxIxGd00QCvfY5nHT7YGoFM+4wFgfxa8988VH7gaXjh4XDs6u8mFW3jk3VC8YMv5fi
L6btNcLZC9I4IvC59ta1wexF8vOfTB/GU8FYEvsiHPzPvgBBW/CV1rLrbWNMr3fNdS/l20C/OiR3
th6X0kMl2Ij8sucHU0uKBSf9NdQmibSQ3IYN5rXvEeud3chOHWA9XRd2JQASt8qi4s2Psu/3+Pj7
d+qLFF8ui5g+0YfJPAwyJV14XqqLREmLWxSVaQyIb4Ou8VbwdWJtQvWm2dWVzVHrDT5Gg0H4saxe
szEKwU0vWbvjnFjM4xmxw0FLSioKoY5RjmgCCZ7feAMXga3dn3226BHQjZEsnIxJhGiibOVHOGqO
6xKIz7h+gMsdK821cAo/cMQ7obROueBJT+3DVv3xVrE66yNS/kqFedV3TKNj//+Xpb+JUtvcfBQ7
2pEieBo/IxuLEEhtviLNSNmTiXBb35zAzyx/Gl3VBSWVwoIkKExAbdC0QCB2Oh9gBAuLqOQepEIg
MNXBtlLw1JYbzzmi1nBl3agHsqmidwjKWKDg89DNrseImq9hHJkMcB1wWCxSshhB9v4/nyyEEmLQ
B6PcrE9uSwv8w8BV8EoXt0ie0D06CnHIP9y/Cpm0liJSLkQddAs3ef5nUTceL6xQ/6oda+qPvV0D
RgVkjB/fWlG+WcMkZi+HllcrK3+ReT6OwfUociibCAYOAVt8TLFmh/wigJqehUDRIw7xsb6EjAT7
8oDqouWIZXrqPh5gnIz/n80FIs4Jiyf3jesXYlteusjZFeHwWSsOd2mqbcOVvuu+guNwrK1xXoo5
f1WWMZnTRzRcIQUofeV/FZ8NHUB1+l/c/lqVvLhs3fvosLhZSfySFC1mOfvyK+1FGcS2860zSeqS
UVqpJFTVxfo5UEdUCkI2phfCgGXZpIng2TruWI7gDud8DIwoqa57JHiWCTxfq7aQfkb9maYMgtDz
t6N3bQFujQ4nbsPD6CpCHE4UaNQvSJGdcxp+I1/HaLpf7lIQZV7aM6g1kmMvqdCxuum9gBjod+QG
ITBBbM9y2+LFMJoUC+wd4ml3i4pX7BMm4LtjQevOuidBgP/BO1HlGvdCLhQBpbTnja37USuZpvjm
9SQU2kE3f+WpIUyt+3D5iHhzjI7StqqD/3c54h9aw5CprZ6CGXypdAgWG0tA4KYOHQEfeeqo4eOb
OtANxi6F27bxzLTXQJd8PuAZ64ZzcrTbdBQqsLJeh2F4G+MfCr02lA7eAxD463V5lXbIt7PUAP7B
nnkxWUdFNa5t3pejJXg8lIQiAMaWHQJ9XlUTbUgnILAcml0BqH38rmCouThDCYFTbD7/MUzm9tMh
64k9GvukNP5nTryNWgOLYnF0OODeQ/dlSIiS+9q5m5Yfu4uIE2vABPO7zD1E1VlmRxsqLJMM4wuG
uvYRL4Mis7bjv9+jfUzBgXhET16PVq4MfpikkrbdySITvA8CfgPvLwQlJLkbBGnl2tY9HioeXfVC
mVIUEOnZrsWKj/3ogGRqyEphkj0w324aPEiXTgGB+tviDazIE/VxUNxukXtUp1O9+mUYDWtGrYwW
PYFn+ykmoe6+mJKYDQVzv8VHiMqt5JnuhOSNAHiUreUb+cdq1JiRbe2tGp3v4jzpBYVYXZ2VTSMc
EWwuvgRMRxMcWnT9tdR8eWhK6q8Vt9x7a4bHzzt3pbjhzvckB7wlpUhyECpHqTWgV53E+VPePdje
hArfn9NAz6WxYwxu+2X7f8+5MJ7SdDZMVyVPNG+tcx2DDtghBRwOoAXtJ9xF4W+yzGhlPM3QgqSF
686q+c1yCNDxQkrBZ+2htfV4rE5mnCDLlbAAJGcqEwp1OG78Bzh2MzIbVHNyxpK4TkZi+O5hEwKe
pZKZA2kV27mpLGqISDzlZEWO6Ant517hckn7cgglR71MimL8OlXnCunUoXAhyA1AHML6i/4CNUYa
P8qc5d3OI+QIuFENvI1lQUOm6gwUegXEZRCorvCxNF2abNeDdAqsPXifiIyENcH67Ro5jP0VnpML
CffAR6KD3oJ7EC+Kejq07mRGr7nQznpcuCqWepuYCYX626g8V9Tdzm9plmjDZqF5ydPRHWtDif96
3cfh4lQsJWZZWUneN+iBlQzCfvvmLuNsfkV9rKl53nbSrH8bFeFzuMivvXl47iGc01pcajyRveiy
TyOK4U29z1aeM23snJx7dDcyjYndshvqepVgDSNSjUDxV6v1RZ88mvq2IiVtH4AipxCwbGQqenJD
tPO6w2eRsb3ShB3fgLkcBXy+rqtBE6Uq4ffjBHDjMXhDHVdtNXeKfHlKnXQySmAEFQXLY+wHTzVA
KE/OhEQ/XA3nKflJjccOQdVVq+xQvKBSYlS0Dq3FI5hVetxtUe1ISw00aNLQtk9eoZ68+zDVncfO
+lLVGv7UG+9FjLsMsRXnlss3mLTqZawn3nGBRkzRq+D9CSZe6M7D00jz1SPYDm7XY0KfHeGo0Uar
yhsV42RCVoqwRdzSpoIHHCcQmsNcUNBQKn8+h1zEBdoaDmdHoq2ZrS+rJO7hZFFVahKzJ0Mstl+O
Ld9Pii26M/i0DI2Ww9BM2ka8sNY0e5qTENikzdCKhElXVR93fZFtc5+Yv+T60E3dBojTud78fIMN
NQx9vLC8AnucbFTNBSg0j+OxWx1pSLOWrBiAtoC2+pP6ZDtz50gUDIz2ssO4DRZHdL+OKGe0KMh6
PTX+QmfnoH9MlTESWo/NS8w4fiOxoRgkCuGbiG2zyBG5YjzXUMhYaZC9Ethw0Rmyzvvi48f4MoNS
bWEWsdzMjrSBX2/Ner0wA2c+oL5A4iji105Q2gCXxP4qEyz5RljRb2BlgeH+P9Vx09m5iG40Necc
s9jIEssudhprE7EWXY0ghgbKSZ0KmeyoKfFKdU2thhq1woxJ685AG4SCRzZ+xnh7CKb9Y4dyHg3p
OGKWe8uWjtsHQ2LUwnAWeY2Ru4qnAeJJ6DTUvVT2nN9uQsI3Ej8iyn5S2OOuNg2E+x9vluXm20+Z
v0rdeTgYU/9XQeCIaiUOcc3HMuWBMu7LA9wnsA6KHN7LJx+ryaZAlqcaYiz4j7Q1/Ad5b73h4aW3
WWAKHjYsyrmGDJd6WWx7YJhDDhBScAeul9Do9JZdKrCs92dS/HyuqXUT3TurDrxsMGC/6ByTjnB4
CEbRe9UuVW64+2+4/L7t/x28zcv2tpDZBXoy0dd+xs5YkK3LlV8AEbgl5QTSEU31E904LzaZLH2r
DJMxU9+F3CyiWUvQHxfw4NX+ZPRlg8mNp9cJ8/7yTgvhk8F7f/f1w69dfzxFPfbuBcP/QKSZwqa7
+5AiiMH5wyLW+eZrVb0WOd0B9S/um2g/E0Hl4TgdlvsMoB7D0PB7IRLwwf9T/u+Swoa2FZJBQJln
YJJx78BK5/N2c3kYukvxiMFz2rYtpnyQGxMl3ZMuZyqKn1SkELHcJFVwxuFZGhhMPsiNtmzu5np5
sNbuCkmAlgX8CTJ8Q/PTkDRVByYP5+YnCDjHW/7pN8PdWC/2FBg/LQ/MidwXKo8vMOmCe/vFI2aw
DAOBeIpu3w3WMnfh3dDGbR7+qRYw2PmmYS6YVQcuE+CefDHIlQ2MxrqfoIRyEjth1UrES9MIDG3L
TF603NmqweF3qGL/jIkofzXnprN31KImgCkpUEkYEuGQwNcI+dkER7ayV2zKd89bDkF9JILv9WDC
9/OGzOkNobtd7yCvMPrHi86vDZSj5LDEqarp1mnHZ75TZuzoybcGspl4spK9bAfmShK0XkCX+fPd
H/mTDjjStqUqdyx2+pGZafAnKUAO5YTjs8N9AVYN1EEwje1xJ/NkQ7VwqDAF66I6X8vqrx4TUtox
iRPDDukj1sQFs0u4I6+PFDdbHT0dRgFxtQIWQFvWXAZezbvXQC9CNwUXcd5HriJ6k2yeVkHvSMQS
ARRHRPjC/MAJceMHF39zaPVPFsRTYuy8jxyXIGDYQeS2WKy6JiFvPNEPGZE3h35X0mX8SuTvcL/z
iZ+x5WXLEDziqV+pZ9z7YJVnMqHBn7tYb4Ulrm2r/+qVyI30ItLWiSbwLybJMn8BK3bICsw/K2vt
cVuWy5rIVO5j8Y4BWvB5sq1Iy4x5bnDAZ6nkmcpDUFLLgN2vJ0qpUpm7aHklwUE0MFU0bRWd5Yj7
1FZv25Y7AsplDWX8YKSMyPQLNc2bUol9vl7at1ljxMrFfsxtKchjY88oyIRp3yTZlsPaudaS4Gte
7f77NBk8/QSFCJMskPvEHqcWAlrlG12cK4WsDD/S93J/GNk4Y6oqAsvoxA+4yWIBTDAuUAvTpd0z
ilrhoDp6h2jH1RF8CL2kQoVRIRU0MD0rohQD28kbOMt64WVUAHYPeS0e11NgU7CfQrKD4uyMAWo9
Nb5p3Xh5m4o61+zzGGq+TMiJ4ZOafJ/gUe6GOmJRZCHZbLzO9Y447xU2TrWimcbgznRaYM3AXaJ/
3ONZl+TKBWNtXTdQqDdq7C1YjZUacWkbuT3+p6q5VSUK69EHGRYbkaYP32qt1yNoCAVxKNkOm5uI
Wxdg/zOpr6iqG7UFo7tbpKQgP7zGT/4Yu0cJAOZG+uWFzMXfxnqbFQztMAG6imQyG2ErFli2J1RX
uBGiCFzgoA5KBhbUPjd47ELdyPOhrD6QOTs74YPh2DgEAPDUOUHfjMtuIHqs6IvBgM9SN/Z3dfmj
KNJ9aL+zQFlREhd3UttPMhfH4YIL1fcreZYTsgGJ6X0uIrOO3z/qwxcSG6nOQTd4nZnWDSbQJe6l
I/StBXEwIHqeGCu9MJ3oSaog0lYQZBgMtF85WRigbvGOMGU+KH/ZRolmRr8Sf1i64bUgPFuSRCpj
VFzd8oSEI5+ebuaykP2fcKEe1oxvUun8bUP21DJ6hd6WsuwRNBReozFUgVMFUi2PXj4plTm5bJhN
mGghG2+t6VUiEkHy4t+dI4N+uSJIAiwICr7sIdpHuqtRPQML+l+Mom7QMtuyybFqIx7ALtOi8AAF
nMjnBMQ2ItNHH/y70a2PUjp8evK2H0Lv3OjJTf2M4ZPdx/7XRlpKeZe+PlZvnKjtIknKXzP0Ruyi
XPgs3afF2P+Plofza3oMePyLlRde4+07GQz5QLKEIG9odpQhSZ/6k73l6qeIM3NwBGEDkKld4jGI
kLSBti+PtCf94MPSKGcAcKaKkL3fO5tJ60hOLJ89bM/N9xdtdUw6/ZcWavfKLr5eAh6BpAntNsOi
WjlOpcQEa3QJ2DzoWYeDUlAfW/73l7/cDCtpnjQ2rhuplNGnhl0bN4+/viFiHXYlP/1RlI9W5YNG
M1RNn7AQpAOf2Bm5U+ARBCGvUUBuHAOFTtPc2PM0B+NT1xZeQ5sNpMqGuubLevDPgon6GN22JsBs
5SigK0jZ/vV2j47qVlZv7oAcavhHsAYC40peDF6Y6JP7k5+v9ck3QeRkE5W/xbZQHI9R/d68TwYa
JOiFoXWTsJsxNyysNL+OOveFMUBZaFUjZplB1EqvIWiJut0qGPnGXakyCDKTPz8kiUGv+BQZhwIE
ERIRxcEWgWYjdTIpYOQIxHPkRyGYV/YNFCE6ovSM+K5USJCsW1Xz39sYm5BOvByt4joaO2SMX51G
VQR6EQ2kWXYjFBmg/4HY8zgccMp1WAuY1bbnUjOLFzmJ6FhaKPtM1CMdJtMeh4BY8ieFxX3aRuM8
JItfHUK9B4ToaavGxzTINUTEXvPKPEDgD+EByAUui1vzCsYF//9LhIkSL6RYWXql/CdPSF8j4cWL
xz4566Ada6tlz3fCLljbUjvYBQrf2aKu53UWg/k6tMSsWAv4eq/DaQieeQ9HXO1PVBmSSu5VodOf
n0ooR6myRRQ6p0GqQ1vsiuS658unyZJUM1DAZjoZ0MvBUIvdU7xINAnh9J9kfDYFmDxgVcwP39k+
O45+sHfi9vAhG0vhj27O2+CnClTVLSbu80NUCsmeUY+ExHuMZ2/dSAnu6+Sm8te3UbWmll2ZYejo
N6Ux/KpKhg1m/ATh/Muobq8w8VmlKWi4dwXmJI6ngcoMgYjJgcWHDtTCuRy50ebZPwcvHaVqIaE6
q0sCnU8QdBJYQg7LjsoG3KAJMpk6+B6HOWhqBC/jLfVkpuV03X4JVy3RwsRn4ggnnnUANVlk/mrx
8HOLqaqKrtuD1OhT29abU4q2qbNx9mqM74tkr5U8sbGT4jkqxp7b9vU9lyIXXrmOXyF6GcEXT9ia
sG7GkzpoQBqk5YWGDcZ5inZkAN8abNOvpCq4WQJOnmLEqA+CYXGXhlf6tf5wScBmxnU2QG3iQKGm
m2XAFr5n9lM3Yw6YBfkb7nBEoPyIWNu7huiSRlNdyedM48jq9a9t+PoRT529hC17nRNy2HD1E3+3
5KM9Hu2AZMwnQfMfq+mS1gKaxnvTPbJXHFJ9I/BVAJIy2NDRzEEawCg5+GfGK56x9WZjLlH83Aze
+i2ij1dgmgGmbZrYewsYLnGe8LhAdOUoSlupQw5T0WsD3z9fLSQwteZFRd/JSN7qwiialSe7yl9+
037TO60E3vnF1mnTZmU8U8u9cEEIl3g/cUedyotjkUtbUh462iZp3VlzQzbwiaZV8n4YdxihSTVA
fdIEKwyq8xZFyn/TdcAUgMipYOp1ybj0nGOjET2jz85j//qAaCImqJVLGGe6L2rtC3+ja/4/U2tA
wHbvi4zCpCMqRdZLyR7u0LUyfMLNqS6XmKucVqezWAKff0AdxBcfJfbeTF6R8iZ95889eAfdlmX/
oHL6R2aUaKPIHwyFK7SMrdl2YONYSdaWMmdCgVA7ye8FPTmLbCvOV3wCrt8clQ3PlkCFZXDCk547
wgqQr+khoKSY7XnOxpLt4fpdjvpg+3ajzB9BqszvAKyMAZTOCjYFl9w/y5CSkryf3MsU2hrPhRzW
43txUswZK4RWsG1n8cwlFOsLNgZtt2YjCf6RPC+AMeTdSVTKiS/M/NGk3fCYvkTbO9w2IC1O8x+/
4RREeRVGffRZq75SCdRxHG29Xs+opk3Qe8qrLx+prtnnGgAxjU9r7Ra+CzArPaKKcgd09Lr8FMR8
+txnNkKGmf/KjI+QxbRSKtvjW6yM7anDrWOWSNISs3++koHn7jSqPkOGhs5QMH9CWp1lhnlhtgTJ
enI653d8uIjO5Gyh36qBm4GK3AbPPIJbQlAdA02RbtFKAaiQa4lIOOgXRPECfqoeBGq/AYqrFQbC
r4mJU/mVex4XdWp7rEaA560NQqbtTeZpE5MYSNbNrGxx0c0vEdT2e5ObO2bZUnRNcMnlO6YGWBL8
0qMIEw0jBclzwQKJbI/SD4GSmpB7PnBx7pu/tL01AaQg4G101k0UhkAYw7LYALSrMmItC0F4QuSM
Tla3x5AcaGtM6Ya3NqwMi6EiOHnZFEfu2//msegjRaFZqyfwDuk9Qi2ydxxRmCTmk1TRNBqm3pfD
HWgQU8BbW8hl80joddEDrPQhuz2FkqHOu8D2XHaXnvTmRpEXPybH9hGrwc9AF0sMxIn4kz6cDR5i
AAVKAVmuFMNhS211hesL4c8A165+jN//R3usPATgP22OlAXxjcYed3ws1ykkwIz75Hd/O5DfaDFY
Z7hW6OsPzjiuw/IjBMyodQ0eQvXQMFVLFN6Tf/ejnuRBaQDI6MLhbEgDuOpdtFBdpyEUojmiyP11
s8+uqbk/0Vts+gW7aTzg4BlY0z79iOHljkK4RZwGvGZT63OTxTl2Wt7YrUaNm4DFmIMRu7DuAz/E
mtWsfc70yYwTCC0WnJsPxGQy8wwLTA6sFg6VAyfa8hv0siXCiPSry+JNFbpTLoh+O941JNwJ4bmi
jTqAy2zUmqe3oQKn6B6kvKpmEdOFZ7RKUrK+dJYtTPer973CniEIXKe3OVUcapDAwhQQAcuu/OKY
dufSJfULra8CUMXPqykWLrhz0gKElMRG8YVXZS4rhaP3U9dzZPIMPpfzf4fG9lx6cA6VW0M9xdYu
+XJuIA0fPLQDrxUbgnhW3cIq6qnxSbodqZzTE8ra2rVkGshzeTSCXCZJ7UygFEIVw1hwFmoca4h2
RPh6yuT2HisvI6zj3QcuqYt1kCchcnC/BRvR7WKqva3vuOmmlYAqZBo1jZnImoqYdl4v3yG58TrN
TJTXcZG0SeztZB47KR+rF750o5zOXqS3U0EnoAMJAMGq95227ii4mEo3cakfQ6AaUQmZIxeVB5ID
LCJhertmBeRhp52pPJtvzXG+SzfvcU1GrnTWza6RJ+04f2/+So+nWbr5iNdd2ld16CbjozSs8qOh
Tuo/gBYlMV/YM4L2G/MVQghret1/N92qELnfoD3c4AALOtTkETyja/4rzXsRfPmLdVXKLJaWNt82
olcngBF3V6wgEF5UOjGq7CEBwCLbDzfxQ6BUnzIOOF6t3PqaJMq4cb9pO56467Sm/NUlKiClMue0
8vOFvdNZ3AGsQOTX1wexto2rz9qx+9V6qkf2MNBAF0euoRFhJ1amS4tMDD5MLbwXTDFcPsNOVKVz
3Q3qH/w6Fh48gXO9U0ByBgzCNmXy3KC76i4SW9ypCxQ7IaEGxB1eNliUC75qvvn9tqJnaAEtTBkf
jsxAbmiq+/MvYUEkh9yhAb1LT6riHmMh26HqZlvtlK0hkzwW4dPeYbfPIxnXVdLrqJt+UWHKUx1o
+j0ARq143KhYE3//57Or8Q44kwsMlu/55R6KZSO0iqYNm/4T41SUWYc2LXAhIa+f2pLX9bChrIVv
ap15YNQunpUFjFBJPtLSpr6zyDsVmpHsNdv+X85SyZXKSyEZlClxJ5rO0S8RkXB0PyhozyapTseq
AxI8jek+O7lhSl3l14gRNOS4B3Fh7TmV1F6kEFfPIYvOSoo5e9x63nuDRNiJvB+9w4wR8dO2O0bT
MI2PGI52aU7XZD6dVH1iYYrddJh/ncnfrOFVGedmQVZ34YvibV4P1wbYw7n02G+krSAP0qndietA
Pz5rLIUc+3ngTigeZLf2VC8bNX4LWHOvqHPcSBzn4uIjekMp+6flBJWGIkm4fkFTiLxw5ISeQhaP
KzFxkMCrvQks5yYnCU2QKhMMBB0SKHnWkpvC7Ve8mUyYKLocX99irnqXiomduhhqXO2z4WQrfKi7
6cw4FRY0ap+9AY5K6UaMo8AXd6OvWbgMPRcpPwsa61PKQnybP/h4EPrh7S+Afoi21M+0+WiAuibi
hTo+0UzuBZ8SVddulKdNV0PSvKO0d6EQAMKld3x8ovbIz5KCLI6Ucg/ZZvVP5SPjFIEpJUdUrOQp
TQBZM43drCjaKZn0xZiaduKHDAtgi6dybeQi9bQWwjV+z2kwmTvi4DynAV6DVVam532hWzUfUwrj
3W4TSUFuemUSCsQywn2Ie3+V1nf3SBqfbc/uLkVUrYrB1W9HaLKFtoC/cHxre7+CnrotyPqW+azH
uK4KeTevIFYjJzRr0cnxxhym3Bcfqapwkd0K0IRWrMrg0PRkvfThEaRfKtCQ8A12g+zzheBODftu
BMbBFliEmUsaY7lC/TOO1sHeYZukW3P7L5ZOvu2HiiyNV/j5Le9DTpKLjeQZpDI3NQbcwW3pMNTw
6q65f8rCLczT6UWXnhNEvzekAyHR3DggEsiE3Jskh+gO947s86IDWvwDAbHY8dLhq6QNBMC4Wo5u
OApMKuBwWETMLvqagF6QlrpnRK6pZB+FBus92qQDGwNkSVxGjXk74tByEUCCoPCEcLRmTPLmPJN7
gE1NUtTm2A0MM7kAb9spYY56xBfs827R8GegTztCeVOhrN3AmIArJim41XGzyhHHfT0zvajhLNLh
BlH2VdBrep3X1HZ7VhKEzW8SJFHGbG3TZCveEJrsIrvxPCodunXKxDqk4FLH/OySPAUd22//n/24
alOUDBV4NCUX9I6YLRWE049fPwYav8PQpvLYE5Oc9nhafYZfrGYIyMtVsx/FYbCaK5vGRe9tzPCc
RR0o0D01uTlG3xJLSncTZT2EwK3BoFxqCVbwggNRn4S0ebxruiYjCN6HWt9ZYclMUSwRnuB4vlI6
e2ryyxMOwXZgG2lH0VGKBKLhHRJ52RkKVtkTzhX+Bwuk34iu1Ytq7uJ50ioQG7ekgAOUPJ9bJzVH
MqdJO1aOLzFNPMsSaTheX3cjL0T4IIr+Dlkn3Xx/I9sOq6ztTMkJ6sU4ipwtUlOl4a3o7z+rVAYY
pBFIDLnhS1pqk+uBUnwRYdyAvjAuH+y8VSkQCgq8aLKnVepMaTHcMPeFNjgEzRKqcXL9uzvh+5mE
JP5EFtphL0qjf1zJIn0U4th0skX/l1Iwk7k4Z6iVAhLlUi/QJ2/oa7AW3lE1k4QjSh0sECtSJRAO
o9u6PZxqz8AlZkfAMs9CbcX+7VHprGzfrOkf/IiadrL5A7g/fpMqXue1MdL7Hu59pFx/iRqzORdT
Q+1kHt5MiniExcaOAA5//kl5A2Nrd7vIdvhmc4h3l9agO1nYrs4F4AuSV9nwhcF2Fhd2ZRJqkeC6
KSMprcaefroklb73nPy9q/MsPIqvN3G1kehQ0VWXxGcfLOWZXdTrcgMPFdtX0zeJpJd35P6+WRm5
4D0lZ4Oem8qN4vZ47Jtzvq5qB3yS8BJBDryJ6LfxYiShOnpb1lYEwEHuMwCKmYmzdmKn8bUJaPPf
/8lrohjrpkXDG1n2pFyg7JIiGpDEflzdvSzg+f4u+1N6MgSyU24VjNF+i1qCe1KTI9e+zjGLVHDF
l/nWp2Bfnj9OMz0IzPMTyQRx4CC78uGPaM+ZlzHZo06M3E/kh7MpjtUcQYNTMzNd9RKIrfKiDxXw
kiawY1+UN2V/DN3E0x+vHbYyvsXFfkC1iJ9LTWBWHoRcc2U8ER5AKEkV7/L24IWAo+tXGmUk9ns2
3EV2ijBUHAZH5YnIEO8BYK7umW71vmSMkfOh8crMS26NK+KsWS3FFboWfOLNTuICcwQ13vAeLdqt
OlJjS6QHMIXwcNTbcSFqZbJUkZ4ENoIBujdHXe0xgToI3ErctwcFJbqRwYeH2LzysiLgrETyrp+E
20yUnOyAuYbplJEUucs0kdaXDqAdVmVE/l5aEXHEMP7eCX8RG3IiJGGbPHi1cdISnFSz8D0UqlGT
u5h9eEOotX6/nkrMTAmgkSHJNd5ndWAM8Kr5nNPT+KV9/hue0u+eOsqlRU2yhlDwjFup2dQATPir
6hzXfPqJK+BZRLVrs0y58x7GhsbgutTFGMRCP1RNEdLF/ZfKXUFwcU3bBDutdNOuBscNzGs0eg8H
TOgtFZg6JCtJFdwugrrTkQxN8ejxTaLtT4dDsg5iod76+Fp/3Uzs5LUXNmC/1nwIejGmm1v+Fs0J
cKqjTMLcN7przpsN5tVNEhdi7SUoFdNFyFAqPoVVHs0LTsnSgOqB0U5pVLlMsqSyjRnoLc8xxymh
T9sj9A7Qw41cA+U2nvw2r+rzmnYwmSX3FQ1xP3ntjTYRSFgZezs+nN6WEEkl5V9xEG6M9knhaWcp
9MnJds4zw6eefeaUtjhQFD7/xJmSM70fWym8fMYw3pG1t4SKJGwNsi4bElTCdjSCLMYEIHVH+WIc
pIwPeu2AMWmbjfPuIKeyiF4ZDclLIbgdf/HRYXGFiU987TJ48Pzc09TqyfuEkfUfcb5UhZVRiFyJ
Xo15+UYxMHUiNK0fsRtJyxx0abV05txZmgAwKD8GfgrsSUNxpoLhVaK7luXkSn3eJ+WsJvlOFwTt
2SxFOulDISJJDyqLgO8E5YmanLBfLhAUKUCQRp1H6xYJTy+dgOSXSKeXCuNCfzvZN6wDrIeQiiFo
d7DAq9wtmIKKdXjuywMMSoIGBHkLhWl5PG0RwSYTEkvX+LDCK79NW41urPyFombLbH7koI9VPGhB
SGizBBwimxKp2w/L/HvsS3t06xdPDAop2GTAP7evw2ZAnwzJJDbDy/YcHx3h/ZI+UKTYBbuU6yyD
OWzJblVAim607Z/IIwi++ePeXPIFGVIq9/T+uIAZZf0T0b6gtiI+0eMou2jyFroMPhHwgo0hATje
BwshDef49beYSe+uArFnTiKncErjezQ2kZK5uRjJETAAe+3cAg/0qqhooS1RE/a2uPSMwQXMC6XI
MJPoBtfJi2OxNgin37GbCsP/NSch4XAiVBnQ81JPzBjPzxw/MNjfMOxwCe62RmnBYbb3XaJ+ubsV
Gt+NhZo98DnrvVX5C83xTzQNdtGm8zJNwmYORnVFNk7lv7WZQBIlFcWqWKDZuvIkfb8camYD+TA2
pnuaaYlpTBAJja/FNZRdGOepPTTmCJl7qY5NA2timPwQdOKGvMEOrX/yMy7dYv8qUD0dTjZPNZ8t
UDvkYAcervWIXt8cyt5QFuaHSkpaIZjzdO26/Z08tHUi+HQZes3/tVURLCvlZy4y01xhShApcojS
Y71UZrlWQCUathpOz36eMGhfYiKv00r8bsWa2DnCw6BW/mPFInnecNCaQ2wVN2ySpGd4ENT9uWT1
Iuv/Y+4Y15NchyshA3y5ASi7todTcqiARLgV39lLYdOmXXhMapOgsf1whu9XM8s+Acv4Scnyix9D
XBaekFBjE/JNUrhrT35B4fwxtFD6JCT8dQEeCGJKiXhfBpltDUqriv3BzRQLuCiY9Dttwt7FoGSh
I0nru6NZiCtsuwk8CnzOxHjQQNogbY6Xy5dU7Z2uFbZ01UnXVvDKhiBNjXMT+CrueQ2fBE63FEEJ
L5JdZgGKcGwpljnZIBnH0EtiK+rnhhPAiXqt4NjE9iFtJz8CSPDIjF9nohm3jARs9kUzHnZ4RfP3
DHGJdWenBtpFeY9a/3ccxuD7X5HSHWrgxyDTqo2L5/RPtNBF+4xL5Fm0YCYRQOXiD9oVUuanIqaG
Q6LExRhlwNSiZQ2P6OpwNctvx/58AfuHpE+n9+0HjCeUNsLBCSpTYN7EZCZItzkCSpEabzbW2Rt2
mnBoCSQXgG2stQHfyEigbzyfyZBY+pwvCv1I7EB56FE/cYgJCKJJz7tppwM9TId7pG5Phr/bcy5R
xCTHa5rn+K81zV3zvYjn28pyElP/MjfS0BFqjtVTlIW6UM8sVeXs9OclWwo9FSSJEShK8BwesGZK
xEnDiLD73XM0i9OMddzTGoDh6LeJQ4nN5vjUO5hVfHQqpadLBYO5B6mTPUR+emwCI2Tkj9CfXkDX
FhF5h47yxwPEmNJNxA8m172X2HMVb5eFIlxF4DaH4eV2q28axgDYNykmY0b92dQlzhXZOhIcZy2O
ZD/IiN22qn6uXgkYBRVwUzxkhFrTXNZPGWEc41qrHNm52JuU0pjVjOjT7Vj11ZL6tYLO2yGjvSkJ
Btco7i6BXC+52jfXlw/BAwg887ZBCaadFRzdMqprwtiZj1zTxilwXl+98K6L5rh4Ed7p3PN2GXEj
52pDKZbbUhwAVpiR9k0hA+koYZr99d7hSRZ+DSIyBwzH8kXX6435S0t23rwjz31JwDc1t8GHc/OY
rU5Mi68ZmGDzHwfQXQjFXvhMbkRe4aY6GKnPx1melL75VfVc4FxmQYl288sDoc+KTzFT69/f/jfH
sHSZ1CrQhH8ynOWFkXQ6VwcAv1iCk+Uf1Do0EgzgJsH/2nTh42bsXV2QxlbNqeFUwBldFIW+p+oz
OCyIyXdd5KHPYF46C8vPK+tXjb1fcMo7wEHsheUIQKttAsFgrTt1gBXb50l+IuKAqYzyxC1hZxbb
HJe1CFHMn2K+YKa6+SIVggAQH/3f1hOpdzNTIWrjjmT9Ox5QPAyLMCl+0dDCaio+qLk8mmJzyRJN
I4M3yaSKCFMIDL5Rvkg+mFnnrpZ0NVE93lT4eTwrBPdVt6AZoerE/sNYvrE+fct+ezMNaAI86Vl/
77HtE3uGWimtU47eZDKPnzd9PJrQUFOILHr660VXTAMptUXr1gGMk5q81lDPoqFF0jISmlWCTN1O
METMYktu91KC2RrCf51fXvLK77+7jMaK4vAV9Qp36nCZ6rATb0zURWXFNT4s5Vu5A2hHE9nSD7ry
Xhlz8bKRAVFjfaUDLv3ZCPI1LP1V/2i8zEwMh9U5YaQWNt+wNCrYVPk0VJoHM9po5Z59zdD3L4sF
I2IprlHAYcFiJgRuIiALx/Lcih3ppTzJRKxRzOZ2rmLRF5nH/HAIgs8KMihN7GT2YpAKAoNUu8tb
dwod3CGXmUSmu+Q+PRoL6XXOaLOLkUXPi4PUFBXZpdJBJ4OdoDGQ1VwM8gXLGRnHImT0qFOn7XY+
LQDrWWFYQqKbwuwNKTa6GGmLOUjzgN/F3/S7dhBvJ+2QWohZcR8d+m8KbFkaTumMae6DoVaeTUhw
LdSYxjbokNRNU/BglgDNurli+IE4uLN2xW+bJVJ5qGZcrivo8DXupwiHAGEfs2/FrrldUMD3YLqv
EBlecgxrqnPFelI9jBqIXf6CitdKyQvbuYE5p+rAOSPU1Xx8ff3ISAjuH1gVIcC8pmeYJ44c5ZEw
YgJEgnaWAA1pV3toBqIo1wHwssipOaNfq4BPPC4wqawewMriaP6JqS4gL6MCT+LtdW/b7DGlh9Vg
vPS6nVuBBZkIC9zLRJU5ub0i4Mvx+KDXqDtY17jMkZVd00oWPSvNh61Fb98K0FEN0tmFJwBU4GZS
FM1k2uPghysJB5QR8Fmx+AElwiL9Bbb1z2EuO2xYC7H9q1BazuBtcYjJZG/6BJIfSqaVtMsG3Nnv
N410LXRR5J4uPmfKFx1mOebITud/wrC+Z4t7TUYFCZobmb2mRN5imoqiSrjeErwWbiCifz3Gv87L
FFalUV0m3omliRtA8NMaOSeMxo6VwTddoB+pU7vNapElvbLIKa84Tw+QTFOIhCh+06KnHQ1QAPLK
HWg4JEZEHrFoq13HbIIJ1ldfVpM81zr5BRFES8Btg/C8awm1BZmZz6B1wLaY+1BpoWX1864dYIhs
I2WVmIYSkYcGGxF5cUr7JRKxstcJtPp0SMFJ1unT3SezNHXlfAq3vU8R8xCSS7seTyH4L4hmAz8T
zD+4qvgKftyex9t+FuO9xSJA7hmSvzPpl6VofLGR2sqXp5BkLJk04UTfCMXIcn3dgXs47whsUdrO
CyMMlP0ARNnt/syQoOHaHdsgzLpYr1w7ArN1cEBNlXjOtguyFACRHcf+oodONtRxuviMCOUlM8eR
nGxcnkmnVD7ezOPdMkcSNwyGsNWZLQjwIpIBsh/Vd3RG5N8rXvZta20ILNXm1xy4GM25C4/Opmkt
1/inqk4nInie33XlQrNgeDRCNBg/rDZ7Xqhk74u4Mi9KgfMBN/DGrcO/BdXH8L0N1bRGImDvr2uH
6m1NC1zKE2j/3ik3/eMDAA/Gsq93vzpMltL+T4QOD9Ww/Gfxxs7bBG12xV93fFiWjgHTjJX6EeZ1
ne92ADrU8RB/xY13joWSMqpJb1wJCSvp7Oprn/rqaL00Dp1E+IOIgf3OPazToRF12tyCQU1Fh+sL
rqNYUOKX6F4Q2AIrWWvLLC9K0FnKYveEz/6eNFP17DN86ocolCf98gQ2AWj5yZSxisC4FrQwMcZd
iPbX/aKWWRUcWO9WlVd3L3g+0+uI7ryS3oQdy+/4vDVjVO1MgYphusY6ZtEwsuDRdfNfxNriGagK
gwP4XFpICxJzyG0+FuRHT50HpOjsCzhC7ZFlkgEgQUqYovDmTCKeJmGJvx3TkTJ1X2CSYArcBBlx
wiMSuN+oR2ELcWPCfM/eIaZH+Yh/LNP46vDKX5tJxAUE5eFhq8yvcY8o2xD9SSSMFncU7GUd65GY
iJepBGS8KtD4ofYq40a9sxVTBIMoY6TvJXNL5Xqe+7pdAZ26DR/pRwt+BF7i5sjwx1i/6Bp016+f
Z/V6jQtMiV46dnNPVnEvtLjs/YOXcyatkkpngNpXlpWk5KtmMxxXlFpNIKxk8zk8KVxJ+SAKfiJB
I1Tf+VhbvLzeU4cFv5z7L+zBmlw4ovCHVQtICVu0NHfwnqNVEJvHrYPc93klzjE6dSRibYwTk7sy
6GA/UxrEekH/lxjjX+vFodszaG1tIzKatwt2PMT1cZfK3RZndCBmSwvUd3k9bOv6qYlQV5RV7YX7
dh4GW6GVhKGA9Aysqd2A1VsO5dpuWcocJaUBnSDubn7HSM7m9zZ2f2ppPWJNuFkmQE0tgj3FOMEF
DnYqN8Xh7ZiO75k1tEQmWIKxd99A2mN4pZ3IDtGdDigRgW4rE3oBQUZcqCp4XFpPOBhlA8DIAde+
2MfevUENe/I2a7zY/HswLV2QWaKUKMuDfnnqShJ3azRU3FC65URiF4d4TsVV+MbqsYnF4svMaSZU
Fg1ghIJ4LjwK2vUvXIZ7NaYzlsDKCGiMjKt9sAInaCvYsGByUGzFHP+irSQ698ECbZK+m3eFy5a8
L6zhW264G4Acql2krhjd1ZR/owVF68d/i7W/5kj2Qi0dZ8DDeixZMlDI/IhGPSSDME876qewoDW1
JLwBsl0WQxnOkDRkbxZg+HETs6ckZLljFAVkLlRMc3oSYtxgmXYpuVgvUMoN3e2MR0iAN/dz0nIg
vDm3tX3shdwjPYWF7zkjUU0ZbyDLR2rQbk31jEcfCdO31VQTVrdIj24jpTfReY43I0kxPGYhUBpA
1XtnjYxiHMYcpTyiEbvnJf+3GvD6kWS2sU+gsELvsVTp6hjOuOHFhr5GFxEjHnR2IVY08kPPaHft
H8a6h02d9O92RcUf6Y/H4zYPMxEpZwPXSlsvDARoleTuI5t58HBVhlJ4hVCOTP0AECLrm2+NX7Pe
dxPbKHrvmYzqs0FwGJ+YfHWSjL8jXD2YolA8mV/Mmwvnr1kQowxZa6+W9GHNl/MlkCUEjjzY8Ozo
IZtPN/8pzEXcsc6qMPqa1MNpZsUPwN0dptwWCs3ccPbEsGw78TwC+ISu7hecjrDwQtg8M3BoJkwi
+YL8CVTGJ9kzZs4S5duWWvxFo39y877O1Al3L4q5RtCxmH/MVDSdFWqsVIy9GHr3E9U+w0Z9RaZk
nFU46QcqFRduVoN1OBVTvzHPM4jR6lwsbpnDZgFJ4JgOO+IcHAlfJi5juN8A85MrDpSExK6KHT76
6rdznR7Qa3xZmGOdFJIqS9GvHxG5PgZApghuDuZrrLqWMTP+OPz2mw0fsnumtq/XaGpWe4BmFk9m
rH40uWJicqI7Qjm+VmiXjqqd06xzQJ9Ov08ic3C8ic2PPPOpSo8YBPTmJcalyVrbfeF/gL0rb570
dYweRo4hAtbVpjIWzlFgmUzk3mj2NHqZL62VL/ewMAysJ+2ivko7YwrofhaIOf/DPiqe136Yx9At
gZeNDguZj/faGuI99QBQ19BdTSG+5nebHjFjt2qzJVWbWPnJjf4rzRxDUQ8vsjIR/iH09LeaLnzy
2eGqbKpDpqUPH2cEwIMP7qpD9JHt2UXcBL8G4ilH7QXOrhNxs3Nnzf8yrm6AFZGAuZ2P2GAZIb9r
jsSGymgJux3hEyEHBMYnxGBOCRkOKQ9nlhn+4e5qU7V0DeASmBTvOVa7DC4Hwve4z7bWW3t2ZbMC
6uwRUZCjJVdaQS/Pb+P6/U+dX7BkjENyJ+4Qcv54tjxQYSJqbPVb7xflpO1JkAX1gD5UXzm3scJW
hrqO3hJ+EVO7hXGe+osb5SjiLJO0QjwqaSU966PMqvxiY5A/+jAF+PNhoit2W5324Eq3aMI+LzEk
iI7YsbVYHhH02CpJys1LanqlKAVfL15yIsTC3wJDSP9NvxN9aXtURYzapDKnp/TtcTRJ8yLHNc+R
UomwviyAvku3rJ6lsIvMx/jodqz7Qtjr4jlt/xtmKv186RKMSbm3VBcoviM/FL8tj0OAL9vaogMq
8Fk9Tk/VjiNvHNZwkHdZvMb9Vz5d2hTh0fpjYWPRuToHSAMCxwWrTiPP0YYs1XEcLfp3yEFDMfeB
w9D+4A9948rAkTegIIOwI1EEWCezR5x1KXIMHKadOSl3F+q0w51Xv0dLAYCF+YeYFeSRoAQa5VZ4
+WTjPk26o2saV1MpmvCI245zzSJlu7oiI+dbL3CG56IfoBxugwyFr/HONPQnItnmOp4DmBA9NLdG
zxmdieYET8IIlXeSZo/Frt3HGyO+vIDySzDVeyj3apnFY3CKhlfMsHrzJoUuCHK00qCoPajlK3RJ
RXiQgo7sKM2dxJ2FhReeuRahbX+ErrRy+H0wdTWVAtsRdk88QMaR4nBMj+M9CDyxeKs+/xgNOOvp
CStU0SfnxRdrx3B9LbFGqaDvESDFTT8vi1x+3dUW2GKB2tp/N5ze7cLmLMv6vSIGd3wWn7PUSwX0
XyMtjZuSai5N9Gshst0Txwiar1sby342WhkNc7GIu5rVddBt6PZ3ilVwevI5dR7toHgRHbHfwng/
CVLgsEv5H+aScd0jMzE403tCcttnfGv7uYM0F22ggv0UFx9GBxYoionwxalYqGsSp1MJSBdfy/Oy
fDw5X7msh5/yvnbK18pJRofZPQjNdStlQ2Fw59MEoSkzbrx+tlP86Y6joazdcZIsFBoe7rQ8pNEn
P94Wv/fKFkyQuKAbY4JHC5bnH4PnF9MrSbowXCGiTErF9x5hSMhcsD49dLJMt25TFstL8xk5khMm
d51esKOeN2XLRfqvpnSca8W+GFqNXiSbo8WPMeETDZpi7wtvvZDKoPQ/8IXBn+H3nIhIYiQ5XgVY
QUt50T4m4UqAJ2uL+zNnxSCdXMbtP2gWpKgeFV22MvVJdsDxNUfeT8fPur6Te6KzmmgOE97ggKpT
vcvD/NgrDf8xYkTA6YGh8Qa9U+7ag64CzLh0Yfdoy92a16iFYlInQiyaGrS1AHPge/aiNQLPC+Mv
vURyK+4D5Zt3/CvB/qCjBxgJ5NhO6VM2qOjBpaw062g1onaFCz2lk+ufRUMBWWH2iEFIgdlqLovw
iS7gQk6Qy6TtNcvBtyM+7dlGuk+2HKayp944zwBQCxI543a794fKttcNDY22e25VEzIP49O7Hj5/
uw3Sh6BjHneBODV/XQ75qg0HJfw4LP5/e6OBG+qx0KRyibjz1G33rZEbYTxseJLa5XKc6DV3xD0F
g3b6rXHXs7kPs3pRdIGVoP+ZYihDGOxf4SSf3Eq/cb4q3IH9OZQ7BXgCfsJCgVmnSFio9fkTrcjT
geW9kudVuRndLKmCD5bb8LigeGx0/+X8ZcWc+ECI7vXBqm7oMr4y6z8IiB4Yf+lUpImryEvwSR/w
MSnTv3CiPwkUEGMGlclFsxY2xfDJ6V7t0wV5hcuIFl1GTdyhWsz6VwSmAPPtxSb1cnABE9qizpVO
INSe6HImNahonEz4ZTIsp9uY+CKaI5BtgvdayHIS8AfvlHRnRk++VFoWz1rk/TLRcm632NGhd29c
r1DgmuFzGAPMeMjD7BSNkRbzhD9RYqPjEoVotwWq4L3M+P/OiZl+eTIkkfZzxTogBCBjp0h2Vj2Z
vmZ+BfeUDz88XRqvO0lQRrYUuNX6gbyeczS0WtpbYOPkvbAMjjz2RSg7w1jYkTuW2aqWrqeiv95B
XtnorXgtmvwn9Blt9ekCage7jJmJL9gnVUPhmoG5MeRUXtNef7xvLdsdVjYENZpe2SU3Ureeem4z
x60toaWffGln9aE2TLABfJmy/7yEKaYw4/dYEwzKgcgZwYvI97/5+ex/6EBZT7QyjgrKlCpfTl+J
ttNxLsMoqR9RCHkzH0AHZnI40KDWH5iiNNkVcOAB0f/YADqmVTiT81GGx7BXITIlrw4hU2+a79R6
zO/UN7ruBc3WcjxZrrjSYjf+JAkv3msR04Z9OxGTHWNvn0VHaBTFQo8HfNX+yJxP/Smu7Hc8f3Th
IDzZs30iHY2RSFu8j6mz2FAlTKQhFAv3+eLw1ut4BeoESI6EUhjjWIdYD2w474Lu7fNnUOmw1KgW
yAaLrLJIb0aclWfcXtndHSX6MuQMgY3aId4GeGudGLyqzN0vR8lEpSOu/Y00RCfvRx8mx1Djp7U3
Y9+4kPTElod6CaLRx8XLDix4U6eWtcypG7/dyCKqyV4K0/a0gfY8cK9aav1sl6NpDOZ3q6HbX0hT
YMGcQJa1SjTdM07t7aaoHURc0LMaisPuZd9rkVIODdqZXEOnCcXUXrEDi4DqVGpSWNyA7Gn6/9b7
axGoMwcMDVRbztLDMWoxDdeC9RQk7Iv17M1M41zYufMd5q4PADgujM+qMbOzGZl7ZXQH4fCWZ071
FUX3fwk/2hrgptE+HPxWlbm/rYxH6pfUR5zneyi052wdyLlwhEH6WNlgv5g+yVYSnhaNO7YnJgEv
ZGrMqLGSAcPXD9Wk7a9qRoQ7/vnUpe7LLx889BuHF1ev9l2lgCUwKav4QgH2KB35xu+q+hSH79R7
eXSxVeyc3UBDBCOtr4y8PcXi8RXSv0wqtw9cbTYHiZbr6+Lvk9XlbTmfG7iDPIt31rR3it+u2q91
roXS6+fyMEaK9PkT4BjFHV3ZhFb2MLvX2vaAumXrGYMy7IXz4rmRmtWCceoPUTxf4VAzAjrLiCE/
gpDSznP5vnb5eddhwKWlXisAEjxeECAkXPGf091jqUhbTz3ZTVN0kNyQWrhTNBeKQWPAWFIE5ioG
yYIuD1RFvSAkakOZ3ueLM8BXl4A4WFhxnFjNSG99FPWR21JhqkW2NekBp5koOZvy5loqDy6/2SDk
9t2lZbZy4LMFEVyblTaFE1togOagzpFPcUrjH3ODzZ0crAmgQhQel22/rb1OKI8cFvj1bbldx5x5
uwYMrvplwQ922g6dVYfN9ifZuRR86l1DRhaLdhMNx42e8aoxB/keP/gpivohwugC3oXtiz/TVx8y
N6iyHoXUF1BH8trqY11zeNcz7qGcgmRvN7bsp1xk1b7KKtdUaBHKQWyVZtdrT1n4mKMsBZMMo2Xi
vADlKfJ34JW3ky3QfO7sQc2qFrTIwQbjMdGAyyFD8e2YrV6pwhlDqYgXTTuZntSvDplxWnQ69jd8
KZshEXxmm5xyeRjSYICzU+nHef9H/9hzsf32MViAnyDl/+IakwqC1oHjhV0cjPw5TFKtHWqd2r98
QYwiiN6SDwGsOK7BK88/S5+PwVNlkN6AGi8nL9ut95fXkgb95aIsblEM07mx7X7PBc2ngSwCvxQS
jKfgRu7J/AqeiQvL7N/nqn9GPZAa1itQSPQHDxc7YNqGPp9Ul62lNuzRMUXRyEBKWIcdNAyBDgzk
EedXHM//7Bt7gWkCFlpG9lnPUWVPRmpdZXf2ygYmxA6L/0A2AifRyeSP+lZSe8eMofWOjSTdylfw
g975k2S09YiYApb+V3B3CGGCQv5iOYKpl8wjq2HO9PvURmEzbicgelDPBV6GcWIiwXNPYBS8GP9V
co3YLDgZ1ujva/3k2zPqNYJuV7efm4DhOksTVx74xsH3fzORPWUPlfIB35WG5TJX6I8lk2N5/1Bt
ahKzLkEckji7+AZMqurYCW3jOCXB55uSfJamC6O/Xb7QVPHuKDNzNtzERcOjtOKTTRnQaIDiDx7M
ZFk5ApyQ7MLn9FEB/mCKh4eEYKNqPHyNm7dN0ieuhBL/qyBW/5Gkuph3uRkYVEuWJbW3eOVXi6Vt
uzPOgP96Ldw/1wMDIMdm9ePFGeQdl719GBU0WPi8+OdLgIqAGKukcFEF2OiRaSPv8MkLQFDOKyjz
TFG69EEy+gJl0V7AiYlwvkdvqy7NYMIVztJD+kBu0fVLmrVP94M23+c+E4psIvJ2P15yc/IB+aLH
U9884Q8dQGyfsfnrY8uJVLqbZrodOEl8WquQjdU0P6S+1vi2AceJRXzs2R+3PtKJ+KDi3upkijeB
iJt3TOH19/lcMhyt+vY3f6gkUDhyRLJ9TH6EMatFPMh7sXMyFWYjzpqVvcAoLbYMXfXE4Z1fcngi
ba+2crnFCLwTQ+EbWxqXCO2yto1JjQKOxiMkantq1X9xxYbIePIGp/TRiO9NaSZdsUifBVb3n5FR
6uJHQbqADQC2w23AOstcxrYvKoTEZX4PFYjZ0qnh9gOvZaL96mZV4kuuPCRqYBXKWCTEPtNyZ9PB
H6cNFVh4JhlhOK8qotfntU5QmMc2jgYweLGKYlQj++z4i+cLADs+0VxgQaY0bKAnyWgFFpm4EqRK
CkaijS6Am4uuiDWumE+FjunZwdMAegAd6wZ4GvYewMD4JCj+GSfu3O8PVGFg9M6LbEtiMpynvYYH
m1GJdP5hPR0INiokh9Thya9mHj66rBjJ/1A9xFs/z7psi3jMlVPdPVZH/DnhqCBH48RWh0cxZ7YS
I5wsB0N3HkJZKcZfPg9GxVRrmwmSgYFUVw9nKSn086is2FOSPRPKIF0oyA/nz2+3bjnhruw30W2g
7obf/q+dphivpecol3WSpPIbW7PK8YD2vcyMuBs20M/DljUqxGuMGAyOeBCWyJWRZKy9ANthgIC1
QUOyyThmMfJ4yKZHQUCXXjn8x0J3DsCntONBwhnMNMaejS4pLGP/l0MCUUStMMw/IlZq0DdZYG+w
ZBYROmM1HVMEBd21ErS9Ll6l1zmoP5TxXpJ08bZu1jf3zENkH/Pip44J8XRTDnHFeIWURZGegH7f
BSn1A8t7zVpsy7GOkDm4wOWtFtwRa3fWPQCmn8wLIcAGIygYZ9MBpuwXkUJ0rE0MRVrKH9Kzjm+F
pz8EYj4FhbPAlEOQP5pBdb1EN+c6RALsM86KQrGkbj1gv31ud7Hj7aSGGoJP3L1ZLJnLcyxImAyg
kj0H2OivqjUWJkXHvuKq+XIotCdfpOOkqISzf3F8r3JepjsZKbTeFpc3G+xc6iOIsq+B9+PoTLz8
11AM8rQxbxghQiNf/ohnDQlnYR5Eloz1KX/lYHjAwD+jkpBvhLkM1gogTa18z45YefEH8a19Bco4
CnNDE2W0zEFSKr8OyKLClmJmz/Big3IkMtrXkfROaknlRzqt9WSFGgt3OvG6Wi6RPVy1ia36zEay
5sWRJ/bKHJv6Qwa5kj7lgZ7RjaI6bOJJr1HCX5Zm1KL/FrAXySjNRnK6HMgbrMyUtVeCI2KixYGS
RvO2WzWY/3dMH54suYvJNt859R+zoRf0lvEdaYdzqWU+n1091kikoQrJ4cFoQWqH55intSDRes4H
dcNbwE0MUaRlbpH/11AzeTvXHXl/AENeRrdDF/bTd9CNY41XFylKTvrlNuNS6SofscgoFR4tww1S
xH57f/QXfciYtPumbiy2DSnMXr7GlG0uKK0gq0wPJUN+wxyHk+6UpzDvIwt6EBmxoLKU/uQMbSGK
TlwPzdhaKFRJfn9SVWvJqcy+Mn4G7k8pjlYIvoy5EvZpcdBIYB/pUEzpbB2EzYJy0XBSYTQwNXyi
jlvx/ry1gEw+YGfIMf2kWn/tlDka7d9mlsHCmHWsgUgXu/RlOfkWtEaig+9Zcn491POFxQs75eDN
11Db47tGsmq8jYirZEElCXpq0PRrp4IL2ymfTORHUFY+xFY5d4MlLBLMmOc2VRNeNxz6v+zAg19k
xlpTCU7pNJT/mzdagNEUT3A7dPbNVx9eVzn1YUHju2qgiiyL2Y1n8IWssf/shE6xgc5bIL73/XJ6
AwjK0dv4AF1UCjg3QDvx6ly4gdnKHw01UEdqgxtuGNVH/c2OBnQfzGLGwhNvVC4dyKUYyKklRhgp
nJY0DdgD/UmRSuFpzodt7vTMHeYkCG+ni8JBHRbdG+/nK0faefsfdMrVTVoISAT8yUXPBKZLViiV
T0On5BvgTKSR6Yv1K+PzvvtBlID8+vYk5Q0AEzADZKyiv6+o8KCTF5OHcl6Ppyu5xULrYqMlx65S
4leJa+/RpVbXlCyLNId8MaYL2HZ9GEAgY2W9pYSecvfouW2jMuPmox0ydYhPFnVFu/jMAAglbCZR
aHdCJ2XFLp41LqJhG2CtXl8UU2ALxWI7Wfp5C59whXqgiNpY9eqnyB6yTJivPHKaJV7F4+Y873o9
CLdWutt3nHf5K72CVnaTcmZpDqtARxEAiCfXqSr8YN22CxEu1+zjY3HNrtauVFCWUQ3MPZXL+WUT
P4oWhYFf7BXGzFlkLTrApAt+oYCt1XIEW7VoednQKQUg+bJIQN9bnUd8ldTz/2DSPbX+tvii1acD
hyl74FUC7JRxrSDNrIn7wEqhROZBahdSdqQLpPXjw+W1rlpbRv0SHkJ+6M6J/hXG/f01q989M/gE
4HqPFkKL9LCJFSuKJxhLDwqWdwTRrfYTJ/zgEpVHFmT2ujlL/VR/MoDV9G6Y0Zo2JDlWNfXDqNqy
qLC+PgCOPkQyh2RLcIMsX489lryQ4oq1C2ZpdfBu5yyJUdT52kyPM4mDBaLW5LZGivvueyPDbwoc
86bNNvPa6RiU2fFeDV+BiTLd03ZjAF9lX7xdjUstUfZUhJ60g19rDgxpltuxwvCZJ/Tm0OXccdlk
4jrdsSvWRY7n/JUWfaPIs2/oThH9vmoYhEQKGNZPr2FIDbCA7VmNwxL6uS3k6jo23/+HccEdBjhA
USjG1mrNYlSRJIhDbQMPioZITpYmiwAVvoSYu4RlKQfW0qvDH0Ql/XkAKAcTEZ3UV/CMN5BlSvE7
dNkMp/56TJ1tw4/7SdkIwAw/Wtn5xUT1LyRntxLm00W9oqzVsRMeKVTKfioDJAQHq3D8y8HW4hkf
g+FTs3+iX7O5SVBQdQp1F42ZPuW/FZ3dTOTPkeTj+/m8/N9dIv8g9YMd6Tt91nOmUHmkml1Hap2p
Pp30Lvr13BxWZctnVrWjAZmYoZ/jlHQm7YqPkNioCbDgHs9kgCZ56cW2qcAaGJtphp9vUrzWyW4A
UZPu47vCRcl5sLYNDha+EXDz0hZsmKtlA+FEobExzCF+6n61UBKzObhg1PbGQM7D1V+/TNZCXf57
Pfv5gzIQ+CPISritNk9kwH4eV33Ibnur8g9Zl9JHAYs2VNAUVZ52vv9M2szWSxo5p6RYQVFzG3Ro
55AJGm0HnfyYfoZya5wO+cRN7zMx06bDj6roKlOEGdMOdR9Z0Vw3uLWSz20iaSBoxn9Pi7Ec7xXE
QSMrK5h1Mu/nvmg/LHwLBMJ/bXU8KtNf9hBQGV26EP54buIEpFChwzoFsCm0GVeriHxIpSnpSpra
EJAmUAE+d4x5kKAUKb8IU1XzmpMQaDyspL7tfy0/FSEBJUhk8yo0kLYnt4kcqauA00Q7rlkLJRQi
31YWZo/HdXYQA62FVYSY5gpWvh+dGIxE0LLImoZNPPOuYR2MNAie5pGiUyG4e/Bd03h/3c0SiCcq
umCmODccotCkvJPAemgehs4Rtgkapj7L6vgS/Yrd9SCVnAAdmJ4YRrkaFQIlk3yOUG5DhDMsklZW
g8fXrqDLN4PBEZqjb0H64Zuy3B53lYrhHm2NWBGvPhtt0ZcpjyavZUXeRkKdJeb+rYTe8hNNEdDm
hAUafC3zPZBw4cahh4e2ZGOPLrvsymn9PzJZ6ywQS21dM8ru91HE2sdwSqaCCqjcT+fZI1U759aW
7AXIQrHo1cFbj9PoqzzihV0fvM109Hq+iKmnSDOdlgnc00UunbI105RBj0lQEAK9JEe7xPl1jJOL
rgDQU4I0d4adjKgi0RbuGib7vXWqtZVs/VGhRnUU6c7LNyMGfCiRJ3iI3tienO6p4MI0O/q6UAPv
ZccsGK/SRQRXh95reOCT3JvdIZrts3lbQrltAx6Ca34Ro32IKgtAMZ9lHLcXrBKGv54CC6TIngg4
sDB1pu4JuLkbEKF6R9fpBRUjsivrbfc+EnhUnrpenShPxwhYX33hSUUqYcz8exVluT5qKKXXuvvK
SuVoYXxcb7p6eM6SG4ONQNPKCI7u9rsfj+W/DLRdGOY6dtBJToI/zTjY6ofgpKfb/Ve3of6MSq5U
/thai7g9t2zDhCXMP59D00iffUfCjJWCPD2ZBjrtkm9zzSN0xMYlyGGMSJshneJZtSxm4Cr+lVJR
azJsskjh75bqQ0iOv78dg0IEkj+LWqCiaUZDFn1J20kEtqNraoIB/M+wT7iHKNgZVOqi+OVPYzfr
zsfMdsXubZrlQ4mXn+H8WjkKhx8Yqm+JtvWz8C/duDRePd1NS4JN5S5jk5g1iOHcXutkMk8O4ZnW
xKPpN6HCp1zYW2V5VVyONmZKwVKymO90seLwpKbk4mo/r5aAFhuXLrZJ0AKUdYdTy6iFlr2kM8hY
f+VPWVvanilQvNBOj1B80E/lZKguc25o3Su5AX/Fh36mccMzJo170EXDHIfQktK2//hIf+QERlgN
6GgNuoeV6JlrtwuUUDDdYcIeluXZdnxcnrar2Cv7+S+XIh5gkiGnD1rc/hyrzqq+KYq3vuhKrLKl
QHF3PlPaNoaS1O4A+bXTjLmTCjzCyK6N5rUDRdAi6OtB057YkF992bCArHblsgsl43HerxVaxO1r
yO25a/4JjQlhHRv2rXC82zhqVbq8HJFqqlwPB+bKvySlEsLn/azoeboCSTAy2qO+5YO1oYClIfrC
hknmJTaHnJaiini4EFanF50WjIUhCCxGKec2pLRuPaORucGp/Sl+NeDY4fOow6FguhxK8+hZ5VZS
uK+N295gNybnIIKJzaqziqRCAZm0fL4cBxmkyyAg7Dsle2ctu/6ADUA1BgneipbBydvRLm20DW72
QUMTboxXxSPxtbop9fmHM2OR7bfsmcr+W4pKCeKuiezuy/OLatgO2PvQ6nEe12DhaT29chbd5X6O
0q2QheEth1HXM5hRnRjkj3hPziChFMLtbevMbLhNqUitclfJcy7B7zg7HKUhVZz683cLhHRq6v4M
rW04zGGsFQINZh0/CXhJC6fsrGxy4JziOj9F6qcmJO+m5BuJ5qlS8ip6dEsX/GM3IdcHncTtBqcQ
aZOmaBkOXfy3+N2mDaC+tXS5nhD420Wf2OOa3iA0v1LZpV9kX8rTozPeI3RXQggW1avh6PbgZ4HB
2wCwvKfIGoXP9PPmED/Z2mt1h2gQ4bzqhJFJC17M/vUfChLOjb242vmYgBf35WQw0aVZs4n4KGS+
N/XrelURcCtAnO56dIaoX580Xc/GS6eSFvzbTGj4JzJU5J9J0h+oO1BZtyHlhOMe8H7g37qHjzl6
yWSvmWxZdUqzGfStqm8RkzGvzG3AqXuK1sYlZCOLYJ1emnSfX6qdzX6Ka/ZnjjaKkYUkyxBq7PwX
L1f0Xdo8u6qnHlMXaGQgFkCGifA1vOBTD7/GGli8XbCATNmy+5g9Y+VVlResW+4P5ooFDl7HjTBp
c8tUsndZH2gn1et8D9djYbZIaOBf9cjJP8F7GyItuiNlpSD241C9bmvC42+ueEtPp7z+O9ZNcpfW
b4JK16Nmj846U/hsydZP/lL39hvw4MCuK/5uV+BflSTcjWY0XjP3jZpzK32S24JuGvhh3UFjZLrX
oT8yx1tu8MfdhO4PLmStxOgrEtD//k2EIDjZJU7VQWqS0oYgGkj9BzyVySTun+SQunytxdxLDJ2J
Nc3xWNvkGLIpNAqOOK2YI4FkaoUeLAWppydpWhNgmeqdqXDzH0ocU8w7PBdzCSSwAaSeShzCdxC8
aiHKXPil+J/uUtA8p7lvQkm6BI4rJJJ3NXVAVBjxWEJqcfw4fPNCr/pvkusI/CFuGAzAAgs8dE2Q
Sx2MfFGElqL+7p/Po+RofefRqHsYgRHTqzzo/IhfLBv0Yiz/dayUhRu1ule9f3iI4FGjXf0Nlo4/
ms0Ks+AjKcH4WiCgaM9yMuIpOtOZ7a8vgvj5+JhgCC5rD39rcMFwut1jev9UPGaozrC833tqCSHK
WvGis5Ep/YrFPnTr5gz7nQz19Ej9IAQLvIpPTGiZaDkleCjmeQcDhHtvMSvCvcV4PNqRAjQccFsa
epEM9UWU18UV65CTKElfrnicusbAbTLNkF0a+/nrZ1UI3lMzyA3ge5i2LR0WX1DI79syopcx/YB8
PiyVtYLDVVfC/e7uLAf3GAAkDVCN/doK77KInwdE8ygqjU5szmb39Dw8/kCy9NEpNEgMzLWQvOmT
GCDJrzSH+NtNBLkUSrIq08NZon2Nkpqab5AoB8qKU8rYEstHClrIGTNl566TMq3cEZq00Dbgv77j
umuCtoO9dHa0tGliy/OWjUFk2pcyzKL4ByrkTDbRlBJ4fY1Xo/egeV2p0KVMh2jxMxg0J2MNBa8e
SBvYqptVcEgE9K0CjhpkP+er7bAvyQsl/JsD182hLPjG52tV4ttc5ja7sIrxGorrAqm26uUjVXGJ
I6s3IyVtyan/uedPGF29eO7KfMogICeunkif97ud334FEmMUFSgm9Ld3oVp1toMdYGQ1tTInavhd
bYrSVUooRK443j6+6jwZQqv7534MPEb/tNIeETCJkgPEmvJpIQN/ha19vLUdwrAtYHubDLCCVocE
+vXLQus+gFwbaaNWiZYeO8vmvGAAwIcpGu8rA3dGwmyRsCy9YRXel3ywf7CysHqSfUaAtYpl2X3W
daCTbl5fmoGU2GubETrxfKDcpeO/Lv/4zVl6CfOId9P5zWBp6RApSfBUMkdjEXI+2CCgPPz/Z0Xf
PY/+s5Rfg8O9BOZJ8QqLAU+C5Le9adtIqHE85EDIqDZ2c3AD5UUbcS69gNb3DjP7zNhl6Fyq2cSj
6kqPBdIA39ktkD6GXC8fXDrMQPnw1sGUdVgftE7e8+06gxelO7tWWud2N2bvVvtz3WcRewfzv3GS
gFmSHAbyU1h9ynTe+cDOE4VvKqOrIZ8VnD0mP2v89rFRwpL4PEzKePkn9II3cyvy0mkCi2GPsu2V
QySqKB8e4wNI4LUqgcPEYD+Y6U+6wlOKkZZGIXUDj0xv1t3qo5pWtozN3Z/+zpVRvNZal06+Cgwj
CN5jVdC/+nl+8v8ysKae/HNYuhbiuFglYqPjEQoDXnz2Umop7Rmc2cC89okM7m1oipG1US2NkPYA
wSIw4ZqwentDZczleklKtk7ObSP1+01eu2BNBaOyR9o7q6ZJZrTM0R1fkMksNrunBTxKdA2yqtZu
CORGkVACo/QTXQ7egw3p7tS8SARMCtwNPrpehI4mjCGVyrWHlwU6SGjYmjXtsPLME0JGl7gkjbKw
EbjHGWfJ1lLSVIg7cSyf93oFna/HuKInTiU2HxwMkR+6FiV/I64ZioQF/G8Vo3IBLzdtJIffonfF
/UiuJQhTpPC7j8WROavTYe3LON1atyBx2lXi4dD5aWUR6+DrDgj9zdk3JciNzErgEDelPQqw3ATH
BB5CdXzWAqWu4FgGelLA407TU6ZgsWnQhjpgb5Xptia4z4jUGr+ycjh3NPApVo6CngFkj6+HKFK/
ER85UF0Kk256Cw7UlLfs0eYM7pFTnY8j7wS4WbEYWNmG4X1tGFhhszWJ8rN15sf7z63LU3T+Ogfp
zS9tq4Bz848Dq9zHwj008rYxSkGMGp0jtr9ysn7mTZUoSBjHTJCe3EgxN35asXqmlNZP+02Nv46G
bHXeMCTjN8NdKj38NKaOJK8nuVTWQajyxxWy0EGUoYMFNua5b+TjMoO0XuvhqzIWFfo/HM36a3/3
fgTf8ecHY/r4i836+RKeQmZ1zz4uC7UGl/7xZdeQqBw6UHCQcrVyUFBFnZzVfPAXWxpvmMcNxABz
VZjRj6rzKiiHTSmbPDUaN8SbxcYd4rg+F0x/smOfomnXUaR9qiTJTXd9sCCPd42ido0OPC5D+4We
QYyi94s/ocZh+Rc9rqkhOx6ZK+GrR0WoAIKAzNYU7PGgjZq08gZirx4YVEAEHYmNCn4jimzmf9jI
m6zf8ne4ksDd4INwWoDuQh2Es4WlLJFIt95MtratRoW+Gj2V9oRkqaFbPRJrq1ckNIZrMey848wB
g0yy9PIHAoFHB4cwWlE1vLx2Kx8BdF2XfAf6RkIKoEv+6tI5FbQ1fnx6cdQE3mjSXfokZ0shHta2
EA+Ka49Jbb203xWbIzhQKoDwP0j7w6dzuVs93SFf6zZ9tjoskoFDpg8/IC1LcC9+SdjN1DAKj+gL
s+LQ3w8Yl5uAW/u8S5Ot1DT2Gyc+/WEIBID/TAe7Nt5NXxt085Td3gqPHhSVkYHzh3AsMjWua33w
GagUv/nA1gOrJaRQyfwa09zsNSv7Eh1t+yo8jh7i7FADSiGzmagvdg5+UwgkEjUKj+NHsCHUeg0F
XLH94irrQjp5eE/zr5xBBk4afvVQbN2E7T/bjgu8vCWxNvJ2+XiSXrxxJpdVrVeLCESp2l1/xW29
Zk5mQcwxqfBxHTtixZ6zEGL4yu6XuSkU1+29NC0pe/S+y7JHIx91BBYKT+3N7pjYeu+0JIBPLL/Y
FmV/+piBm805tMtdRg0C9zuRil9SgrigfpP6G4+xF+3fm+ek+CQrnQAwXeUGRWcpGE8L8i4PsIf3
wPTq42n3nykvzcBnWYMDB6WXilDlVA9ZwIfx/GF07DKc7kp6ygliWegdD9h+4K8jThufLR1lcaXB
FO3rbFgR49ZQhnZoA8hwJk6SCtvqhPLAO3qCaL4fRu6uB2KWpWHD4gFEcNpx5IAF1D86/ngDrYb5
P1/yoBrg6fZbJmnHyLofrEuXi/fZF4YhhtF8+zphZFrCNW5iJyRkZBgkNHljeipFaROy5SqN1CdE
Y6tIbKIoy0SSmhQDn5FVb16Y8/gS21EJmvwfb8YRSpPE9JycDoqWgPK3n64uqlXjg0J0y2won+Kv
9ZAVgTRgNsgIh0fnFtgJi43/8jrOvepjT0owjjFoxzGAiqq9sIWfzYN1A3SA18/FTxqvtChnNRHX
beaOfWfGzEcqyWDweSUA6T1npkTmCuRr/lqqVukxUImZBG4XFH8kJgMr5sY5PFNXkxiT/qz8UAoZ
z755rAHuq4kWW9R+waxUJyXeZE8NF5DrJr1EAu7HjRJpgw2ygWyyZ6UtRAy/O4frpOGWz0k+tsfi
MLHGDfgC6e/U+KEdmnm64DdjzmBD8JaS5Azhi/dY0GGeimFOins4OXUzk2k2CUOaujoaBRPxYRPj
JHlZvFmBTrK3Vohlaq/75KYaaDhVpKlxWILS61rNFIp+Hq7I5dh5Ghv1PW5at20ijgZxZM4ezUG7
as40X8OhgvYkXyBAwDcJJqKfRhXH49VaUNqGdf9oj9qXaWCMeUJGexG06fHUWCFC/4QqftxpVjew
EYdR7im28sCy3wrUEbR1U0xxfU9fBQTCpm604ejcBZL+GPGpfHT+Eh74K7pfICdvB6QwhJY0Cjry
e8w3WeVPG/kEeoHkVn7UqBlgFL7JaKITWSBVJChKKBs2zodtjwBr7ORQPc3fhzuvczFgdu68SINq
Q1uB43Zo3NWGT/zB10t3uIN1BJv3tnymYrXoh3e29zTy0RAq6xRjpyc3Nd0KZWk7kedI5OyIyPMQ
he1x/JuEU0WxaURoVsZ8xBR5ZHuQllaYGrU27gEnwoHLDox/+9y6T9uoDvh+lDZkIqswyXWZJDOf
aJI10hFnBFTKPLqFcXN0YHVCRswmyUQJEXCZRbdYLZLCiK7RiGXeKonG+MXh2/Ug7iUf1Hc8lEUo
pOoLGV8QK6FDrRMLTXn2LdwXzBJhUacaRwqCWBfWLprO/Z+zrqB1dp9IyqodCyyeDqTejJX0S3R/
iH+QFNqtiNVVtrjJYikuAOeoPpeKKLjHVoyXl6UvyPGffT7+bJi3gpLc38fh+OETr/WT0umYYkal
SY2Syi+A7lhox5H23778czyVl8MPdJcOmOOr2FWK+aWcSypEAGK0hDj+CwDzvbpPdtSejtcSXtXr
kkUslyRJV2ILydTKyfYKk3QR6VH10knIqcwTVtTjHBqPWKVR7A9thFbHRDjIcLrymgSDr8RuZXUT
wd1xemo6GySlwfDxDwLsK+ChySvoR/d009YSC6lRBHn0d2Z4lNbbnl8Gl5GQ8baBTvZj6tkK/WR4
K2DNPZB7AXVarIep+xgfHtHWoDzvpkHJhu124fl1VFB7W5WbxB6KWMLwWNTi6ztqHoXmGbAXbSOB
Lz9nONKqAOlDPHnQJ0yp0YNAwMGxQor01La564Jajth/BuLX6AX3sFgyuUyg2K0EEEYtG5GW3UK5
1PzDD9r/S+jxBm4MeIleQiuItYbVAx5zmJayhModDkwCl+bBel8gLzshKIQ6K/WC+1qxtfm4j+SB
lzQo1ZwiIoxJjSuFfKmAkD/8cS9KKlBbpX/uhaqm7hfhE/5co2SpThEbBa90DgLlIx4gLw7x2SHx
bx99j5J+/sAgufrTHy8CkKbE6a/9I/qhz30FYWkV2tkC5/YCpxanmR+tVYBBdNOgMBKXz6jF842q
2GMCKpCUIksNKMKf+5bBJgd8tuDq6XEgU9FHkyezW/wlZtMc/6CkT7+2z/jIVDfzsZ7FWLFxRcQg
wFazZ3Q7tNxV1g3G8tmKMMFEJ9tv/7mDCc2LMtQHe+bVaDi5jlJqqvDu6LREwFuuIh4l68qTUnhI
Ud6vuM0pR+5vuyn0S+okD8vIa9hg29iG/AIivjIOPaDltTGfX1qcw7qUKHtixxW+Pelk1oYpRFm4
RlFjuWft3XcJ9beaxG2h6tDWXSBE4l17GvpnhiTF7PyCCVVPmkXD8KiYrN314PoQgiYUiuDSV0sr
olf9qRbDCd+2qaSi1YjPJJicbbTffAlz58goVXGb0YQWjnkx9Gz7ZsxeNMlysfqGYGCaHHijS0LP
9e8jINalX+ASmh7mCpdFKhMn69ZgQLvUSM5+SRC7Mp136SXVD7iNVkMv03rfzqxYfaKSVKqTDr3f
zryDI5+k6yhdzlAK5cXpQi0VZ0zc1ZhQ+QN4jMODVNiZXHQ67+py9g2R1jaChVyQxlPmtv2GpYih
471/i8wIbTPtqHEjxlr39OZNbntmyLQqYOwgaJJHSuXMVsacQ/03kQGLTNWOLm0h3P2hourMN1YS
GxS+wbcToNQkseEeWhXtp7B3tyLwXuWGmYXzEAHdM486tVwAB54xxa05sYGlq0gsn6mmhkSY0igI
UHycjfzLudda/1MERtrrfywXp8YmkC29uSGoxAquMUDv9AS5YE7bWYjFNmhK9rj/KvOnw1I5FAEa
ECBCgl2mII335/K3jNDW9HO1y4sfdoJfRRnafzSiAbYHCVNnJK1MHPYdQwW16CWTMsXP5+7+fGY1
ppMIPGuI/xP2o3vM4XJY/h1I7KS4vSHDMh6HH0nepAc7Go8It2ZonvXUlh6gEsu7f7KontVB9dYa
vt8wp4x26TJKU812Xre9O76kIjxgnp9hPgmJfjmVlme7/SOVKDy+/Qb2mpF1hCPXUnKADSfT/G/y
INuBw0c3eW6+DLrGC6nCwZI5wKKQcbQR9m6AVhAvAmnUeUdUzc+c5kXdyJDrOm3I+M1MPvf+0FpR
6AP9/MHLsNtjBHF6vCrM31TdUmXZn+paeaP1yiy9jm92ZVnS7867VYaVV8Twv+tG/upoa1FQ/VzR
fVnf0cVkO1TP/YOyzWyJUEWCQNFDdXPmPzBZxzIMnaOpAbPvxGfbtkYkj2D3q6pGaPEi/tAm3Nym
0yZzOdsvLWabECGeoLcA5IbCc3inZxaP5YfIMcISP6o5GvMCTxoikzJ/oZl1/sF+6Zj6c26PKkcd
CxDhJzoGtlC0/QxVH1UBCSomh51/ZV2PnMkGkDaJkbtTa9mrgf4J1Ny4BB2XsJQU0JVq4yvZhuOf
3YkbHNUyM1EskSFpp0OOsXHTfMrV2YryptRJ03n1+Cez4XMrQwBjOSK/OlOm/I7uNN7RKfvVYXyu
SwqfjNBIjrPx4D/H5QRNUp/H3vGy4x4zOVt6Xfvvs0ELeH2Wdiiz1BxMNwz7ScJvxHrgdu6G1oXt
gXNpjBBE/ybAB/bbwWNVV0QHOb24I2D1zhIs6ZxP5AxbNA0QcRCrXjRmgpnp7zUM/I+BdHEjW0gk
4TbSy9A225aMDzaypDKu6r1EPaT4sWbohBkVkAWkD7RNlH+kF6rOXpsrTP0lmr0BaKbaG+sudOWK
CcompnkMhibYETTnpGlHLCH+qcu7c+0CCpxWtXEe8zwvvFdG5XSLqpZhz8QF4dZ+y8RGDC/lhEaD
tzGnvXdXg6BdBWcHhrB82AHxY0vUF52/h6Z/d7gEu2jZ2udJEVtUNyY1KD3Ab1SdFmW5y965jZi5
QVlcJRSfxGSb9gstJqkva8bTFSA7MyG+uwejFQefBc1AcMTUffPennfIHqcTA8sIIPbQU3voJNNy
ljE4275iaKIrMG3Y1snfd1SCM/GgNyOqRY+pP6ssLlMjer9bkMW4Mm4wASEi/pXx4+dg1L268B2c
kfvjcuqGZMZLgz+D3LXnwcbF6mjC3QIjlk++laAtoUhRcINpSvmMFk7TU2etXFzSYF8XetGxU7Gv
F3Q5Puo+hvTwMIAfQ1nJHVxUYpxU73vlm3mVhxdFgP8PDaN8An9X83blDGW8mZunjSkxboZx/ydt
8ZfKXAhU1h0ropummJFbIhxRlI12F6yg1VayJd/Yqm+YdroTU1P8hDt/kX8UrWIH3jy4VvXrcbK5
q+JZRh0dqCVRQOLArxozjtRhv7YCtSsvMFcSrNf0WyqM2q9rjiZB3t89n5KPNjQOt0FbEsR4g8q+
zW2EIwKV5wrnrpJMEos4eY3P29S97/eo3pe43LuNe50cWSSv7F/f6j9Ep9xjouYq4hMoGdwcOZNX
8E8gil33EHxZeX6fRNDykmmzM33hrE9I+/4lh8byJDi9TIS4DCsT090so7PH5A0CkWwFVSEnwJUn
TX53alWFg5hedApW5bVLnTI9DB++NeBdRBkHLtYpM0d8yvuJ6UjAbyokk+a3sMDswAiW4U8RojtI
BQkPep18D6RwfDkHrXCoqjekVkcxxQap5LZPd5nEFgjUOGR7azyK6jfY0VVe5vnr1QmkJhteeRrI
VQg3yScsmRnLkU2V4XIqb/GKgGu3qlHyam/owBdde11w2T8lq34IWVJ4KwQAjVawn3YxEg1Gugr/
KXqW7/eZ9zT4LmoH3U+AXWnxX5AKZiqvh0VXB9oSj0qab3C45MTIwIgDGlNtjeJhXeOKJHk2qGo0
8b9g0l94a5HbznPcOER8b8LlKMWYALMKpFGAlVDal83jpArmytRLCS5mDdEK3avjAksybfpA8e/g
T4LBe22ARlP5OSGX6As0k1euIQvfLWUpmRs37NW76fpz0FjmEHXbuSx6IdwYJBNuj4OPQ3UrNGrQ
Y7jSRGgaVwEgzj9bKyQDusRm04Oui+LAGA2Jtc6MCTW3KVinRFzD5uPY8/MzuqDwn9LdgNb3vhiu
DBjE73gdbPF7d7ODNoqEOfazD8FEav0i+c1jBOc/dBmOhfFjYwlt66qtdMD2ZE7lcKEhhqgCO++s
NpTtxo5PbuuBZFkJZCcTHRMF5Cj6mqsmhg1V1qJIPEkLEvLrfkg4GjBQ04B3SP8Xh1u+DwzCtYrx
e17HPX+T1DLQoA/SIDWSgzMMGyBkI5zLNqzc3FgHFue21hBk+npq8NFLOi6yjAMf0YcxIQpF6gDK
5k43aPHz1SYBwAG7j0QaZgkrrG8Wf+n4pUGPNHF87YOiPjmX6h3rYcTr6NCqVpuwWOm82U8OzwZ1
xUDfRLP90JMfj7vcouAaXyM6v4l9Szk12ZkxQppDEyjlk4gMuZiyutsaAvmSJAnRXA0C5nqmXP1w
ZNGb2kH6BGiRQcBMyrkt7A6Wn2NC9INs2XYjb2Bpn50TJHZcvaDtmvXv+5MT9PSEcprFqgCRfITB
K01UuOBxjp/1J/kwrf5CavP6f6b7G01E/5OIGaLygFRQtMhPn1XVTTF62+cHaSIpUCIM8uGRS+JL
XAHoe8K1CSOCqkXCRWBrzpCsxGo4jGj3YOeuwJrCeWe113RgtO6mfACRVk/jWr8GH5bcj2MmbqER
Wa0Hds9Kb/AAXVRdr5ELBodX+W3RKBZlKd72hswh3x09L2kkUUblF1USGilJCdEGEGNbvCNgIiLM
+RdtulC1nS75OHFkZ+vJ04EfUOvh3+ZkL7wpK0UR+uap/i/sl5mUIfDxg2A8g6d6GEcnE6mYa/H7
C2XhOFri/W8uKoGLFuoOBR5g1Yzlscxy4vQFe6ULAZMCEEeTohcGgRKvXyJMY/6wgy5MqxXRz26C
9oSDsmt9tBj5wMFSIpRQnGTL0CAakbLb8WnGCp83fXEuIleiOhTh13zY/6lK1CP+4sZWqnuUwvb3
hen+gQNJHGiaEmU623YKp0GqnMeGyq1QMghT29QD+t8lOkiJRPtloKD02mZXsxBeNCj+UaEGR3Lg
rOieBjKPO0bhFRaUzh3lzThflucJtvzIrIZvCIcybx7ot22ZK5BiOnIai13Sb0gZ0zS0UJgU2Ahj
6KsqsHoelp9e254LWTrcT3Mmnh5IjKi+7Q54zg+zphzWZmbFKwLvf4hDqSq8aGzUNyPnkE2FJqsd
+y8Lu+zYZwZrxTXMk6NbyX+M89Gb7kicWVll8Q2CrmwHZ4B7iMIxLYKi8QoTTSMpMZGs8YnvApQc
6F3JVIhohsrjUGITrEGNr2H4fvBcdRCOBLAA5FPSQo/GyvrnZ3kBmzL/UaVUIJcAKP2+ruzwHbA1
fb5NyspF/MBh6hsRi82Gn31HY9JfzGbpd+Gwof2982CL7omXxLl2ETWqTEScGQNLwvbZuOnkCstQ
jZiAyF8oU1iYYewpQZ9l4VgQZbZ0FUYMV3B3fLTrrSGKVUmR8yXSuxtvUv0TqgEccGZV9nnf3q8j
togIS2pTLr8WF6f1dWxCQHGOlWT9c1ZuUDhIly8jHk7ep7iHTgGvgtkf7b/sA4SKcfjTHfhBr1Ea
uKtiTh4fC9F32ApcnBdXTqeEwL0IhX+JOI4OLRLz9tGnUeeaWPq6IopPyXqI/ln95y9lXzErvN9t
DhMuh+VS/ztR4MQqhc+xB1i+0FvFwHLCymuCcDe/szRlRdTxn+ldZ2xq0GTxDGkrWtRHorvb3ap1
UrcJwbmg9DNL7mFm2cmZZbPuKwpEWFAs7hN0Y3pZYZeIiQrpDl+eorT6hHNJwhMxuHwKvuqV9XLJ
qlR2wa9YYNP2KaQeuLUR8GW4P7OMJ05SF55UgoCh7QuCBMR5JpaAnm7UbnsCVPIrTw2kaM/XwpC2
2MzUbv/qBsARyRJno26WSjiRD+I+nkfOQEsOFFvKtzS9gwKG+TDVYUOU2XgvBVjxkcHjiW2bfz3S
9GTCPbwXd6COoLQQX1poETZ30b5Ws6cSbM7XLqn70woo3t8ZYrttHxWa+XsZ6++ucJr5Bfty3M9S
mUX/svLc3mhimF0Utx2RnnhGPdG1U1w2dCZMEiHAzXJtK+e2lULJLAmLNLMXCd2ekHKdZhAfE0k2
owmFnBV7N4WKjRqdOiQ78rv/OdxOXJ4WN80tiXLbIrhtavE89/v/SuQgIRi+WXKppsTkIVQCTIH/
v6/bneNrzfLa0XN2/xPm9az2/uST863eck8/wWZbAEtI0vQtX2wwW38gicBcmw1uRiMSrTlN+tFs
laY9F6h10rmt256XNo3ZVeiDZ1I3Y9gU1nPDJWlLbFBUxdf8reNVNVqWHfgAUaNof2LJy2GjgQKf
M/gr8Lq0pxXVwBUuNnLlBGUx2TZdgETsRTyQvcrt14aKryhMQvPYEnK2ZNTk07DuNOyLOktsV3FS
GQQNic89/bDns4jW24ibfnn6CZTTwSU/NMgrw+3hn9KlODkUUx8P2Aljaw0P0q+XxlGDzKxYM7mY
Nd0lZunIxeFYMROjGscE8TWh58sCkypiLHumDVYbwIV7usBD3vzLSYD2hEmvVdx6YtblJ4pSsul0
SZQoBxjOQo0hZva2IOZQOoP+aiWXuNujhh+d+38qwEukGnSjGIiYcqFZSnHI7QGUM2zeJVTDY4+H
gwsnPZuHGwzbcEO94ESp/FOfyxBUXlDDYzIcFCgV4mr3JUlw+yCD56fEniKe5thOohW27rCzMhc+
M42cbnLXSVtzGOr83mJCewGVbhrnDs/49jQj6vW1ggnNEETYGEUSnBfMlwVpGFiu5TpSX5PBbgsT
SA65gaQ8nG4SHa+fwWFtGePIVXG3mFzFVrvrJIDtthTYb2Yb1lH3vIv3BmB7IMWfvnNDd0Bt6XP0
aEREwmCnTFV8JjSQJtKfNvXYnUQPjxO/sZu5CCtrjGzOGpaofuz6vzvlP5olRd8wzp5sIp4RcbdJ
HByBRHIxw0rRjjoo8IiHKMmIkkQC48KECV5l42a9D23JdmLpdobYVAYu3PhXMgQPgOobO/JcDgDe
3Jv+LVDhvKFSziYAI0vPt61WDQCilWMUcOICV8UTcC5BlhNo+/l7++8HTO/qy0wJUtahITLMYj2K
ftFYwlEJf0KJ/IqvNPfFpAP6H0zFfBEHah1I2zyGpHyf1TB6rz9440zW0Leqd5gH2NKSDiKH4Rj4
ZcfE1S9faLNiyap1a8YXpLLnJEMuDy4P4xM1e6LbGbgdBxv2c2t5cxIvtgnTEGfZHc32n/xtaMzC
IcIICXu10l4QzUjkG0Es/qDF1YNkLvwBdEmMXo1q1dkwKAv7rsSqlSns11xTpMXgfOm2XeHYNcys
5EG34eiuwcKvKfQhqbuCdYmPUOGI7wpzhL8t9uOBJ5GFuST81gUBaFQHe9zCt0JLA/4ajIBlCGIA
FVL+AwLL4UQ6H6R96U805woLvpSU01fPIsUyTZrnAM/YhUTvGxz6WlA7M309YtD2WWKFGmTarKQh
q9qKD5fdnuY7UPU+aaIdEGj1MT7uKfn+AhMZllDX6feJMTz3BiXEKWZTXBaYnEe571ZhRGcX5AA7
BGc0Co4++h7qUTMeo0AEf8EHyZs09m/L+SMnYWascST2dz7B08P9Av11sR2d9gZeKJ3oECncKow2
iH1+p8KIMMs+sb+ryBbmrsUGyMPyB395KHA9YUfjE0nwQ2Ls47MfJJ2zLbaRBbiLmnYScTelfWdP
JoZ1wFw3rzAf2SI5AuccpQ6LOusnMvcKwTXQsw+iXv+OcCHz0CRKJPDl8UY3yFpDPWj5r0UCquIQ
qr0Ih0UlpzJxz4PNO1JqTWn/tnf2UCmRi63zKvmQb6gB25rzRTUcBGQA3vj88X0mAJkVGrLjZzfU
YJOk5eOHSpmeRFN7NaBOH2f9t5Tx1l/pQOl2sIrKBJQYAmG/Nt6/PV+xogLW58VnrtOvXNCl+3VF
Jf0YWAmzYLqT71TvBJbx+5PYTbjiukIS4hEPGCpRWMsia107NZvow6PVApSBDpD/9/6TVcLLdFEJ
+eRt6VbVpJfdP53dUOpQqHBOVG4RuMEbEeo0QrjBsRe47N1D3DzSlN8hQaN8G8HzzL1httSc61Q3
cvrdgPRbqSfafEr8LIf0vYcJsR7mXdIpOnFXCo5V0wbiIa26w+XegMvQdsgrClFpbP3W7cyArNjL
L65wrcHoxZI6zDrMa1T7E0PQA55Jo0ikmUQFEZ5qEuXfeiaU3oZBiElcP61ow95gpCM5DiZKb4jf
Zfsoe4FceRYjs6WuOWhQJ6tNVaFmF7Br1n2VHr85BrXmacCnnxDFKtU6Lu/cPtPjz2sgNSEcjYeX
Q8q9apuBOM+yQzaPw2mDfIfzg+uT+lthq7P4n2MuiNQ4iIyjj6mZmCFBOSpRXncjX93/D44lgYb+
MJ9myRB+4KG5ezQF3qVxn6dq6sCgLHhHasgEU2+0lbSFcpD7sThcvM5PSYsWQIdL5Eq2dvA+BNA7
ZsqPU8AfSrtD1rK7frQX4SXJK5PqC99XFmexDqFO2X0G54rYteRlbPxedUSVehIosH8uWlErF60F
ujoRx4gUi/2n6G1zbiB7sBdIPQwdfOZSBJPQYNROKjI6XlGG820ebLZsIcO56EX+bg5vGzDtgUn/
4EGwwayAqRCbnNxljzibBa1JoOjJswTqrK6nffhtO7ngUc1OQJEnFQLJceg3GumWKjRZixGGaHEh
Lm/hiqZYl/pCNDQ/PXuzMOCpChxBszqcvhqIkTB6wo6XjtkPopcfIRGWAqIxKzw3M2Zfhh7F0Yxa
6kCLukNGhw3Dsbj7AyzJQSogn27wXJMsfZ/wx/DKL0US2Tem5WiikyPMgeOKUgjEqzBs+dmdhuxS
MtfvpEAUzzkaz3ihfbeQ0uvuz/IMxOHMnhnnh4d7Z46sWDadaL1iGYP7xTB6WusCtzEHp/5yxDsV
cFgbEvetiyxfHGLRXJhFFofPgVHnrgaXLkxhgzKc3vagmjCCmX/eJZOjAW6CkVj2MAahHITWPu+f
4ELZ4x8NQiVoq7NMt4mNuoZjX3Epa/PpwPfJI8UQjnSYtj2efG8UfBKrj2Sz172p5EYYoRdGjpT5
3LDwxg2OEC7XSD7lqKu55SaP7gFXieLE8cCNgq6u8yRHFyFinuijsoFmZESbCrvc4yT7Y83dVA18
dinwP8na7/Wb3dTSMPSnDUOBzcscZa76wHEF6Uf9c9Dc3HiN+DSvfAolMDoAwJFbCTxoDI+DCyoJ
7BFf/uVzi2vrG+8quDYwPDV+7ww58VJGKfFb9TwvkyopOqBJS3APLY6e2lKkI5Gg+GVYOMkA2JHJ
OvpZVTyWnlhKIrj+NmzwsYbY0b/UnvcQcW6J5Cyt/HG+ymPr3bIXI4Ayl7Sl/6/xQA5u0vX/fp+Q
Y16mrPp79ZTvuou24soEkC+G6Ptc5zPflG/i3Clul8C6q3KSRbnKKGxov5rdMA0b2r4XTyecZkXZ
IK0bWcTMpJ0Y85pTZbs2P0SyxCmLiibZZjjx9cW2THcGwb/9Oud5cNazKrp3JKqRnpVBN4JUt8+2
l9NG6x9KPVJdfRruCFE7k7ksSrdPJdTHh2Cyf2p7OcROMjnT1e1R0wfDkw0KqvdzShRwJBvw7JWZ
WVSNByLPpbjx0K8rld8yD/iJkJjxrjvuZlkJp3390mEgqbVw1Q+a1DRb9VkYxDJinu6dakDz8Zwb
GUWEMYTQy8xcE1C0lDg2YcELLDtiOhcaHob7RJ2w1hIRMj2LzfmIGXbsR6Efqqg3jE2Cfq8k2Nr0
yw/lZVOOrGzVUJHurb9BCqrA3GuvI0KjYL/F2WDsxUtVbGjtaqQ3dzZh0518YZ0fIASnRS55Xwxk
CufSRgUvpX0TrNVl9cOyG8mVcIWw8ex3RCC0RSGyslMCyarCFPALAhZ9FkCvYP9pWHQvFoXJPSpw
Yu5hYMoDzoWWnw0QM6o0k0X+mFw8U94+cVvqh1N7jKVOZ469CtK0a3J4P8F6O6fgc/ak3p1+fkrp
wZ1rLD4ZUwPd5t3btbI+mDRMGMoclWsBq4V51P/LuVy42ayzJDArwpbOzhAIvusmv0vwH2TDrALk
QHz3gFVVLmyAKQgtSowJByq/a69wjxB3YQyyWDLh1elOT8e3KfLaXQDarOnRo9rT3tqShGuOKY8i
TXdO3eg6P1JZkbxfDHkQnmMV3gF5Mk0CVAZyf1CgOF8TsyG4qeVGlnf7mn6VFY8Xuelq+tpFJEj3
UxnsIakRLVx1WJBoCnNO8GdL6vBErA4Bdx2UFEwuktLebiv4VeFeZxITiLRbKt57nbig2ar0KRoh
rYxtNDmVcIZx0mfkTjsl5uuQHonxryfRmZdZGfqcy3zRy4FVodhd1gfvspbPp+5E8Rj93kNyDRiG
HO+ZtahIT4E/Nr09J7GqKFjf0+QC/HGJFtQAeTIfoWYcFhOhIXwnRcu3zMGgnm1k1Lq1M57m4Ikj
LZY9xxmpNEoxZIcyDCwVPFZKNOrIeLHO6j7UOnA0qQsRd4aWTmWHsdOgN8z26GHWhEO5nSphEGFR
PH7BrhPb5k/+N9ZR6YLc17evsgiOeZ4bH8iP3vOnGWlS9rwUZtt/UjMsULsE46d46tn3dXRPOtvq
9J7+Xdroqfbgt3C731X7YE8O+IgsHndVIRfkpw1FRwqYR7q/HBV0O9M5DTEWzcjmeWjaExVw/NDZ
0IfT7JujPxUpZKpMfIelyY/Uh2dDtg22z/XKWFnksXMKUKug0Y/Ycvxb5JtD0yYtnnhkbhBrkWwl
TLzQfKiVJ9CaDzwDpoZdxh05mS46nxOd62W8JXmtuBkPz+57wxX8460dFRntcm0qnmVwqprmz0B+
9upld4g0m08P1SAGDMxUG2SlCvZ58V1UpvXFHrisFZCWM4BsEbK549OCTJ6K3UpGE5S5G7lxiIr0
568KZGjhksut2j4LZpzx4m5PQuJQJBufZzyWvAnVraC9Idhmp1dm7NLKt0H9HbPRo8HGk01YBrkR
UyjEhQSs7gi/wDkzuSUPI9sgyjCtoTl3Bxjh4eyUneCb89l/QkNEHwDY+SatExczPn55BcohUw5n
jIXGCfFnYtD5zI4pZ7utw0qjCtBFGGWR2m9SyXxR94yyNN6UjsXp9QLZniqo1K0wkffq48yRTRVt
aYDxziIgFr8pud/haeJpQHgtKsV/NYSmY49su8LPmuqm3GidT9KPnfHRnrdMqadTWYiuiU9I3cx3
B3YidMa8swRjIQvkWoW+dfVxv3xCY3ayqfFpXVTqwbxk7INTfVha/gb1hZ/2eTz8IJPrC51b6AtP
+oX+19U8AusPhAwKDExm+AxrwWm1Th1QSHhOsvjf4X6jjkcvgNe64ZXW230y7ptAzXq3oJFQR33e
5DEeFTXM1rTw0qVvAPvPnNCVtdhj0OMMmjDVPUJS011f7IU6M6NyjvHYhRoja8YLujqHvq0iS5GZ
UgwsZYaKpzubcWJg8pDrdWzGrg6rSLbAKOqmEIQy6ggnb6Ldo4TJCzXVNLp0Nyb+6BMYlsdJm4qg
8GsWh0SUrQpzTGPE+xnvqJUVTtU970LGlyyIwL7ieFgzlXHsZqKrf1kjZ4nMIPdOmdL0gDV+0pSK
nrbixRwPAnkLL6KTTYuGRB+oXYGBszIbQl0kuDv1+auEuCw1BRa2hKjSBqQw9rHmVKVm5m5OPVbn
gZ8stoLfpz4A66B0WOFC9cySbFfNLDgX1dkgWaKWGrDyNUqE3dlPzlz4fWWOCYxrB+DVyigw1hc/
aPYMEb3445E+1xfJYonbP2+k/HVzVBFH4mPB6uc4f2TGGowUxtg0v7bSUv/xfiPEAQsUzOpnWZSi
dtL9jbYO4LQIyVkliQn6TMBIsHNl+4pdmrVY/8iqp7FvWnwN9UA48sk1iV0/HFdBQ4vn39hmRd7j
UGVCOpg2SOMJJdCOoEiFB3w+BrBqojr7LQir1MFCljgdt7MwGTcEdA1OzcXPLdMR+jjwXLBri5/L
Irpzo5v/Tk5fZEPv0uVjA4Z5O63ZBEC6dbL/LcJ1cwyZUMSq9jooUokHVu7xp7b+CZXCLSrKo8bX
6Qb1L7JqdxkEwFBuRcLQGZRt/SliHPRDGKtkH9Hajd5rmznfNmv4XWK6AgrOTif9Y/hhgcDk8iSn
AqX3ywgXiJrE0PhVUFUxNvBsE8QKcVdeCMVVgbJrbaVJ7lN/k3KnAAXPia/hXmhfHyOsn2yAAHFB
bQox5NdqYmWlKUOy+l8o6C/x2KjOkmCIRhQtdNTFzsCDb9Pve+PnV6iVDzhOTc/r7rge8E/of2qc
8DXWrMBpM9fY5C1lwZ2WkF+RlMFsPmDsiAA2zxpe1ssqnLv7NJtI8dpj+TBZKanUK9MK6esf3qH9
t5WuYV81qsfF1DLVZJrbXpy+jj6KvsMg0BWc+7cQ9keThfhBAk865kElpSbamXeK2noytm2DUmBZ
N5lD+aVXH7dlAogDC4I0Xoz8QzJy+wCjz+pzNO9LslG8INjSsVmxDQ1w8PaEdY7iQdokFrZ5kegE
73u71kauhbMMRyemwOOG21uJpHkhPUrJ154WZbZM8ViGkIy0PgwIPKADIh9ags3ocrNu5cQh1lhQ
QqSiOOHt/cyg79gbPTWZBRJg4gF0XE3GDX9+03tv4oIzOrQzbcj809PeewoYAGl5yd4/G6jjprld
ab+H5gn2ST2h0zhFVLByHs7mdEYXF8Tuw/Ffe3LW+ptc7WrlBxLodSMZBsOGJJ6pGa34FxIEr6QM
bNWBShOygaQy7xQP1TKXUU8K9C27CNc3PHuesnnur21KLtG0q84d39+BTZI+uibmggYs3QYluvO6
XEIcEu1cbW5RRgsmhisGz9qmes0uPnXIqieJhzcbneXErhfK97w/Y+u+br6//x7bQIAu/4WNiZ2C
3aKF/1qMy4vvaQT+0YernlycBQ0MwdE27YqCOBKRud7L8tl/BwZtOgNU9zn2DR61ahvD3XhFMHsE
A2/S7VHONEprazYyXARMi7AvSjM5sFZQzDOT5n2YhKV3wBulXUuhQdIGk5NdDd0Qn9xFlL8UBckY
E8jWKq+anMubPL3u99wePzXoXBgnTIZzR/ebhNoY32oUKPD381wuRKe+kC/W3arDqZVMOIQipZI/
VPP7FsSFIorMK6v8CIdPJDYNYNqRd21ect1teaw6mpR6920/VzuIN0ho7P5aP7QHGgxjE629Td7z
iNvJBDdJ8MIdxYg0SEzufA67j7Z6zFyXcETGV8p6EKSICxFlI+AEpS1gbystUhGiN6/YIW2Eo/WQ
YQjzbhBslxx3f6eh4cJi3Y1h4RexkFfSJid2oxHB5DojX26m9YvMChGMknHD49/hmZMgub5nVEq8
GaAL/DhAh+wiW6r4wdcAPy1k4zKcWuvPBxO8hhaMPM9HKeDH/lEBeowbBLlMXpAUw2WwxFOTLcUz
hTPo59/eK2ilimpmHGYrrXh+uhSd5jAv2G9fzrZTsT1kC9revKCjXDRJ612dMeoui7lo/oeFqYil
HfQLAsWL8xiBZjBcWdzVe5t3Foaf1/p8CYlmwvCGTGA7a3XEDdtI0a+yVh9BcFH0fX5mXSUe2YNq
LB7N/yahl8nRrsNBAwEcOJyhmHp/rA5JXWs4SmrPbTV317rhI4AzXsuiH/noKVZvVUWzox/a5cny
rRsuV4h57InivCMVFxtI6on8yTqGILEnJmmbUtoI5u+7XwqmzQaEATFpMBHW7bwuEH8y7lO8lKFH
zbEaDBfQa8ps42Xtx+bm+BU788jMGtxG6cjewzZZq53en7AKDw7/YWUhp9MStHddMoAtII6iXpBW
nF6z0OA9K42z8Df3J7V3ww5kBOtY4laXeTWunnhvGAi9/HgZCtyGLMTFsnoivGy3K1Z4Jj+Vihna
PAknSKfW75tzSlaojZNP8/rBrmnO8P0QdkKmrh50HKUQZXw83xCLtIMYRE45BRy/zYrwy6V+Ggnx
pYxRewaq8/l6DVRBvP+3q1vfBDYOMoYGp/o0LN87Ra6F9pnDO57LjFS8D4g1yMXDJLa13hCIbBdK
m7pbxZnGZ630t+HqwwB9Hhp474sopuISTMECks806ZFK//yQX8RBpjgOM4LtExtiWt4vh768qY+p
aETziVhQDMl3R4EpBPsdo5j6tzZ1Yz2iFl0Pvn6VdXfiUPsY3riFeXHzoacXEk4EuUW+gNzMhP5h
fUi+GYSBBjwxpG4yKKLsGGNSI++Fc/EwNkmoGNDNF/q/LgcSt7cQjyzz08MNPwi/SwWKOBWkvyc6
42o/MAx+1B0irc5Vg2BH1DyxTDRO11Cmt3kPiHuO1Rr95JGDG41MVtxTFIh72V1D+Acgu0ko7/zS
HPE4ZtW1VR/i00vYZaGnXE/zFulJemS2jZJp5uO21aHQccgd4rYRjyA8i4bf506dkyqh2xYgBBE/
krj3wGDowB4iXt1SXupHgB/1XdyIgyrYePenjJonEnX5d0hiSjQ3YJbOKfE39Ux+flnVaqpKyXUU
Xg9r9DZW1rWTbcWd3376ZADZJvy/r2PfilTmi7VvEgwRNGdq7DcnNxhU+KJCIG/I4S0huagIISAr
1RYKAA4LxH0YGOnGn3xs06H+xgZ9qDcRBlsr8of2v4yQroTm/cPWmEYhS0/0RBKDoEUoJHpj4t8I
l0ypZ0NHpkueq3HTGOh+lpmMUUVN3UGROw6HFt2u5rhxm8ybUWv3Hr4rpqncuBGf1jnlT1dPiUyK
zEIl3EzZLR5xSt4rD0Amcc6ozIWMXKC4jiBQheAk2NPE/B4ZbgwB1otO5i9u60AHYjSBRaU2xmjl
Ns24lmkTXO2R43XxQ+iBkrZSs22SliIWHKqG1iTK+FvWxN/34ZL3ONT9nLOCy4xur2Q76ae1ntTu
mu0Er6j/TuF1bXTJkaN43bH0GQHzfMVTsjNmfIsEi3JdIHtAoGbT3gV6UipgYOo7hJBSapO+oNnk
twZPTzpXglhVTl0PKKS16/QUQ53r4w7NI8O/UYjkNcnGuf2n8NCIJvQL36zJ2umc3iRjmLhtJqIQ
SV3I11cE5161upQNo40dlXvI6raj+Bh+zT5YsCvwm1KoASRREHkRP/2PJbsNpTsLNXUiVq6JNUIY
QoThCbJ0KSM91q0sAyjCnj9hnpQhYTDAUE5HWC93WfSIqEcrm2GyyG8RymxWfdEjF763qM5UO3hN
VjzOTeJqWXROFSknmmGRaNqmHNPpR3RVsCug317rHLTQWCkRV43nrF0sBjqCtfuxVRoe7OMwKbTB
00INc2F4V3XkhtsJdpyhU5Wm6HPJZT4CI5huB+FAX3hPxTq9wmkFF0ICsoU+uXZ2n8kKYbMbdtps
BYPbxAmT+ZAVr1F1wErAnCraP9q4zkXiGS/V6ZzmnCNQeNzTPHcXB8GmYmYEOYKOhAJFUFHmeidp
a93zhQ89OjYgR7msvF/1lT0TJRNmwaHQozJoyMyvHRABHndyc61Dhf87xodFsB6ivfC/E9moo9pN
4raC5n+djZoaEjLco1QhD57DqeQMTblyW0jMi26d/hBV0g1erIdE17OJasRTz/Kl+GvclPoh3v/t
rJja2K7mI2HmognDxsFgBZ0OQbFoeBLKT53Bv/IRrnUg79EKjYN25MjujkED/9Wt1lnhVVs73FoJ
/RHCc40PMYcIYMftT/lMLAz0xJB6cl6tW12gxl7DmCjq2YEBaauoAoTuGaHEBJUgqdiIY+HjwURT
i6ZA0hZ/LPH7fjVoXt13bBZKQYNS/D14RX5VNew+HxjpF7a8LFRr+/+5v+9kt7s++U+mGrUwunkR
czNvhMUpMoX32T1GPWgs7LlASa84dosRfEZ36mPedMWv22qOyR2PYfNudHzSvtlUj4mV0kULjxEA
Nfs04sszaZGodUFDHQfw7E/RooXt2ScnQA4E3JYnhjKdaerP4RMCvhJRLynzEp7xL9iuwStjf3+V
MicwoJfHxYeHBVP+AHfk3YGLeq/1FpqAU5kvGTdKpNwisbe4h9XTPXHgt81aeRyG4PhGEmZwvhA+
E749Blq6Ef1+BsWLpXDAHuKaSqotERH56coercQ+ARlZPoXd0xatZDcodYfWsJMg/EtTawRdgqfs
DuQXe9IrNcwTacp0D1GVehxPGEhYuSKftCkzEEcRiTIet8RjW/4FwNyAYbw+JkGMPMfjttalPjcO
RCyQZqb+FPeR7JcM5BDttPj6dsT/2IK8Anv18WjG0BlhoMLJPwnybqLhafmsEbohNQ5Vk2xpXaaE
dqsj8d02TqrxVmAJugH9TdhiVrhpnPe6wNzIFnrozHo1gptHrmJL53dn/cmccjIfuuImTsd1HSw6
29t/1lRzGumIjRrxb/v2qYDgrR8QAW+SkSpTtaQV5rg96u7TFoQ9+7JGGI+Xzdra43tbpO6wxXHL
qohsRwbwKuqgTag2JAismKpWGPYgkfshYCrdFRqqF9hVJSLbzPqO/i3LArW73ZURF00W6Lg9jvcu
C7AcUwUxuwCGLA+vBrFIfEQCAZt5N99sJyq5ao3qDC3wdnC9Ro/MrYtED5RTYgim6DPPdMcNWg99
5I7qjOjXjXWuk0SfTGhPjljgs8X4iO7FBFA+THTFwo6u6k9G3KV6yc/aU45tabNIsXvI/sZkbGbB
9RVkNf8wJR/6ICp2YnHSnv8e0YSB49usk29TDHv6ahAxARB2yp5pbEOHQTraT8S2Og/XyFlISFbI
0QOGkZqfyJeBbrXLo7Z2RSAom9ymeWxPlVFDjmMv628SpBpvrrfF0veLPbfXBqvAOoor3RZx6GiK
RKbfmMs9IZUO620EQChHK9cOzIdXevC72oUl/D7eVEig9Jezdh1SzvEndKVhS7jixI5UANEblHvM
5tujjRCa+Gfa2mLgeuJd4tDYVNKOxP+Pqik+LY3LEa2CiB9Gxog7OXHwDQnJXRPzITaFJZtuBBFF
qAc4vfko/Z9TOSXiur+HaetsQVrYqk2SaraVrbTlC4TkJfa5urKhOHjE4qAo4lqYbO+mEJUCex1+
rD45OGMVuJmCfIRo6RWMuSPTiTxur156OJquzmUYhA5tD6HHbM8UHCab544bUmvAfw0GqrVT+/Fh
dVgXspvFwojUfsgj4LH7dBBCnVWbCD/pz5ajjZ0CGhzVlUC0etKFmB8TMBCiLDSM+B3ym1vqBWit
eRybKeClYrJlGq4bSD0zNZG1VzGeOPVjIIcbtuqLabjXxE9xPQy5szijealFZ/qCI9bwaPkXqI5O
IzEhfNpXLfQ92GJfus0fho31bCf768aq7LCCStlCQTPuvbf1BfUcV2LwR5j84w9axXDvgmGwZ+iw
CyfP8DrCZ9tWCn5JfwGC2AdHRSgHTy4P+mwlLf3Sdj/vHmkD7uHr6qSSzVQlagr2BNsoKcSMVDij
Br1GOfr+CTBMa8N9g0lFNhgZ6zl8wyqnpcxryB473kGYgaEGxPPZcm2jtopKe+Rt8hylNWsYW2ff
ot4E0/Bkp+lbX2n6wgLzyYrQANPDcKrFK9xJ9XyuPfE5mou67bXoD84ZJvuGlR/MfBUdQYeClcA6
TP4VtT2tcEmWgb2/DsNxWmC/xBd8yu/ycnk7iEln8i/szondO7FPtf6mPfkb9hyZVm9d+e0oL+WF
0vZ8KJ9+bDfyuFTy5lpkKfXt+8+F/q9CQB5ij/PbSJVEARo+dxlmUSWjznBoVgEWqfeoguX1sY1P
quy9SF1zWySyLZv2klM06dNtwvSXC9dK4p4iLhMH9jTcmUJ+jOB8+BcuMGwvadqTkZsLc9NdHH4w
Xv9xzqgalp7diR00kV7YvOpL0octS0fgPKNVSm8DWTrjVimS9xeKbfVi/RBCldieqIOooI7s2Lp4
yYTkeLYpSNsXsInfoe0pk9s3c3/qda+XYKOpn7+UdR1N0FvXWjXE+ZhXDbmPzeQP8fztdtArggMZ
4/mqF18IhQpK8seW5Gyw8k+Dgxch9bDeeQ3RuT8aFVj07Ab4fkTvESjo6H68pblQjEeytIXVlCdg
CWaQT8s/rNLPG2HGE4Rx+knvC9xzRtfU39LsHbpAxI3LahZSxFAO7a1tv0e4mMlGc7eKbZwEOfmn
QE+pmfgXmEPqjNoQHtvnGl1ZzPlNes1piH1hFxs71br/ocB1ssulbwaL2i5/R7FRk1Iq8MXwVMpj
7mccMYIMOBD45uB1y88FF4J3DSZ89FuGKNpDqoCfZS8O3TYsg9OcSDoKMgQNTNa3MCnE0DL84M2Y
x8+2JBjiPHFHbM3oGC2uCGdHbbKEbuNNW3sI8pCVzFxVFIzOjr02RMNlVorKlwjsQT9/EAXjEcZ8
OOqzZ9vUpv4CGQQcqI6J0QqPjHuv+RbKnrZEcnYrnQkPXbTw7Jj2n0BPujmjoo0l2k8sVWoVOJpi
Fu4hHltkhW5f+BpbPuDa9McN0qB4RdItvdgbO9Qqkt3/HUs8xTDSxpi04xR/Zr3Tv2xQJVeDuFva
Ka+5noWHTfNIKbtKJk98K3ukx2SuZcoiB8AFf91Tngd2sIBPNDmYJc5XQque4pwo9zEyx/j+obd8
ZwQ/H9HHlgb4t0YQuw3WnsjKUpzp02VKiH2MfExxjfMfC1Ua3eJzCPU7sx3SG0vYrUD9OGTEFhEw
L+I4kfmAbec0Vbf80uXErHyC42pqvxmRfJUGMx/14eKHtCjY+fZJuBfLiKzX1zlINHnYruRX2ydr
uv5OF8kmgcF+/OyHHsLYmUZ3HvRilMeHGtyatPwYlFGIqNPYYRkwjvsC4euwXVbmRbFt+oK1hDRw
FB2dPAaJKNiN3OoYiPGO27eLek1Om8hxI4ZVmjiUN2kliPoVhVRku50PbVsjXTF41TImCUV0Ki0f
R3NioNwCPsLj1+yzFdtskVdNHhCjoMTggGmolVPiKg1HnaqskCTGhv5b6X6GaNH+O/iBosx2p15F
IS0wF1gjrweiPWB5bbbFmntqckbw+jwRk07fA42KU0irxtW+JGSGtPAp2yyVNYqJkGMmm0OL/DTl
oFVVjxRwmgsM4vWyDFcEFKqe+NPC/dTAtTdQXkVdvbvmK++faqDgPn/7Xa+T/mlONCoxFVOaizXh
5SQLOwV4KHXy443USrqAWw2eEeP8AG4HIunqjZwn6SE5ziRadpSq0uL3en4t0vAKtwEwbVbvZ7o6
tV2bsPeo1XI0tiaT80FHdUbHq0TcNARVAUBnYNmBeDPUwrDQf9kln9pL9hdX7hKVdTo8b85kpWH5
sbxYFMBfespDp3DsaXNB9IDhYkaoQl62nloVyWw+JTx5vbpRkURAJC/XNRxyUwKZx8yt+wg+TONs
yulmw+wh7RBisvtA9gLYf02BBA61DQEhCnRCWc8hccuwz6Am/s6lgROf2ibF0uYPq4q6WCV+g+9a
BJuPJjsSEss0EqmrUOdQP6hReXxg4aIgvOXVCkToHh10T5cQV4dEOM/iqV7vbcMATUhIPmuMJ4f+
XwLxKteXJjbRITBp3rcGBZysgo49/5XqBmsWXJ+N8UGgj3YNLgJI9zFn/7FOEcOPBl2c3C1TndSm
YCl+OqJhMHwHfltR3zF0x/oiTySDoD8kjjNG/8vQhO4mGglM5Quvlt1TumzY7aHT/7yl0FvFj2FF
T8yCXD6JdfL3IMzC/SR51k1UjLoDeq8EFRylJ7BuMb9TIed5x2KZPHN4a37smBYakwBgZYo3m1QK
6D7DN1HMrd5K3Wi8R+vSwSSZ55U+v1coKsdgfHPhLN4JgavR4C9JOx0eWTW3zgtJ2K/NtXdcgX0M
NGAcmRxlO4CwykYQCh/d6W0ItBsaxf9VABi6uPd/ML3zMHU+o0d4bIyVIojrZ5nd7Jb5nnkiQwox
f7RTqiuMn2IGT7iaTC0cpHyErBfcYIcCFGVDWaSbhpwyFK/g0ACzGXZalsiQAtL0vhgWfTOMD14v
hDiONfj7Zo0jUz+06p9ynTtrOce48JezjSItDnKHaC3Nl3gszVp1xwh/WWnVPkq/ZF9sK8fkwS1L
FemHTd4eON2dnLsUQzhdQVzXeWO81lFb2XmBZ1Xbcfe9RqxLgJxLg8Qrk0nzp+0Cd6TTDhj8gLyH
WSv3gNAnRGfg6zH1EOBQSNPhf81EAyt8U09vz382fLmgZgVQO+irGf63W/cxpqPRNmweSFSoYmEp
UB8EaNJZSKgBzeLqy+g3Ve1Tdc8Wz2N8P1JyqGfE25XlxV9Km9C+LKT7APl0RNkIWRtnsDsv/cRS
cD537ZXgOzZmZGZaNt44Yt0ytDV9S2oO4arL/eWKUn1KNr5k1jmAhs5guyWuJrng+VWBv405AbnI
GnXMNAsyIt8G5Rwax2v0XHNK9YLSV+uASF5YXXScvoGu4KDpcm5Nx/NT/K5WXnWoH6KinPlC5rQv
qZSo41xlAzZfPgQ9Z1b2rFBgG8nwBzkEfbNd3QL2SmX1AGMQBCFtbtTpn0DdcXsQrNQhFkiOIBkG
TgcnXwLRhvoTc9xppQhWvK+y5pxk7yodpb6j5DeRETNsga66oAMzW2M9ah7eCLP1Zeco2hHX7D4s
mrrhAYZnVwcT0lFbiqZUZhngjQJg8tOKvA5dPhZJg+uDwghtKkcnjDYJ1h9TlvSr5+q5yG/FsCD9
b1XelADD6DG7NIF3BFvKH/leJOn1gCcZFy3YfIy8HTKNr5U3kwSLgkEggtb7JtHTTHt7lvjVm3CF
HGVXQJ3bqIVW5F9WjZ/H/oNn23Lr9u6pKJt8KueSJ4qPjEYRMbMlOZN/mcaRHsFW3fAgVDrIopoD
5/zukRQ/Nao+g9UgDvlhHK2JqCpVpED0twMdofFEpOywaglYs1GJu/Qm78rPrEj1KFoJFoh0x7JW
AmHMFjz4bxJaU5imUHkN33LGtoDVVVNOes97OpDoCw0dhP5T/063bWr3eVtVcAJJIZoMffhH2cPE
D4XgM/vqmZA3HnUoy3Sb4T7w4Md27eJZe5GiRzvaFhsC8gi/uw2CEbaEC1bTKA3JygMT8BmosivQ
pyxIgDnqaDsDFOAB52+7NjfhnjZ9odjUOQIB1A8ZBmMB9lY4DEjGGNEog5UhlOH++HOWKHaAhx0s
KlZaGageNXE4yo5iG8m6DIP0tSaLd2b4neTDFBT/QKD6Xw76jzTxlOjs4GU9KZ/4e18FzrIu7OWp
5b57V0tXC3hgOh5Ad/pRcQrfFVaV9p0Y2wWg1eQV9gpBAl0UIjZvHb+RH72WUN0HYdPu4XdC/Rvj
TdNo0blZI+HME2vBMgkjjtfs2qOYQtROotziOH1mKdOHj1cp/g2WUCXVRFrvKuO837RzwVp9BhH/
pkBXCT3qHiB7ksviyyvFliKd78KcQE26K6G33PBRsiPfuVBNuC9pdZMapg+fex26OGb9HG3c4kVp
oq3vVxw4RxE+R0NLmfvvP7Soea9Yka1ITcO3ExvD5NO8bYmgURAuoRO9XfLWxFSaKOGVzz13JOhq
rP+QkUKZZk1vyCWAcXXe7JOMspM0UgDyBsh4uAAJ0QyytxYQzCShRzdFL1Pjhu4oPfE/MDIV+CT2
tqTCIfOrA24WC74EiqMY7lDFuJQWNwY2baTcVgEx/Tq4xtXA3AP9GCqibwfG388Jd0CQfyMWXy5G
gE9lqa6Isl5JjQgJTD6yQoTdGchpaJ7SAlAY2OA0EijwliXe4CXOjYhlOGNUOwdFFEqnkgIktIBF
Nkb78Cc9NmW30fyHOBXeftDeRp8QOcK0QrMr6p+R6jYCZx1awSWDAceHj1jn4fxc8jkPUilqTY+S
T9DxoX8wKFAfngG2x9YUJDajNVzR5nkrW/F7mCkOCK1PH9HCEuZhelFpQVNhH/VR+RGD47lzReMH
P88L/OjsO32pKnH2PynlNjhaJD5m4oIQYJjJxYEK17+RL3zWt1zA3yAW0vuwION+nYQ4WDVIAhWk
sy9f8MW/5+u9y01OgRV2S6iN3S93mN57lLMyeeE6B6ttCniDve2aDA4U6IF01r2Z/yIg49/zFD+o
i2BY/YyiJaDbK0giW2UofJ0tseYGz2zjDp6rsmJnfxOwbB4lb8ey+fkimHEDY4EO50BMvU0e8vQW
AQ9DWI+xFJ1BUCWrHogT14KNgoCqIg1fmse+e4YwiZBACMQj5O8Z19Ozt7/8y5z1FUsZmMCMjuHk
wOy+09up2bMTdacAi4I/G3qCqwrXEO/4rbM/SBhsswLdmjyQEQTRkmEvMGokpVvyDEp57XL6Uky0
WDwT34B2OhoXnSUQMHkceSzvM/3BfZzTHa1iQcA7sPjk2BxwlDuyPuq5oKjeE057+Ibd5mu95qo/
1KZUMW7Tp+xXwqhRE9SKwRioUky2XWB4eqala1uszIEVT3lHLy6nQpyPgyTPzm+m8KQyBev0RDzx
1vsZb/rKqolxixwpkPXq0yZnZDlAzXIeeT+4ovWFf+fMjMQJ9ZnKQYaIkX6C3jfMP5SYF7k0cFd9
llTfH6fSV9tdHapJrRb3L3SQ3p/SPC2VrRopNK3s+rs+IyyND/unG2cvGGfQQMM9Vyn43+nsSwGJ
UKOQ3tzAmGUsY0mHagW/MS4k92ffZDNwFGyjBXXei+V3cjP3b54PK6GtOZ113aXqM5FZEiF3kCrx
86zXdW71nnDZ7sN8q8e1SeIdYs86KqPuyiBmAcjBLGcBW9HgYkcahrjUFdHkZSyLhcwRejJSG6Tn
jfYwXy0hwsvppQrZdpoCMZRGRAX50/GP7I2SfJh9VqMY+2Yse6M1TgeR0AUCgExygTXeccF8Z9RO
MWRKbQLK53/zgRTnM98/lmSL+/h4mDgBX6yTcmrU+Fvi8bR+xwa08E/yrQqKfU5BhvBW6pq8NOKi
B7XfqP+GI6FZ6HRT3rv40z2iOSYUCo+fnVNYr3YxRFk3RL0OMyBIOi0SZkG2mLlnwo+6upFbD8JH
VdfgpLXMNBQNJPvm0XvXstDHAf+ZQsvlO4e/MvKoFfxUVyNFdXP8NGa2L9fJwBdQYBdOL8RMOIwH
LDbo3ZnrI2x8vJqv0NMT6293njdbl5hLDgRPOWKFaHlixbgzUwV1DJruyQzUmCkdr7EOpKGbWI6C
8y1JHUH7wuod09bRaB8pjvIfPYbEiMZvN8xFhzxSjPdNBA0HS95nfajkbxXPSTe4/FkV8/6h3Eop
2OtuWm+OIgwSbj9qSeqNeMdWwOo8OjlxX25SQJIGINznfVk5+N1SxoK8DQ837zlmfwWiEWKsWPR4
t5hpTwFHMOgyxDpiQ35MRzVSnvVSURVtA8ZZSOvq10Itvim55+CJAb2pJHZiaWVTodHwUawHZYM/
qPBBnIFZKJPUUx1D8/1HytBLRA6niKKwAdTs/yZeboMRkrc092sIxcOpXYwOaWP8NhLRNu1tuFsl
ymOo0cwyFkSMuHAfOFmh1F3fTIDlizyMk0o/AAaeNf+hEVfEeliBT9viSmni8H3OIJnnSIeOscnM
en6y3dyos4hM63vRNz6XW3r9/vmRG5VjE9JpXhXhxrKLaibktCgDu0tSAYw/AVZko2ylR44A4/X6
/1myb3u9ijZ3W4DdWnDJ62U7SKJXq1q45tmeYZ1SBF/3XG264iDyQO3HCKLU1WmdbvsbL4/GY3HW
xP1y6gLpUQBPc5C0K56SFY5OGWecqsYFAQ7h6gbdwCGHAqrCu4yY+KY0gYZBsTb5sg0NPguCxFQJ
ypraXD/hwpPWAXoZ8DTQBG2TsRkckBUreRmtU0WPuOX60n4mMTQnF08sdO3SQlpGNCSKi5vkYYpP
EeXvINJ+TEH74tFiVaw+LgnhIXmzHENjnJ9eif2rsZcpV3zKPYRGOSQq7gY57EskfeZ9usgTh0oL
RRcHN7PJZw4nidSDw+WdfQFAJX2hf3Zzp8GbEyJy52rrVn/2pKojdlLrj1uhqD7x9vazXiQC41/G
hSn8nzfICa31myANpMNMBNc3IFYQ0yirVWyob9fcaSj860hdRXumogxu6pNEJN/7kUlTUf7yd8z7
mVqRAaho7gWLRLYCJjwm9zYtyj4jZjdWewAUrXyA59hNVoxdWx4Y2tIzTbgU6OSlvhKF68W4bMbA
sqGXHQvvv6afruNbPqatMjPt9pjkAPKZhF9EgiAMzkSx+/3PPYpqqB5ixnpNEpTiPigHloqTY/Ea
vWTbPIPZ9XuApg93hY0Wq1g3zHghR90OtdAMGy+NhwIOjMwfY4WPNdSj6YErFw8vBzSe6olBC0qY
ljKzKEmjocdCSwBHPq+SR5ntBhR6g+D0uTW3ZjB3tF45tdlIRF/0iJcMNFFDMGcThEN/J14mIm4y
BGcmY7NlYJIdtjs4wP41IG8k6Pf4aSfBsirEeqyAjTvyUtWftDpSlrQtrsP1kuFAfqNPJ3dZL+Ib
pUDEmIFq701p676RtT4CK3kshnl5T3FSgkKpN19fdnVDe4kZzCREXguFOWKo0Ob6YDJnGlBFj5ZE
a8strpUrabubG+QJefNYL4VF3tYRgqsm5CrrfoUog/yYWWF8ASpmwoPL7pno66e1Gv7rjU7MofJX
GouAdXDco4cZEjuVQOepaA8LnmRhMsKgfZ10dk5wmrq2wYTqIHL3fPVMM8m99M1anyuM4sPdTpod
KPZYIE0UaLBGYXnr+COUCZrNN1qtLJ9JndW6zg2D8fDhNIkzy7AOP0tJLpXwLORnShi3VcG5a1dn
gtgBaq+fErFLHGBiUD7jahMxyFN/oxrc4L4Rv2KOS3YC3YXVftrr/3e3+4y561m+qc687DI2tIg1
VFTSe4PEcw2WtLvoc7pCev0Wh38EdTbWlp6usyk/bjd0UFJmrDkjylLPamASrIFc7fd++PW7I6Gs
orRdfIxV4i/4rEcrJ0D1d/whXXDG17cdiWaIS8ILAlDv7O+OxL3F1fe6i90y01/z3OUd+NQ5ExTP
xN3e6PKiPtPb5DdufDRiCtHgrOcC5umb1B5nBplQIwQhrwmCxlpJVR7uu9gwVXrWvKMGtBskl1o0
gPu9M3s0Bn2KWOmge5ktp8AoQPLzt31klcu3YzPQhmIra0YNUbnI2CNP7Fhmpjq+mBSoODeTjtlY
cmkk1ugrsCtvr5lKnbTe+R8d6fYNQswyho6byHDFeoum55M1fzqbvWE1IDUcEZFQQE1ELQIIbW+v
ZDpcZNEaloaWU3toHuG1uMlO76VymhQVhYPtMMlxMYeOVQSOdcpT18XOT+eWYpQDyaL6bFiJ6LOU
6a+b7KyDNLeWs7OoL6tojWAXuxUmNFXMDhQTN1URpMkrGI6pFGrgOH/ysb42UUoHzqaW0TSvoctA
r9VJjKoIUcd04kWhLXVOe/F1zOmSvjIwVBg5yPe+n19qAJHA/QpS5pp05Ovq6OpiRWQE17MjOIeN
ORozs8JnjoDV3rG9GpHjARY/YSNiv8YH3JKF/FjfuGKxeT5Aa9D6feFfBPeYBjBEQPjt4A11ONGr
VotKxY87V48V3FmshUHO2MNkf2Dl+dyURGHw+JsaDCOuPerM2eJlddoGryTYwAL+1VNceSti1xIb
5ycTE7sVO48P43iaZaI6BGLMYbZl0MBFGzu7esou0NzSHVjAYgwaU6BHDEWEmslJp01JBawF61fD
360F53N1t6rMAK782XOEGo3G/xHCvU+5NsrrUiNTiRyVbFk5jRRNE50a1O31V2St5saUwKKeBj4i
aqC7UBHYXACh9MHxPBKqJw0Q7ao+rEs1PfMceRV6gdhmPgDuXefqYqq6vXNVr6HUlIpYeWKNkGEi
5U9CGDr2PRQsTshv1ptoep2AwEVW0oRGQ05avYrRFLlcwgpfJ4lYDGAfv8c9QIK2cOkORBa3389T
QAXgrzb/0L2zCx0qFin/ugJO8Snxe6nQeAlFwc2TSqL1p5FyIJJrA7ZpbBkSvGy3hHJWYbtyEfvy
Vwgq5N3gLUndX6RJDjWGlsY3dljYV1wQ8vwoJpPD4s7XU0gcMa1+7KbLfIAs/VYAZI+yNG86lCqh
dW1FW4EylSVdYUIU7+rYf/XROYt/pF6ELSIWSKaK95NBoj6FkTsW9g5tvN9eNf1se1MesPtOIVkz
Kjb9l4B72+mOnRhzLZq0Ejk2DBeoMdjkNWiqJK6M1qes7ppvYgGRAxsFqoAM+8TtcxRqHbjrNvCj
FYP8AGHwLvQZF5OVGlQOPX+UCyJCMfv0IcwFlxl3NXT8mBk5b02ki9tz5X4IxIioZz21sU9HxnLU
4bPSjnM9NkUZTe39kugCvZsnRlGCuYGagkgBiOSBJl58SVY1hD3elJDikLyLVGDL+4eFB9FfqzCZ
7yGce8yfJ9UfeBhIq+e7lEJ42SIOBY/UEsuQsDLj5B1oeAPuXym0/h9m8sz0Zjz/SxB0Q+DFSRtr
SOKk8kyJMDchUQoAzpw/qVhCiJ0XuUrMyK2bUHU+5AIOLVKt5al2Ckg1cHFKWvZ7FoO3GyFiR17h
CiwtFLgAUBqdo++jxIsssdY5ZbmRcVerEJo/DhGlQjh0imZ8oFWRqv46x45ARz/CgSKAEUzuJlFG
a/DbPmFlIwKEInRbi6RZwNH3sCFbCMvl6hI6uKeialZ+KUUnUts+Z8kNDjlUQx37avn2Fuaxhsi2
tumNaP0HPjBFX4CtD9e8UEMKoka+nQfkxvO6BIbaO6kpegxqYKEGEefFGbuvgYnMQjoozRU7Pu55
xLxXoZxWCWQCIDKMG4R7p6Pt1VHUqSz4jiFkWtjVEN3bD0HR0GVZQSPVOaB7df3h5eZQL4tFFnWy
9TIO3z01+bKuz7p2Lc4S5eamrnCp5CxyTj89aww7PJUHWk3ZuuCYLIbI+CBM6wUF1QSb5dSWcLY/
Q8RB0lSxbDogVuOAOOQ04IQ/q5f/RhnDLPBUZYX/xkFZ+SMdhXQixealPpKhByLabZ0453I0eDgG
3Vg0y7MbM1OJC839rDjT/ebDvw09A8AOEZh90qy0aN5LxIPBd0sACCq3OiB0pcB3/SFqUImQrQCa
pxSN0MJNRxYiRxsFU+xGKVOzXUEarRiI90vxRSQjC8+jj7dnc4GA5BhuWdsAPB9BbOm1XX8uXaoS
bg5oQxXfont8QDsWhF+N2Yww5rAu2C2msTUldmm5dsGImHNMBiyJdc8KrQlk1ReicGnQ6IUHCQlZ
VaNfHv0ODvo9Yx9U0XcQgGj7LRcUidCx9LA3rrCUHHQccupi+kOfok1wShJL3FO5qOWkw3P6e5tH
PNKzxdpPYhBcMwJqhnhEEPg/X89hOa+Aiun8bciwKHynkWxbEWTgCal/CdxfkSTXEXtpvrhb/6Gn
PYTt6hQtQrWUIsKrVYgnhfsUyEwOzvzWW1gp3NNpc5XbhhY8zIYGGxxWbYonePpSpanJfS7wieBi
XPJyhn19GSbOD6B+GO4r7iKZrgcDETxvtkhAKtYbS9r4/hjMpUnfDTLsEZdKqlsltzuEvQ0M46ng
TM7CNLUPWw/WkaWPmn8qJH4YnufH4LOqf7gMA6i1AMO31D87MiXalYRqNmhvmTube75OleBlG7AU
+1MenvT4mwq4wfZ3Cw9ov2Hq8p9Ndj4QfG1+2y4nv51E0N4D7ymT94ToUG3ZIsz+iVAIWvrJ/W0o
scqfWHZuHvKb+4+4zBCkmbBhFHWRHfBsrpmoUz1TBf7muswg+WiCZsbVIMUWmZReVdkUt1nwL/HO
UmE6oki0G3TKSJ22Iiw32uejsVUxaZc/rtcYMAbEteldmyQVRoN5Z9VJEDfffGTAOVH1vATG2gzR
9eZ1EuDpMBGhq2zS0wNDuwxP+RhOU4vwo6oVgaxwcXZrIVgZQ9gQe1+AkVX3QAlBFlrItctm+jlv
qM2Wyx1k2M45C6iZbOCPRSx1CqIa92tWkYtEZaGnBYe4qJrdUdenfFv9kQ/uI8VCL+fCL0oCLjme
Ff+6OsHdWyhDY96huk9S/KmrjrO4iyZ+tCdRUr/zfy3TpNvhEdPj7k38EPX4QOB5dQPnC/3ThAL/
kDvampcnzlgL5/tCTctwQ8td0oMAja61LI8uIbSnP57yqDj8MrmMtHZiwAnuZiWH0Esgb9FgJpPx
qKMzxFMIBWlWfljRBfjj9awgMbbolB6Wllo02oxhz3+swH5XXHBPxIV3uEqLkqobE+BWdrOlfP+L
UM9v0/Gb1qLakyulk4SofGHR4mbMo/xjbqUNiHoG08pgXQDR15kSSnTnd/6BWqiiK0Ziqbff1bUE
MxndgcvnJoK4jiPvi6zxm/GJasrmWkR6MT+gMOEnBAYQuC9EWRNkcA3r9Ii72Q3Y6rYCfURWAvlL
jjYvrSeq85Me+BEqJW1qpw4UDLn3bsFhdV5eL/pGhXRXOlzlsfwYks/ZgjHY1xciOc5ZNk+p/GOg
2JFJ5mZZwqzAX2m/YLSPyYnedJrL6Y7Cx0BM9yYfM/wlm2f06l+igZWezytxUpGT085z2eXrPEv8
FXStvlpwzQ9fGvutp7gnqiPjoqUwaoXXdCgz9jkw4yAAKkQGEDskbNQve46c5M3QtmuG2H0tPg2b
k0bJQGbr8ZRgtljoqvJRwygxqIVhpq4FyqA2y25e0WwUl4uS/TPo8qHQ9wRjVGOdn7uEXMPUZCNi
4yzGof7fgGfFx0ln8vpgKTBKOqRxFLYakrKOuwQNW9jEpaNYYR8tlLccRcZqC5krJyZIG4l7cTEi
XgFiwaMZ1hcbUwBIzEAZDdVqhR6FiU2tfdlbbjJ9FxYnmdfSHkWto6wJukAnFHeyGsrbNwgc20r+
Sa1RsrYfhjvS/UFKYwPPMFmI+/ckDzgwJ09Lw0q8eg6LLGTFIT9pgdR0aNz8BpZDYyMn/xZ8yLtx
+BQTWx6kJdX79554vcr+2wHSz4/NjQbdum4foSqVagrfLV9IJQILy7AdW4Gwf/6Q5bMrNc31osRu
q4EMOZ4DIymFiineMIyI5LeB+KW2SsIE+6VTcZo6TN/CHx/wgM3E4KjR5yvXE8/+fKypjoXXdPc3
Nsksbfe/DsU476igSZ7BMB6o/1bVeykvqcRxcIu1tf3tGRg3S7jRm4XTsszQYKEQsyMS3iSWRYZ4
S+5Wxf2tTq8v2C8an23Az8hB8vZTfso1ULrp/0L4EYdf4586KOieMdxkBDwPhbbKvIC4R49jTwY7
TgT3uYyReeoNrIvUXq9DUX+0nZGuBoudSpPahP5FaOxpElGW7M65H5SoLfh+933TxDN6lolnJckr
dxl3oTm7AZveOaPEOgfuK5RWJgKyPYF9PsNa881Cmn5EV+FWpOaH7wYqWActn3NHyYypcJqmc7QK
2Hr43GoNZ/2Ya2k4qt2rIUWfu4j5hu6LZMFfMfgl12Ju6Z860WSM17NVROz+3WpqbNDtTSrrsPSl
TSkNZxNCTySEsHG/SWj//o8PWAAQIqJh+CvAtiEvxDcz4LDstznCB5wMLTLJ4oxBYjp0P30wgs7u
sXxiGGgxCf+jTv13U3E1F1KhpOhgQYNo7IwNbqFs5WcMz0e1yb8BI5NXg2vFzMibug7Ar0p19q26
hB+Ej/unZv1x/2alJSnc9YgSqMPTcQ5ef5eIgo37+C9EehWlC61YpVhH4bCDH94Tdi0p+/AigZkE
5kzuUCyHH90/7hB9BLjg5sFrqda1R3gAiIEbvhY7Uo2QU+BtCAMiPWGJXsESgiVdB0LYafYq3n2k
98uyNVe0U3S1Ks65FmCIkaGrwm9r0VVH40p8JeWaCNO67Sz5A8dYEmuYiM+lOvy50EwWrHRbn5Nt
7/8XrP3ey1b30ZAZo3VA3wWnn/B88SS3CpjI4+7d7188iP5nc6/EcUdnNUcqltj3RSdGuZ0HCLyn
qN2mSEoInE7iaI2LU7Iijh35ZSglb/clQhWM9oojVLU45WAy8yLuodATWJUJcc4jn378CTeoeJsE
/gaukvtmMYVT/QbSJAPo8hQ6NTV7Q1qqpqbkLg3makPWBkAJF/oyzHyoQN7uUG+imauzw5lxh+DA
O38ru5WWDL0V583nHIFcZkxJiGBEAz4U2S8Mu2HogFEfNynKVCRDW4rW3aIzjfJMv6n5V9AxX5kF
9u1emuA7NR4lda3srd786hps0Qx8j06qatldgTVKPxBNt+D4x9H7HRBcubd76juNGRxRd5v8xpqg
Q7LKpsHw+ie78TWyIg6O61d5oe3bzm2lY1Uo4ICNuuhFoZJWZbB3GJhQO6x4Yk6lulTkQ1J8olRo
VQgl3GzuEZ5EGCq8kvSYTndbvgTGUKXpArDd/I5mVsUKv1JQ++q8aRvp5Z+gZ5IlCwJk+XSO0DxO
5J9zHa0/rANofQo3njomPpfINW1eKYia9WT8cKqdVgesQ0TvZ8ql07XrmOuBO8Suv+apK/yCARHX
Y2yeg0vXe5H0gh13M043QUKbNfyzN4NcsHTaEytaTondgmV6E1j6AV4B+tveA5vAXPN09ZUT/dcc
hLKD6f3oIfVXqK5Zl3Viui3U3/q9VJbJ7RvmQe4g8bjleL81SSYWPoEy5OAkljiPfpmvIC4gnIP3
Qa2s6aOc/sZK6i6k/RUOizqpfynCM6pER80UBhufVOfS3NG/okDcTH4exzA6qLWpf9zu2vVJ6m6x
tB5oj0NvU1QOVuselTXjJdxooUPfUgaJ9aCLSHM7ogQURzg6s1VyrWeW40PGDmHvW3PwFuHXbNXW
o0S5X2MHKaL4CEMYtl5AIwkYZNiNGpxljJp1rHj+SM69VDyNxKzF87EtqR2+qpCdl8PF9HC6oGNX
3jTt9ZCXDAqBE1WHkvia7dJKfyHVyOZtasvnLw7C5iLOL8uuK8uzEE6ZCf8+pOYT6gVBfS5qUjwO
Eyfpanu1B7i5118CEDagMcsh8etofZuXid2YTNylOwI+HqO9YcKrR0MkdrsBkDRziGVskSCPc7o6
mOFPJj6aCzQpEMLFYFojQf4UdcirxkZQ7NsVCKowSMQ26pCjuw1vcJaYlFuN5Io8CnUoDrjIvsxe
EsMu+nxt0+g8/aWcoDjyQrPCFM/V9KH0b9a43VmB4TiGq6RS4xxFFw6V5mbVWTxJAndSZzZaYwmO
R/p2K1t4/u7tZJ89sJq/DNAaPYXrsn5eKmTuvyqZUdM4yENZy4ReKNyh0X0JrA3a0i2ebkQdpRW7
me+424nbfHH9ry9rLjd0DY+FW/SdEVpwh3Q6uXGwU9IhXxLWSqh952nbLtAdqNUJ5ojUrsJjBlJR
vavZlt3xlC0wPwpWHI37B9nHuoZF6yemSLyH9m0nAJXBgNo4O2oF8P/GWEieQoadxYlvmIAv1lsz
VVW2xErqExio75LP4VwiVPvLyJ2yPAoRuoksIhFDjJqubFy0ha22kdmKfbxbEeoRCZ9xWA/Nifec
um+hqo1TLKXyjAGaH2hSgJosLIaJnTXYBO4nmorESxoU/PZi0sbPScBlq/DHKgXiJeS3ANBbzgtV
q7BeM+MdubKfRiMgzDgQQLSrjVkQA195vzrHOmid5NqYTuZ5sTS5pjzQYM1yQ1oSw1qur7+WXQ7q
kDjvIGduqJd+FFDfwnMde34L5y9A182KU6JYzE+0haRkXbegVOlIVva2iCweeUx36qGxHMYfe96F
dmms6LmshlxnFVE8nbXkb5zmOjHq2QOxLVfbHDnv6DqOBBrK8/ejVJ2Ww3aGDr1M9YD35sXT1yfC
+43fFJcxirPOc5wiicPWnsvKHkCuNVEvuXqwML+hc7kmqLMXjkigq0Ot99qwzgefZT8tQhyfxh9h
YgA/OtrJa69cVVrCgc4jRi6W+TTQ5uknXG37RR9XUX7CyVxJzul+ScRZjioBJpU5/QNO2WH8pJer
v36igAwa/fMEnHtJUwWEo8nrdeygIJugucQY1I39Brn5mjWqtyQoVvK9ToWWWkQkrwK9A9aGHXge
5o4aQYxdZF2Z0CU5cp0I+pJT/vsqHVPam9USMx6vHnCadC05mirqI9G+wvHdkWiuvrwWmpB1EZPF
4prnDdaFRhGk0hoizckrWyznKid43UfzXbSYtjnZgBS03RBYfXezxpNFYsTgn897MeAj2tskDfNJ
UwB/TLMuuUb++H5vvPZg4FkvAnH8Pkvo0E9rMl+7VaLSNvpr54ZfiGn/o+g8C9Nxm8KdE/HHm2aJ
IpA30s8aHsasAVkd5L6IVBuCA2L62VXHyYxjqNUaleFjry10zfZgijfFecNxQ7vVH3zc+dhCRcaY
0hEaq1nQIMO+k5Bb3RVzn2RPVTQJW5G7Q7/Kh0vICF2FgMw3B9bIffuHZcZyPyzAtqe7ZQIBLdNG
K8thaBiympEKU2oCDa/EtbVaEz6/jMi7upyjzjndZOJ4vFqyZ/Nvb+kAKrqHVvK/8K5mlSAthMxU
FQBVaBrHQNeTVGKpzI0OQuvM6HiUeD8aLH1gq7nQzXbjZEFrB+V0w9IEjub1ZcB9UcLgvvZZ2H9F
RfnKvTh14Piq4AequZN1XqbiitFymmIAJJZdSco3ZXMj/hKG8RCA74ld8fK6T628ssmI5R63rxKF
OxNMv3PEjk6w+vsVG08kOo9FwP+3NyNlHfBZg54XvgfIu+U/KKoVn3WcxuPEjR1Zm7DbxSmViwA8
RLtLd0qDHpEyqprcxP36fXTzeChP2Zf51ILG07nJ2WHwQ7F3eogYIv7XikcgA/043rXcGRJMRgIv
CgWrvjGmNFqeA8oYE3CDR3GsJXkFARPBVXmjdHauQeyooaYyuOR+Oz9AbIXSaMStMcrBOe5W8hXV
kyM+7eE9SlknUKjec5OG8sjdc1haeN+95IkXVZEBlSuTZLdFDuhQfca5yCVNjyBOtCW663RzcdmI
KewmL77K1VL6GSBafxcaxk2FgC0IkPvNCkCOcMjMlaj2ZaIsddg5fGRSvKqVikC6Vj7f8jiYk/Gd
7p8DwI+SnE1wlj62xI1SHYlGynaux0wHGaGzyK2HjNQDoSltpLKcQBv3B/dOghnSRCSWFPhN+RDD
xguiBwZmTqPP32ZMP1qJDKlPSxvYcr9pVZK1DmIxIEvkDlUlzE9AyQ4Ngo8d7R4qTsI8f6gFMwiT
duICtzF/0xmeEvJV8uPiqQkeh8xJ8bkxHL3wPUCelIu3lFzaWHOKQdLUWx0dcTptkhUmXBAW6LNZ
rcCdWM4nPsceoOmYctudHRuhWHHQjYSJ39Ei4ppLFBYnlgA+Q6AZaNu76/tq2JHzJGHB97scErXH
qMTYCnjH9iQt6FkPkoADWrr2ze4UI1/5GgVXs/i3GOuRH/pGv5+WDDDoLOd+vVXbEuWtSjPq2uf2
LVrS8aXSrKuDNR3eLFIe0o3/WNxa5Rt/5+y3+G18PXv6zj5a6JNUJgA1oKROc3r7eaCoq1YzzPk6
RjEw7ZWbwVrVIZIp0Jdg1SoueQvVS96vH2DtCq1WioPk/kFw9W9qWFNcIx+dwjTn1mqA2tna52s3
4iKg41qOmOJVoP0IH2SZfKCz6EWNbnTCTYj/czZVd8F5oKMS/Ev/HSBO44M/TwDD4S79kj0xUbuu
oIGA9OhnfASJ8umgyQ+cXuQRYlMNZdTTR/YXav/PImNKCJrj0Hdqd/q3Q0j9UT7trjKQzFRpPpyl
xjESjXLUAe5GgVIIyBRBNV2QECq0HF/w6PhpV0a1YuK4/v2wJVZVCceHhHsKroIRn5Yfey8J8A9g
0RpyC2YHdgxaJvKjDeD819jQC7BICitpm/GXyDbbNuUAF2phlfAAd3FclpD1oih1mKORewaStEju
XqrLSRx40uTGd3ylId3Bgo4SP3UlMBpyVH+VPaOdfneFof3VQYkEhS7R7SKVclA2wqX2jCju4rEi
rbVKtxJ5DV8eJ8x8ZRqXNI0PKmE8vdsiHritVMH0G8jrtDjgItYdw+o8+i7CcHWHP7WKiDfkWLSq
OC8B7kWGDm1eTSzJesZieSZPMvrS3eVjIeZl3Ta8m5LDFA30mtuISEKw0CEcMuGXpAn417EOlOYc
iZVlT/rgB2pPK+VL4Musam7D+iRtD2bsF01xUA1x9PzbnNkpSv+SlE//HXDhmyPGnjfJx7HKuDDJ
VRw/ArRB4wirmid4DSX3JNkhzHrFDr455p9PzC+ivR47DNW1paJxxjO9Q1m5uSdP7rW4IrOBoCdP
wUN3529VfVxiHRcPhZ3jSNEras5DLVV5wk5Zp6iNuEoAU9l9aBLnpJkiphoybNFVtEpenpKDxIOC
wy8xd+yfqeukEmJD6Pfu5xavfpBWcewS/cTOQVqTbTlmX10TUsSPIIz8YEq4sbIW4Hh0vsrSVmRm
4CvvRZ0AWOSR81CvhrcB+/IYB6vH6yRRnoDrHnQiTqCXbF+MYHs8admtpVTqYJKYh+1gThsNe4gG
/se2S8jVSET6h5Q3s6fqqhQ3Rf2dDuH/ZxSjLySyyAZvwiDIQlQz4lfbVO77y5vjCTxgpvPMeD+y
/hTDmxdVeaJqWOZh/8u2bDGq+hQVwB4Zn2jtK3cba8hKWo2Q+4PKUK7W1ugRz+5KmTWEkU2YmYy5
WeOI3YZr5a90FedGeTzc3pGLOIOH8kwMGg0/8rKGDUOVhLRl7JCSmPsRWEOXH1dUV5wlbObV0Nmn
tP70rQIKv9rDzSJAPrkrVUG4SaglgvRAuYsbLyTIdNN+CDRSAwTF4+lJFd+I93asjIYOZU4eIYs2
OOifQCVY1abnX6ydcrzXISAsVIrotiOwpCqjXkCjtLxOwB61zgtlkPm6mFlH9/5VFC13uB1bg455
dy5eSR8j5kai+y8928G/UTCn8FHJsn/IEKMexhfWa+mjdRHI6hSdWAlyrZwivTSphXwRoUWWmSkg
gDrCJWHefNUtq2bcih858cr7YTH8F6Y61S8jqzsaipC4NQsBd98OQicyYnRQz22/Ukaz/yYksw+R
bZBuFML7X/cwPr94d8c76xpq7zwEnkYIyo/Y2+PmarAufLTVIL7npurMCqQTD0+8OyiXFL//agEA
Qz97Wmm+KvW4GAzC8Ldq7fdrrpHyTpneMwEmSIASy1gyiilSlCeo91gDjpBaD95oAhmxJzaV7LKQ
gdbh3EuMNtBasC+DwUsYBjDEIdmYipLFQH93hHR1Co3Uyrs01BZIeyYQxqkxh5d+HrDAJUdqTGL8
htRACiblivuJn+olZhmm2gAL8qAHNS3wPnc8zfwuStRN48oibUkfmNSNXAuj1AIjAR6KzW80SJnd
nJCqO6xM2zSGNRoPpFuAAmq71D2TlUIWyom2LmGQv0yuovCYsW8Z5f09R7dfXhrGD+1Go0HwH1q5
CHI2+VvF4ktvPPh8UfHBYa4K952aUtObKePsfd9KRC51tvnvFNrZhXvuR3/ZtTVSGrHsm/hvzUvR
nxm5OAWW5cZbb24OcVb60QnpVFBKQ7rq8QL53+u/YcfoyINZ8r1iQVVkIrWrvR3vkH975ZuopP/x
r5ZRSGirvI9YkH6JTPFMnxKVRBXlcoXQskdsrtzQL1ASh9aMzVAAKgXfA5Zn0DyleZcgLmoWWvI6
ZpPcgtQjzEZVWHxiadyukPeZJwbMJQZztqzdJr/a52jYbdk7cVCZ7/a/XnusCBFpG4kvqBAryVRG
cMqY/pjhMIm9nZ6dcix9EHjUamkSr4ScC3TsIqls9r/Rdkg8aO6vO6tva5OTYjr1999DqzNMA0EQ
TXbae5ohed5NMPHvi7+1CEHq/TUVX+6yK6z1jt6w+LiDJyVYyFRd2nEucfC7wg6NMZFkJMHxT3Gv
nIQ3imoZ8I2w2JMJ34/Qk3bWHVdiw3XbZ/yvFeregOtwTGYubw5UeQA/h9WeZil8nOo1lWBTTAaV
JSUOak1Q3svEQaOCJhjLcsNhgOcW1QT9bgYdXhA9OVG5hD1ZePdcH+IubYg9pz9OSdI+Wo6/U8k9
mTIO6t61UI3nogtiPLScp0QiecuXSr9QzO6tdMHXQN19GzEuLMvhs16U1Vqn5RSGeYKD9BuLV0/t
py83O+ef1JcAB6HavRXEdyGGr00vwmNNTZ7e6NT1aGbuVIJG+4FPI7WGk1WtObqSCrfD4KeEIRJm
oJqXYujtefVQIs6mUm/ZlBh1x6XPCp8eCMHekogOhUKeLFhDtBBzgT/hj6kSMwNhJz9O+WeBCfoj
OrOqcBGA1CG5r/iDxMHkK3bH3VexMdWvuuBpEoOdvT/fe+siZ6+EPn38wemDV/JBZT7/zeRPVZ7J
sjv14uQZps3r+SEvZy8hiQn+X4YJniApq9ZLlze3YoPScSQnAdqg7HzdTOfTQlvVb25vF+hV9Zhu
BCJNA1L2ITYKG+cSSD5xGFmF5/CTFa+6pgJlvJVrbAhZtufXbXs6YEXZQH59xk14mYhEqUy2P2ZA
jjVq62WenMIwdl1aDp+8Lh8LzIvx/cqBXBjIY8iTpIP/dqCMrGWcGmjo6GnJk+VWkiqjhZN2eLym
ubsglpfRA+RWWj/+e5XlnO/+d6OlaHJG6MGICvVVFoqFqCkK3ci1ryuvDCXYow7OL6ZoyBRnO14y
cXqDCHWY4mtduNGygLvCMg1T75fxWocUrc7spa5VhzMV/qqGjqKHsD8P3ezZiBsEAle4IQlu3uhG
BDCNHNsHhWr+E9qWCnoe/rh0k++DpPxugoa4uyyXUzB2qMbGxCFxig4PZcOwaQwCknhELTwxM88x
tUchBOrv4blLMJFEcMrxb2KlDS0EwMRuC/8AN6Z5Z1oxoiN7qyRqPkp2RYyVvMbyddbDdpI3HRak
LLxHNDgS6OISrx7DM1HmMu0htR9h/WZ1lmA3vgFD+UN66WbtHR88GEu+aA0pab/muDxXY/8yKvHU
156tPxZDsz8i+HJG1qioHXgIHvRX2fdmUqZFHwokEKFwvVnOtCCXxGeuQhnyg5PW5G4N4krWildG
guFkurtoB/GNypzbZhBe0JbOYpzUFrGT2hr4nzPoPivNh2wE2vTf0kVx2Mb8jZroYfye0FbiuONX
nDmuUFvFOWsAJtvY5UWJ7TrNPRwLjyqw80JO73jj/cZ4iEB6D4NvrAXFCu6aZLJTBEDfWy3sCw3W
uMCWRiazvu89dnOfze6sGxLgiE9r3w4+a94TGVqqTOXzA26R2cVQBBIP1cGcY8+FxVPwC+qeNAaY
nHoz4xKa8BXVIC6aQObAHvJFbcpFIEBaHtr5LmHQmcgYhv3f+F7+rJU6IaUSbnbzE1pf4MIJnDxI
tPsPVo+3vkJkhblD/QsbsZEIxKGPoOuApFXhOzWkw6vBqdUu/FZvragastv00Ia76dbveSxwG0qd
Q9e21quPZxVpVADHJrx48+Arc7yWVW+yOOr7Cf8vSga1fnFZlyB1lIvYp+XWWO4vJv+tEWLeTcSW
NCmbAUXiTgGsyqjwllQ/bZzCfPrQmrx4MfZWB4SSSqEOtV/+gAMQTWhp59E/Q/mhY3aA6B/3bOkg
pP1JPberAGkTU1zVy2OGAeFJAfhFIiYiKEJhiDHzk1KuYi2AYDbYU8ya1I6rZhUjHzpX3MxnELQN
nvcK+keVxkU52kI7Akk6rd/UW9xOzo1YAmB8mnSfxM0/ZUJSHPLuOCAexTS3MRsq4o+TaDTejn9B
ajH717/3uGv3VCArgrAoAQyAIB2dmCFZCPoiNQgGo/AfmmgeMZh1M/TvyyumappevkLGynHBfR4Q
4fR22b5GI4USHzS2cP9c9Yhb3d37ea0FsYu4SqiAewq+8HS3OZx/m/gkdm5hxQCRMhGQPBFBOHR4
SENd51rlZq76hqlu4cJC73718UcXBc8vh5td+VYzR9jgfsWypUgqlAw7B2NSCUmJIUkDVA1vb+/9
x/I4tW2KVnBHUbO+kDCg1CyoNYB34rV/91yNKiphGZsRBEsEPjn+f1X7DyWdeTn8VRa9fEh7PTWQ
/OfuycJWGztONfrjiWyga2kKWT0rodTqLGA5StS9/pxFrpmxgYHB85B4ZSOuUp67QqOoRp2x/XBg
X6hFhJbh4LM/5AcIX0n5J0aGtCawwBBW6JvFipOHVYmwxl8g1zbfoR325+L6qawG8Acg+9pNDp7i
tymQYOqkZlAKcR3nFcU3mXQd590weA4IPjJaqqx/micyWDkAx6sfpYGET1lZfM7KnJgDsOURQFzO
178c2+fPwPuxjfyzvwgM7Wndic5pC+Uva29uHbrjMlPicecks+ET9Ul7SgD+gv8lcdm3tfIcDYVY
d7JLx1QtzP3IiRFszawjN5YG58BH+V9gU9zYpYTDvpOadT6ZZ363bm1Aut6uw7EiDUuHpGaEa8Wd
jP9wT2alDgDcHxR7ANdVDINSS+GCsr8OhA2U+poS2/LuaO4GIQIF6fK/ZxiExJgDqPHakwselfOM
ZMTeu4eqhqSQMVFGS8WBCu+X56Am0didxxS+Khu7q5iy5KdhyKqh/bfHsGjE+SJMuo/Uc+48O9Zr
6slLpzLGgsqM/Me2hJ3YWLV33bynQDWU45DmEiQzPNAAuB+93cgNPsMJUVdtEpWgt2xZ92H9H97J
y/y8L/gs6sjUS+95y3Uyg/smbDo1FS0EKfhJi++NxpdIhMvcJXuVMlD1uBgLBmCRcqSJfMKFeF2a
YVKLCTCykooe/Ww7/rVG4f3euKmV52m7MFG4Y7YYuSRn9ifALtDRw2R6IKIvpbKowlSVKaByJTZI
eBHBNKvPn71qumoSO+P/BmYsU8qvV970lDFZYbBOajiTKonMsC0VYs7CD+JaGk1DFAYq4fRd5KQv
XURv6vybrvsi5ZF6XC7b1yHUpFJajF1eD7oa1uhovA95yjS6wplj+gjFlnxX4wpQziokFsDDSqJh
7TBTQy+Q4nRS5M8X19KUIDoa6f+5bjQ+e/JAQFLYW3gDRA28Q7My/uxib+te/DyVY4OarjX6qMXT
NM6EQ2f33sIZNcyfH2hckQ9/IYtXD81AQsWLMXUJfYzz64hlWahnFkjKHADRC5dFGnL8iCzrJ1qd
h9hUxDnbpUB0CdBH3LFVejwEq730YhJCkQJwbTcHq9DLZZu6fQiJ5mWv1KxjtamHDiVCyoLY77bc
LJDFxosiXMJWQM7saAL2gM5NG28p3JCEEgzYrDwVby9gFGmMhejFUXg/GqmP1VX7yHic02YD/DjC
EnfO80lPKg26/++7bL7VJSJs8XtvpTqgraYRa1oKWsNLb/s3fjBI9A3MyUkszeoKRBGTVtApHMME
sO9VbcnVFkFC40VxV1ZxMOwIUWbF3zBcVcK9vguuL7J5tJ1YNQuT9TKOCcgJrDNZNnVg8TgPm+lX
s95ZpebkxrIpmWTjNnQhjjaFdiDBGL2tzQiduOss9T97JEbBmn75qLIiWyb5nbHqh5SQ+Np9Es6l
HbXVEkl+pFeN7NjXW5Xk9DdXtQqzITlTgxE5CgIfjJ51DJrdEXi/cGGaE4M/qRmk5Vvj1p8/AtHO
VFI578vhKWjXi5t0dYzWl++T4WxSBQFaADci3W/xEByk91co6Rg6pFK2VXxnr88OMqPLGIyXkJjR
nC4Ll10BjHLSli7ry0tyMwqMDKJ2SESrzuyaYWR4c4jcNggYkfzDhNNH2uO18ab/xKIUfsKgwIrr
EabygjjFR8cckggRJJhkUGKhVNHVgjdQvIxHY1Zwe+a3tGLpKzPLQBR9iGwIIdft4lj96jJ1v6Eh
DURnh8x/6DGBpvx6f4wiYwy5QtjFyYaTcSIBhiBBZO0M04cP3XP8Iwkt9srKLUGDKmosk8IRmm89
2zOBFK1Ar07qR1x1k+p0qPZnViRm+u6XFIFKd+PerhJnLPqlXfTl8iKPzwZs6S6ZeL0y+/p3VwNz
bEdRo8GEljcuiFKTnLi857u+Axwu6K6bY4HLjfsbCfqk//ujw84lt4ex9TVqksUMaV00GguVhLs+
1VL3axfzTFGdbZKVFL/8Efj/RjkfqLVd8cg/+GG//En1rr03FbmcYt4fEgHoPiXttEvenA9u3GVr
Oj+hiWhVT0+V0OgfnzzwZGwXiBiCjjIxIqOr6D5Y3muk6Unw8peFA6YTcHIdFJT+KCmZYx7pCfRB
37SYWfqFcEHZciijSJwPh6WhYtDH1ejiPV0tDf0Rw1opGrQRAOEqQ9jSNB9ocBcku7pZNoU3MfQK
lCdFitfzv3nw7BwBTQF12Cuw5IuHxyfYEzkD2ISbynu387GkbGZFEqNldCiUCRebU0Im7Ojm9QD8
5ZMpvPM8IsFftTTcXJ8IX0/NY+wRb2sPVbr4lZw1Mr/YvfkWOPLTwCzNq8lwsoOf/m+AkIDKpbxx
f+dOfyiaqeX6IJKaZHhEJFNTcnHhXu/EWXY4KonSGt4QWY07aR9yak5xlqsYE0yR3tCUgYMJnnli
jNZ6QFe1Jc0iW9az9y8e37o2CuyuEgARLtdfkqv1Z8vLc3E9dLeofTIbsONRUG2XHk3te43T1WoA
ieSIG2ImBg7zn8cgkV3uRJF24Q5PdKk5LLrhYCb0jptv+0GvZbJq75u3y/dmZjxiEAJuTOOCXe0b
pvy5/ovW9GwbbqiOBJ6+zNKXDHTP6mwBZ9n8vPJ5SgWiS3YVL6UcztBjHK/+VW7qta1izhsF/CbX
uEgf19s3yBySejCpJW9s7AhIcM87X6sGuIvPWCIhtdDoXPtETalaAvb33nTH0JhYtSmh0AWDr3An
uqBV9+0ILwWPCm0ajvTEGwvUD+1GXq/Ka7n8u6/xnqqvyRUNyQG6hhhV3+q6+VVQlp9Og3XLBX39
3WIjZw6sPHowpsb1Z77637DQ/Q7Q3DFRuivtyS9+sYmQKeyXKsD2EMf/lvzwNvblGkGOuc42IOtU
jlRYz8higCo9CxIBBITv1oE+Iboe43wQV6zzpmjBmJrC4F8VSGRZnv50nInVqI+95CrxzbdU5oH0
fPSY5TTsb9Gg15fNTTvEcHDEyahOc+lx3fR+dFrviPYdugOPqvEyVVqU5zpi2mf47ALXNufjJZwX
qCAE82Gn5ly6hQjK0irxy5G7Tm5DQAI1GgEamLapbI4CMBLp2r8V2zQeSO/UHOFAz5lPocbxOuYJ
osMR/BCt5/yZlj+J0KbX7bh3JeohY6FAg9UqZR/5AC3/ITDc6cqpRsBMc9/wL3Mclu0Qo7HJadVD
crFwDkmzVfTHqTgzDtyuUUfvFq+lPRatWANd18Z+/59+9AXsHHF47m9dEbmnNDLlse3tpCNqvyfj
YdA9QgmxXISfl8SbkxfTjTMzDlUEAiGxQUr93as8af7Lj7Si2KghBJajFE6KCbY2EbAG4TqesJci
HOUCIFLAxDwfxlh1DumCMcpUXh5d7B1eAkukvT4HbP9gU3U+uXTwuxL3iaeCOwP+OraEEmaQyt2v
/iwP2sB+xIsi1/xq0SZ1BOqj75NVa9MYrE6BxJyb98C4bX9z+8pa219DfxblZx42VDDbw5ybHSCF
uuw/EtmcZfkkNf0gQDdWyuAjnbOTtTfNWCOpYhdRV8OrVvZB+4jVYhvvlP+zDBs1X7dYHYFKoiJz
4aICUrHI1d0OhleqDXkxQJSUPk6V+YDwCRWNJVyUYxvA3yh6T00YeYHNy8aVl386QQlqyPcJqsiq
2mGdOE3jzuUoQh33HqqccGclukBFCsP8jQcaTV1U8Jaf8ZtGPM7Y+hJpVDbUJtEWqfreP/HiNGEE
szKCIOlKprCxC5uIxXAk1hx/uJ1sHalJeAp7Oqsjfwdy+TPUEAIVAsWdpkIxXGYstErxswMboE9y
TgfM6/QlDGJpf1Fhrzn2PH9LjqQw6dbHRxNythfErx2Nlzyc3THF056+hSzmqoHoyrLAGI6d7NXT
oFwLyExERJ/ZU+9vuIK+caVoCRwHpbYYaX8+cHudul7aA1nh9GfNqw/SVUdvDvAH910+w/PQc/BI
HCAq5iw7GlNWBidTuIU2M6MT5Fs0eBOsbj1waIyxfDguw9IyPyzKUI//5D3yg4uw5WMfXoeSm1I9
MsP7TVoIimv11/1178KT57ZTcVs8sgHliqn2mEKWE+6dKUiVHAyTmtR0gUbGEtN4XQe0odAJJ4Dl
ywWqgCzlJkz0kMyiH2440k/bUWRV/khnwTSRmectOzQub6K2HXlT0Og1x1Njxg2kqZcfq2RdD9kR
BsSrVtpKHY5wzPiBeh8MaomukCbqZFSw9eKOBsNc3F2hgzb2m8ow+nim3hP9Tw1UwySWNj+dzio0
0DDLVDqQt7LHZ7Fa/glLe6U0Vmt/6muO6LFT5o5S1KENsy9xF7X4dPp2f6UtTPMIODC/d2oL6ZXl
2MBz+2udCtv9FHCfjY5Fgia18e4AlgL10aFIxfjeNWRt4easDsBRn2k3ItR3apws4FlWAGcIEB6g
fIZTDHdSiQnnzlwBgf2R3LEGNfY23bwhR8WBNYmneyCowkr0iLX5OVuCZPNHcYmlyBmbVRU1PCLL
d39NCM5Hphd+Uck1odo52dIUBNe/qhBD4+hBeom+RdEurw707Cw+TAZr49laOCjMDUVRjiHU0iRL
xfAB/8T0R2bGblhK2e4CFbpNGZYcgWhi2q/rQSzR5f5OH8R0iv+TANN5WIIejbhqf2oGI4sEk1C/
NAYBvbZA2qDKGqrWqiJ0arv3N4saE9yS2AzGJfrMG8N+LDMoxDt4vXq91LYdD+TIOA4Pr9btWn0q
wXxUQQ+W71A61Cny8HVKRPWEKCHFolGX1iX4weJh2kIQ2jLZlr1dH500Ko6D5dSERhoTXW3eW1OX
nZQYVeH04vi0TR6SgXH/69z3D/JOxSLsgzYbtIfiXifRt8atvr1rxov5orRtp7pZYlumeD9K/Xve
TF59yZKaSrFtRr4ptPbY6Qi8zEgOMBoCIFycaan0mZ8sZGGgcNj9jTP0z1Iau2pYxgeNOpOEom6O
x6wmjN6fBqchwUnaubI6rFCKGCXhguXTfKKv1cOuwKaEH7PZXU6AOKSmJzC/XF2rqBskye3kgfj5
SGwOb2H7UzQN/U7xfuqJr+79yRZYxXpRDjNQEaTbtbNvK3YnC+Ezebzdwe+WnInA0c48pTk0z0Rl
6+pJykjwCZ2LJUVzfVJUJRtnbMsFQE2s9EIhcMY6GR2qf0CXsBJswyYduK+O/cMPBmK7UjxSKs4x
Kcpi3MKfeHybzeENnd2dcxE1x3s9+BnGTCEVDTrvanIX6OiuidqtgzEaOFKDLImYa8V7j46664Wh
xK98KlzG8Oy/2QEbJEueSIXiZc2+mPphXnSMgiQpuq84RrLuw7grDUmkIfhPkNcowY5WzwPVS62H
502z66Awzg4npZfr+ojJhmEheJ/pOSpBAI+4oTtyPGedpZDPVLi1eAYqV6uEXYPh1cpVJmOr49uz
TcWZBqMLAQM46ZiFFA2dnZbQFFlr8Q5GzFJS0mTMEed8rMdE2eVl/KlPKNb55NhlmPmxHycilIXS
oAtUX7cHMhHuxy9kfzWiTKR3Q5wJMn9f92uC92AuCNVynlsZdR2gDgLaJLkYp7VRIOK+LdpGlC5E
PqLq37yFGfGo3xZ3fB+dUAy4pnYnmtHEGLgsuK2dDrNBGTTKLwt100I2pQzl+WkMOnX14ecr+tQp
gjJUJCV2Jm/qgUIQR/hfTBBRm8aR1ijmInNdC/ATQnWOgxH8/sr/rgfGoLmPHBlfsqaIJaWZUxNu
ucBYJWNWzJC+oH18O7ZPqji863WjKdAule9onCvQZkY/dwgfXXu4tlBJSN0QlVZ7Tvr1BvCCBZGV
TjHosPhY6Rrxpwbe3gtp4bW4z4ECqaVVEOIfnsOlivu2jrJ9ofgjA0j8LBwgx1kyhwcQPkC1PID0
6Mp+BldZMYapHw/JZTfakmvEjEV9fYlBFJ2Z+RZGAQvopm4qZLoma3++PQB8xEFSKogaoz3osoK/
EZdZiPXOvGnH6yFlOKysyr53RGiExP6PB5/8XeZELVzrn5rd7QBA6b7Lo8w82xhthzF+HqepqBy/
74yX+p76m3Or6e/9ejlIcApzgttZ/3KGdHpfDbjlbLjktWZOiuzh9GnczzwooX+fjQ9wyhBYFiTH
+5ULAJxRuabAJ42K9A38GLWEQmQ6stJbwG/Y8BS+AqvTJe80p8Kon/eYMU4kO2qkhhXo8ew1fR+y
vBNK5qln0yv+44araLgE+RyYt2UF2geb72a1Mz+GV0YxXIM4dZExg+uAcqeSiIuqVnBH8+c8fOCK
Y+EW2AyPA0iCRbHwssFZh2a3mweR4hMXMbJa9zEG9yv2Am1ZekdZwMcet7sKP2EpyCrIGrhmvosc
7dpIeTieTREpp9ZQrsgCREwPoo32Xft/NkdRX6gbIv2L2oToSr1FV7Ye3yfo48dC7hawNBZpOX2C
TE4JOxhz7zkqPy1eLY8/EJH5JoVDP/8T3B1U21Q9KP3EkM3UzuvE0W7M+R8g0QlltlhSTsH4KUs/
4R4s1FH8cArvnMfe9ztDcg1+CS3Q9DrW3giuJIStAynGnBngsj/kufrvJVGMaVEMj4mTuTs4bEJy
kYEHBQKwR4oNbF/pvqo5SNMbTKS6HQYWGCiKnqi6YgW0hn5AGcYDThWJMoGfZ4YuuC+GUs+DrshT
7h3m91mbOVsfPQwyXsDhIzYDNPeEgyi+/vXAPZu8nMjD3esCfQw09/3Tnry2e2+zU1/P2KXdkrZZ
ydgHksgshTVo9VN+WYatrjwEdTSDPiq3vVMVIJObaFZNNO5nrf8uT2T0c/a8GiUsWeANaB5IzHg9
OAcJiZWC+wvydS/r1zB5dzqFLVeHCwsQMXidW0mhOLI8KoHUk0aqsi3RaKI/MgS6i9yHN06K7WZY
33+MqkCvY1LkWatH+vbnkbjzUDqIdltSQtVUMDTpjeFb5jTySofmBhEZ6EQKKySz+0Cdt/2rO12H
vwEFFJv5VPnl1v4v1CN9pPN3UYN8n8cwrKk7C5S9j1T3kkn70lyiTf6PemGmIDlEaDjh1AopcEeE
MhuDeBEo3Rd9ruCZNIihE4TlOTjHpAvUXze2+d5z9Wj9Dooqt1mKmQsU/qevrmEXs31+PbzewTMJ
/GlmpkBY3UMaKNoos88SQhG58Y5UVpCLj4Rctt/oJjzbDudbZtpkyGhjNUIVAzE2gHt1j0Ngu/di
s5dP+XaJWtF5+Q1ZBA6uDSr0zHqRr8ttoGD2c4UEEwHgfoJMqVsx7uthKCfX9TfoD1qcdff7eVnq
HRueDG8PMpo9oJJqoL7zEKFlDyHfIU2b9aaA16Cfqw0Q0hSZFkGOEofI883aRDiS2ZQGifTyh+6c
aFaqqIzwIYjpFlVsDShOMMk0TF6yFgRKVHl6KCBbSpaqciQoQzogtQ+tsgP4KUAikwJ+OTKgr8eH
MfhrJfa2239YsVCECGGGQsbivETX1zmTKOY6UDAK9A3rt5JsYVocLBzeM0EclPraL2AFnkzpjLJv
gRUl843H2U/j40A3pHoata2Dgxj40uoYHHY6lILTtk6H1v8pl/+iIlA9ZFYJsnfgWCNovaayUZy/
YRCIWMbhRQFIrTYuhRtd2nd3+RZTzCQQPYoqMHSR42f8rfswfWDOhSAYJKVc/1KyKUWcOj0AJr5v
u7qlZ72W86pk7U88U1dmhEDDotI4Zg7ZtMMmc6n5VBcC7mlLWEakx2qfkWdJECaLFyoAtxfzdWoD
ebhXNnbHYkCglJXTZ+qw8aCd4nYx5rirSuiWb1YmJkv0FO/ZjGUMjFAAsi9605qjYIUIiYJZF13/
gDMxcfuIxVJrXKHCokG40apHuEZTblg5mj7UslSN+Kuac+7Ioz1GGEOBleHQuQ38bzUDTQv/+uX0
/WjtWX4ba3OjcIpUsQ6xYwnHcRVMwImQVqmN09V0XZaSU9VYxZz/7rQiyoE/OxiPZi98y/5SHDdq
/5gD7V9ViURLzl5wP3fLuKx6Mn4KeV/Lju2f0xKD5ud5hu6V81qkH2EJgo5Mq026GDPo0hzzsP8U
wcmOdL5sEhZeok3bR4SKiNsA5qBFRNr1haGQw0Yxriv10J5xfsJSXj2yN40P9j83/PZuBLTopyKq
+F0BLeuK/pixxnCek46mVjsGQG2lQCxUtu3f1nEUUgqiDyo4zsTq4Vuc24cm04Gqwis0VvfP/Aj2
oB9xyiksww3c0beb2d77FXSbqHkmyScNx4azxsvYWq8Q9/tnrq+vaNvgGV6AwfsXGh8SJynF2nI3
BYj31ZDPVUkYaj0bYKu4JokqwVOWND35DnJKAAYjBCIArON9lRKzfUl25R6mTIKw09OapxYmlDO/
lQ98KkffXDIVVTB0qBMRKQwMj811HEdcA6mivRkmc9iDGIGc2SXlb4EktH31kV0rkPMRNqHcFoRm
sppdt5Pw7JAnRnOrZBMJADVSo2NrLR6vLmTxbVziWfUfQ809h6z9k3kFgDr9gGT7Y2GVAaOG6Qm+
+J7VbFcqLF86znKmsOSRhxosRTehLDv3Ltehl9eLeGPJk5Jg8zfxgXL9A8ZvzQrnY2mCisqjTo+z
w/3LBCvBqpx8/7q7uqCe7LXBJ3W8MKO6YF2N3N2ebs9f5nOJjfVbA3b1W3a0Tt3cZmrDJIKfZ9WQ
6o+vCWlfmdR48nt1PalFsw5KhvxR78loAGYfT13poFmq4rUTSdhe1QBTXYsApTxv/f4eZHffPWFw
3wWiRjH2akk0qq4Ppu98yS4ydpinL8qb43vbm7nbUUaNPq0waGadsHz1su9P9NMCKmUmKn6eI3rs
MLJBuja7i50CdH9sskDoyn1INVQSamiit5WOlyEhFnVCru/1D6Q7WdNm2CH6SZmuAOuc4Gj8oalG
N+1ZqoCRkeH+kBOfERo8z2OnwaJxx6amF1l6XvPllQ0ImXAnR3B2cdFU8mYwwBjZIYhV4A05f4+i
myqmaQ3ISbLW6T6BuaYkEJPa1e+2+bcZuI8iwR2QL5EURrjQbBevQ6GcKrRNqgEb3fA4sUVkmX07
CT5Wzv+/qHooLTm9sSVaWnP5IaiU8lKPRfz4OKPkQ3A2Nnx7T0ldStmakYEE+ZKEBWqTCBp93ubh
kHfP5a8bRevJ2tj1oOyVMIZEzu08eq1empzPEE8Nygz4VPC9kLrZbDW++Mp78R6jEkkSDRH7wGgn
dMsQoPpUDpmNGUfISuhBAq4/n1dn2+aeqn5ew//JUJaB5n/ftxsnOdWus3NrjLcdRQi8Y6ONfTGU
xrvNccFJpIrSjT1tjy7p7v7oBRlFANWTP4ARo8NHnWn81d9Sf7wCdubESx4Eqt5g/p0lLm8dB1ch
im3fcQ7njmyLlDqvsljoIUnCVYWOsHXX32qoqZsbyFoGFZcQEbTwReQ9mbRlkO6nf9GMGYHpZTli
IJW/Nwx4Z4AXIkbVqAGOA5rjiVUSx3cQ3mDhA91mcoNY21L316l4SoUijcX56z3h5NB8Dh7D12mn
5V4awueeUzu+/I0rnylmAHPwIHdWfbhtYUF1eleZ30Ic3VbNSjyriB+5gRG8QhpPJJQUwC40QLcy
ZslfdArg3xOEwwNoXgupmZSXmMHIiois/0TTQAkkLo9/Y2wlEZhi6aJ73tSVvcEqnfydFWurkcxN
CWic2V+Jpy3MRc0UUJov4m02Nk1OlMtgAMTAlm/SKg3VB377hZgH9DRMlqrNGMhNGQzF/1v41gdJ
s8B7phk9lU0Wf4Q242rnL6xrMHS5oS/rZCbqv4sd+ZBRdjY6DMEQ2anOlHd/+FJZoqLuorrSnlev
kI9zOSaJ3xO7QpQsJV03eqiRyQ22gKlx0WYf5Z1HOd09soYvaPy8CyaQpZ7KhYejB2jiyP7qnHwa
pG7K4+Xy5qKnDimfpnn887OuxxKSBfChT4FBUNw0OpGFcdjMYJW9C83+QJMlXGps74RfkUUzMddp
dczUr/AVP0acvl+ZdCjes3tsOQMFG9xgh1DNpBjaeEin7lDu0F6YIJsJDIVykr8HL8Zoksjvh3h4
cN/x3JxQhDFUCjqp/fBkQDIOl3v1Nhmo1LY8cdIc5KhR4uo4e5iRzNjUaqo0TM3CW1uXtIKWb1gv
3cdtcOXxYM7ob4O5iZ+X2TfmXtPq1gdKDkLeCfvPJPfwTjzNR0ooEmuZ09kinNMr4smQtloll/Nd
yf4Irh8Vw1PkUtQ78/3h7LRYVP9bTmV3XxJ96DQxvEsGARxAW9+b4TLcAF4zjZ3LovJJxGQ0oUqQ
4hrkbB3Pv/KaciQbaJ/6rIX4LInviJJPkkNM4M4umWMwsacthwfrbfjd0b7k5CjFWfYZkCJOMPlW
UssSsp0OVH/uMMyd1BVp/xP/zdFW71ku+BO6N78q5pBUpkurFA/KXy48G5Ztf29ToyHJsNbpD6Pp
sD2md87/Hcc2iS75BMVfo2MfVULAerNwKFyM6t8hR03s4DRkoUg7pqLOrTQ13TqOq1vHJ76Y2jaB
ahGuX9vsGCJ8Pttt42Te5nTdGCezoQooxqnVJeAnosTNvFs70+lATsCZ2zhfLDPZ4O3Cp6CggByL
WVKkXGXiz4MjiSk9npL2v5UVtWOjiKgnkBlKFRzYn4786Gy5tY4OIZ2lKexdPqXzZExs4OutopXm
oNMO//P8iQ8YJnQDlRu9J+h8Fn5/L3zYVtKFrGzpph8NC4k9GwiKP33Sw9Xb94VnbKHIpDsgBDDH
8is/8VHhk7JGS0bhnch7UNynVFEqj+WzAYmJZXtyxeGm1sexwMnRbjgxlqzmCRLvjRGAwWOAuqvv
rZo/zQ0iUCVEfZSCl5udlQ7jGqKsMxHa3Cv/Sf1w2kH8ha0Zx8Mo7GnZREJeOWcbsV+gOhfyyX0A
MNB5CFnGGZ0do8ugTTCkGSBjKcnl990fel0bWvfXdkK+YigSP+CmQJgoC6wH565hVG/QPK8jExwR
V/0MnMw+9ljm6GYxX1VtQ1/si2uM9fLniHcF21RBhv1sBYbX+s4vv8KwRrnC6oSGvi9KiChfuTlE
LIAPn8g1NnvNscAZqIiX980H3H+UO/c0tUW6yu+miV6T7B3nTJbrj+0Vv7MT1QpJa/2uspiF1ICT
qCEwh7NMWbJzZK0Pdur2u53RzR851+CfdLhIUl8wDQDVrK1V8KBWsk28q+W4OHhQmFks6PEEIgK+
ZZH0q+zqsAPsVCAnl//g5BoRw+kHqM3/iOmsEp+8UY6//xz6FhnJ7eFtDjQ619yEPsn1FSQhhmAR
6zSvu/Xo2eV/1tFKqfN65d2GUAuekfPfCPapRGmklwG749Nf1iThj7IVWLaWP1zcyHApt2fW57+N
OcI8y8yiNYn7lbADeiFVCfTmBCADP00Uy1S48/uLFGyeofejpl0xonQAANIJxPM1LxPeOrperY1D
ZY0Qh5gEklz9qsnxPClYWHpou6s5eqpYOOBGFs9goxdWAcKVhI3qFSAkHoZGvhmFuHM+K5osa+N3
wIhc3S1P9ZenSEXnmWbbILwF0YeegCGEqfA0vQgn3oLPvN/Ak8bAGwPqh4vydybETVdDLknVb3B8
t42Tpej7VqsaJ1V+r9FiQSyRV9JdJScOf2vQezFJByaFfKO/qYQLMeQgfiBEUJC6nYqjbEFYXWVm
ww9Oa3jK/j+X8bCubGJK0YMp4Q2MMARaRRFp/AB1yc/yaSSJMGNDt39uFUdCAVKYDp5MPD8Vho1U
n7JnGSRmH4+94qicqR6/i+d3rbhFC5v2ZzEtffeU9OhGsU1PKYv/ZrCAKk1hRVuIO3SkyIBw0kqL
oUdH2iKedttFhAIQHO4C74cWcdMM9Ha5QR8Ms21sbmbfSn3/Yu3a9s4mcYC0KI/0FtOrg6emxaMT
EfAKfas1HlB3HfV19oLXC4ZdYBYzSjOs2KV1qfScLrgQ99G/b8Md/bnMMdhINlXzt460CpwmcgVY
Imy4efhs/nCADMTuMCKEsWQnZRbW53JOA85fAvBCBtB2FG8ad+pN6+8jqONWK6dJaDJ+7NwwsQpg
bRyG+Q9nROoY/G1C9RtjuuWsdMvKc+nOzE5CXVV961iJaaun4OznaCUfOQCsS6lGc+D7UZZdAfgl
ELMgSNh2U0WWfnb77epkG2dXoyqfbpeIST8e3tdNbPLjZv7WLe7rV6UZ/+QJzmcaervsl1ysVORV
2tzWDzM65sLH9Sw5PsG1f7FJWfzaz5SXXvmau5DjTEENQwY2YqwNpA5VODVtDNqINwe8gpZii0Zt
Cn9J8Z5rY44hvsz7F6b9MNPCVCYeDRjFCqiguUapNJ/QDBfzkaDhxg0Ei5EaIpAr8HIpWBItQFX5
QEWVfIvv+7DzlcpjgXRdeyxIjKO5LKx1VNxwQAb6MZp28hHM2j7Rr811MsIS899/IMMvAyT1f64x
+miv3EnPUaxxz3tYZUBuhnumVCegBLQG61jnzdCxmWWpDhKGTqOfA6fzUB6X0eZTUrFSApV+wVoz
1hiYeL/QTfIYhLuPWJzJouzIUUIUK6oFmwFFSWr5SQzn3PFWWvQHQux0DDntJgfF2ng7AXuFkB8v
ALx6JujM9IH4/C1yuvx7SzI5gDkziNSs/TKrtLnaCSGRUJpXd1GAfF/OO8EGHp0b3GEO46ZruW8Q
ScJtkpGu3HnnlNcMGTHSxyyXx/13admKwjadJ/RD5GyTyBIeES4tfiNMvb7wov6bfwqgNR98uO9Y
5mzbsqVvFMHkwAVeXn4S4BC6PbMw9XPnD/Q2nW1gqIiVnxKsaR2NCDOqqhxmSluXYS9jKp6PLyBv
Q7uPapjTsgKpgIPrpRvli1vqzDjvMc+8GsPT19qsNitKsdqn6idgN8qqzi0z3KE8K6n9Fr4HkZad
k36+taZhlBVZpmTUcco+Rp3U50nS+9Gxg8ck/c2f3vAwoKdm28D3H4DyKAegisxUT31xuB9IorzR
IrejGGAL39t2hgMhcsi1f7cph7ECqaOtnrEYEILT5IA/x20mn/EZCKXPRQVmuZ24tQjTFenFeFpS
Vcf8VxG/eLPhmetQvkSsO2I6Pj/zvQ37+J2Sg62Uk53s61g9s5GPh/ws1WtoCuMp76xwwVvaeDSS
WsMvyonnCgpkdBdn4aN8m6P8er9pFHVoZ+JFBhMjp3twzR4klO+lWRrJlgNfmW2zP2aD04ncnwwe
SIm8R74fNuKpQ8XgMt6yK/BZUKg+STKhy1MZ7TYQqMD41QjevjphvRM0YZ0Z94USZF7n3UxqsokT
r3Bm7baqoAfL7D+C9X7P/R8oX9aTIlos/7kZY/smJ0HvRiOHW+ad1bBgXFxKDeze0bN41NK3Cpwl
hL7WVE/UYYVtrn2MfGOf48VFtQ5cU7E694kS+kwSt8JcQqtPNUOeoo5rkfEPnDrq8ALE15KawzG6
5AGe1jXH07ZWEEt3PS4WMGLg9slqMx1044G1TABmlhx5jgA0vn8yIQq5LSgp5NO/bNUuPXKND5m3
5mOcvdVUhq0DqWqKY6+UmfMZYYcWGSklOvv4C37a+qoCWE1bgAHkmylsqBcKvUoQUTNdem7oLgGC
3MIEWGECi04XaJyuwX3eOnjFvxY4Vo5ywqdhpYqSOGjQ37H/gzAzALt1MwJfUTG+v2eTYSs1GN1i
Z+I2Qwbg0w4RTg+UsrSmJ2rAfFC7BH+Kfnbx9cWVOoykukroIMHXc+28ylUnKdpJ3SPwT34/CZiM
DSVdXOFUqta5EnEORv/5TX/3R03X2MQE7KKu8+Dl9hLyQBzhy4sTAQAZpAZakKzpNOdBEzxFrMDz
ZWJXjVF/k+1jn9UecXZWeuaPqEp5Jrw+xg6vaij/EvxlgOSHAGvqYW59rfjIWDS8CeeP2LtBYqdI
DdVLjJsaSW/ntpYo69Xxt5prPyoAyN6rOgr7subUREy4bOcsQJ3LUwDNQsYpjVcb5XnxPt/n9/qH
/mNXUjcLaWkAwUXdxfgB4jRnT4JOafxv7p60sE4DUwAEMgPt+6F1uQlf806LRzNTdLqf6xKaCYY8
Bp/uNPj5drdTrzVcmskeHLIAjaMNN44EUt9De7liPIJJ9gIsJUdoxXlkXjRZdAK2bOC9sOzljqco
0PknFObz/L55MhewB60npOcbVvpedrQHc4JM5YHfSwwlqMgKeaK0xAUy4jiUJ7D+hBb9B/vLXQar
vgweFIhDplxDKJj6CFIHgdkqQZo9fCKT9BSYwtuKAmQbOtOu47JHi+uup6HhN2rf8wyOHM4OPUxx
HA9M/cX8nkJz5HwlO1I07zp0z8tAxfdrU1qTZC66ap3DdXVsBTC69yOYsne8FtzzQD9Y8r9SDZ6f
85t44zvsazTHLKTMVzakM72JTxNjZXSBnYu+jRPtBpXDtb4nmFfH2WOA6yxoDm03Jq3NHM3DKfzK
XWmrsKsOLROyEri5QR1+rybF24UYLv03iryUGYkp0veAOS2XupIfa52woevaTTpS38/iJkXMLY4A
52nq2sr15CWvxxhbNZNU0emoapvVUe3bIgwHnQpTRVshomvD4yXTj/5AEYI9B5Y1x90F3z7sEbCj
xLEARh1yFeuZqTX/QjzcaC92wk7FMwP6/7binKkS1ZLmznwW2DJgvlsESmtQgggnLYV9Vqp524B/
wZ0BP8ysYFtN6QnYollL9sIm4LfczQhotkJPgPqv+CM58+MYh/WWZR+ngnhe5/FgwHn2m8vHkmxh
58mzcogY8ntI83eQGZ+4wIH6JI5UK4u8gSgddc1ATaWXHHaiMNaOnKAJL3wgDOQpnzLg6SrZG2+5
qTLYQ/5rzjkK15e1VbWMLFeRM6EqjqwWCqk8/2TcrDfDiJBkHrOgbmrfOSmeOrBztd1o+aHv+EOo
HGrKX3nBw0KimF6lkwgTo5sviJe//PmJ70Fef9EPEJfumyTV9jAyFEuXGhF6ngyjFlqK28UoWnlF
GUxWERovanxqvSUnoKbykfgyALM9SdxitswkVbSOyZZQWoUINbZPlKSvNlZzVEl7saq/LuAWixdT
7Es0RVB04fESopWLejYg5/itZiN1FlkrsWA5qoTCFqfjHl3x8c9Aw83hKaGYnlxlNeyj8RLKBq5K
9Ohj+4RuZcBgpP3NmTUUOyvdv87YHT1wZ4q+AOI1E9Am0B39NDZm0jISPLZnevi32qhMUyajbwbV
AMmAbp9MMOAGC6eBN5PD7mQtNy/GX7Sf9BGX1lGHXUCYiM1UIF5C4LP8LVs3SYfpEmyvL5lgXGoe
7b72AFea+0lVzjUPOMBScjomDElmZSg6kwvNuz40dfUSeq6dWxwbZ1+TbONDg4SO1UlKtxFqXLN8
Tl86OTk/40jw0rBkTBYwCvh9px7n9xbVkAM6I1ABRRHEaxS4FKh2t2IIY/uQrB30EiYsBeqyVOZB
pxYrv5gBmiZQuHNWZ8fN3k35zDoJgUxF9rhTMfiH2Xwmwtge63GVnoMSDYHpHV02dkWcXl0sGEhO
biU1XvepovqVlov++olQgZSbW2WviUqIbC9q9yt0l08AgxgurFuAOcMQ5vR2mwLp1vIUuDzpIiSb
MYBjaYny8dKJYK1yeLAxzyOi1pASHHAEhg309vFSKgEgdNy7RPciOhhudhsF1LWEznX+wOiVvxS/
YtghUqLEitPxB8COJC/TUDOho4O+gHeqVPlCe/eijM7i4/ueMbA7UEiw0P98oHOGlW08CgappW0V
b8qM4ZG3oK6w37fHLB928eECNbB5B9awpTH3UTKj+B9irXJnLATQCj4vfsx0sOaCYRkqGQaA45wv
JZ8lbKWKnMzqW5Z31xH9hIYeOLrDro8Ule3xZT4vDginUmRFqrqvV9XZd7tv1+GUcA/7qM02jAvu
+HGA985gKteb1WMsAyKuwa6Ii8b1QrsuzO7LMeJZFipFR4QL2fYtRN0YJMK5ZPFeTmrmsXdb3qEX
CIx/4iDWG+o3jgEyeEm+3q1jFMkywRT5CPXmkSZfZF5NYx8nBfp6q41jIeaUE35uO6ezLGMy94JY
7ALogIOidwOXCHN/GSSf0xIFN+PvVdU9d63UcoshEdSTyVqTYZ4iEjlhbyQy5jvO3A/6LxbsKq93
2knpgtAYXGWUCZItdoCiT2txcWnU4jaabTckormFA1V/HTAcNKGB/Biz9kGZ254kesFriLJ+CZnX
2L7IDIx98EWWUMYZsLJvzFe4IbjdmF2Yi0Z3uDSyrmarLj8BW4ZjLp88BHZDtN6MHIpOTJi+uDYZ
ghEz4TBSOfhZPSvuW33W3LRccEOqP546pNKyecfA517X2t3UF2kHKrogaFXPyy0O5kWWryErz15R
vUO6zkM4pot689CWMT0sNPT1U0FV1j7oePXM6JRiXlYKNIjsyi2fWPPkV5x2AGz1oZ+yim3fbzD9
Q+7yMf4LHSpeprrgpY3LfcND2NsbrFzizqLpfKrGybccF/eHyhvsQcpMMIl53/FxNDo/oe1UtRAG
fZjH29roFm5pt50ZzNxZRcf7biPRX37VJJFQtAytpJhJzLfYJU0jgWBbSH6MgwcT9XKkArZWd2MT
sshpvSrUdXzslhtZ527wbtvfR3sNKC65INMjGciJD8K0Z5Ov+haI0pSxX4i3EQD5aVYMKY9It4T5
H156+Qm9m7xoy0u5Ui15BiFxo+WlISiQnsNALIT1Leh6ehk+X5DddQz6dy3xFjcwgySUKY7JlBtq
imqbjIF9Si0RWLs00J99qqMirY+kZOLuVeclvTtllNhxUDlYG7m2xbicaOBDZHp/5pSsrT0lqNX2
Tji8m3nLCkO15mqJfCKX6yl+Mteacq94MMUqaDfiJl77Rv+aaPVwvhvEf8e9kCKxL63RCFUTqW59
bStEqiws6YWzThMTXF3zTHbMw3WqM7bFVqkfSTL8PYLhNJPQDP6jvPVTc7/KQDhbwIxQlRqS0asI
WBWE0BlD7CmzxzyzNeTmL0dpV38q4dAFxlDbW4TU6rcIGOiLWE/N3LoQwvp85ngGerMVebVNRZR7
+v6Le/ALH+2mRCoT2QAlYhZPmQ5AA4elAFCeLXYOiJFMe9rdgd5c9kBW2H3HRgHZgSWHOT1lMAZ/
9yvrVr4YKheLVm0jet/D8Ld7xiIiyxdheN1uOOZ+v8Z9PYN+4NQmBYyd/Ogfxu4IO7bs/oyTp8Ga
rD6E4+RTGstZRINPlh12r7Xjao/3Qky8h87+/VYQitt/KBi30EakKFyb1m0I8o/5Xny55JNh6/Yb
M5rEIF5JV5ANYZVsFIwNEvgw2PllchePBPMmK5CoK4gaAk8H+xbqcTPMQ2Ql6bww+dWR+mVck17r
e7FMRhxi4inDH99urYTuqaspumgdk+/RUnL2tRDzuuauV7EbH/VB20ZPb000Ow31sxw1UlR3ZfWp
otvmNTCsi6J2bJ8kakMiz4g5M6edFVIKuHd1Y/Zjfigqvxmx36H6vkYtKx+RfUpTBGeNcIy/7N/A
vWQI+s9lpAgTGWYFnyNHiuTqwYOof5wsfN+RDzJaBmW/HxV9UGe0qm7tN2qt1UimQtZ67mKZ1uEv
/DKf5mX5SlsS1xyb0wHcAs+PUw86qrRX24D5CzYtFv7XyMEXjQkPZ6xi4NOLInIzPcNim18E9cmx
IEkXyfOdRgUpruQSxRYrqKK6Qny245zbu+nuEvDDnS48nd21cpBPJyfpbMf1cHxULXeX1ey2oksh
PdKQbs1e3PMduL+YuQ3A31M5gx8gOCByJiR2GOpfluW2yRtxvC/arnVtMCh6kP3X8oGD995YjIC3
KnGm8EprqLDHFzjIfvuoBUkRBk1IoDMSOKp8QDEhZC4alp4+ljwsIdFisOrD5v/fTuQOMKMKC5+D
hXEY9pwMtP6P4VQ6rgvDW4EUXJhePpXhS8qSrtiXusyXue/XDYN2CK1tsG2uUbLGmKayuPTUMD/K
K0kocdX14XpLb/ucfPXgGu9sdlrFmf4JWudStewcw32kgM2YFic2yjYOdVHSohMr7zpcGBHF+zT6
RtRWA/ubGpGjFiWgd/PKi4CreqOf3Kg9x3QWhcP91Y/oPoc38giO/WNgVTRNObyCfiDvjTNmZ15d
K6iUG5/bIMTt5kptg6S4z6/F+M769RN8h/qNaRdl51NoSl2+9MOJc3TuIt1f31nJRZWo5KPLr9RB
vBpFrApD4IgbyfYaRuuBk3sYaR5xf3z9WUSYIptA04c9E+Oc3oEZsgtk9kDzps9KzGtJ3hW2EI/w
95+LS/6n7o82K6FAjXF5wPJ79yiE+Vp+DjHy3tmVb1ooRsgTyVdET8c5H+Fjl+MJ1AM0A2TKYolC
G98vLv9cXwX/mCiK7iS3DnM80MYH/InglTO0irKllfBwLQjZOWD202DG103Iv5UBzsg6FlYfNjr8
jC5l+GZK47DObbf5QPdkrFB0tnOUjpwDKqzs0NKVIwhWE9lTKioTKEY9ARWhadf7AZvDCSyDvTbC
uswkvN7w5vXmlJbX2a3bDzYABueoTzDcUt7HzuuWFDS6JYhiDvRoLikapU5MX16OuSXVlFXALHk0
oHob139dZ0pSvaJHI+ybxV+8GxLeMsKsQBryNE1eguPhU5W4Vvcov+Yda6y6VBVI8pqXG7bwyMO2
QJhBsFy9sOvGkK4Y9UKPTGNgxcHK7Y2w7IGKdHe5ws+zzSra8dkTbafMOmJmfQdRDkszfM6ulMWQ
Bu+T1NzcDldkrMyNoPvprciAsEXSHlVN38rBRtNpoLkwYGe0MlkICGX94dHG30ZVLJEu0/noCn/a
Rh/Sgtox1gQsDifSrFt7NZsFHufmqY7sNsoIv48ROrMOyR+10E3S4q87xKAIyeRzvQkZFXfXUQFR
hTVVESTfT07bCWgOI24iGn+lSTPm9hV4/v0LFUmJwghTKmF8WujipsCiDeGP++wxVGGp0jrDPaAV
EyXP1AQIKWhu2cTkt4fq/AoAs9Go9f5hWYIMILFahEh557A/x5lWrtKLI7QmH4RsuQXAa28Odybw
OqK9m9CITyu8doTel7+q1XzWtn5FHBCiNIfQtTc1KH+N8+cJBIDDwj0c+FwHUkiC29p6jY+3meeV
8v/pL9173G378EBI7hU2cFq8zpUPkjwJ5xkmnrExuB1rP9zXdxB4Ar/dpwN45YwYRSHTYnN+kctA
VIiACk+/ke9ntPTEHTDBefq3mny0pGxFAV3UqNuPgTzRZ1EMoax4RI2HpmbYE2U3fgN0jwVauBMn
UJfGqSnLjWl4pg4+JRfiv34ANbvLQ7hwkBedJo3TNhP9Qwo3zB1xuD8crqTxyQkmPkQFNxcTYBdw
aolCm1a6UKy8Khp9YNwYby8pCRq6ROCOpiAaEu6TCYdYMZFXTeD+9XZGjmsCKz+5aMVXdzTAw+m4
1x5UJjDHKDuVJWhra2Sv4TnPd3Eo/bmg90R2ObQMVGVNqdDUlbvwcBoK/V/P+SP9ThTAEA41vzh2
XXi0AhpF1UC8l3CfYYahBYXoOYaBPznt1H4f85Rd0k3o1/Zizlua6cUyiSKrCarkFMC7dqhmzRNR
kq4rEVtsqphWPWY1K4e+DlOzCXufapuZ+IQe/hy7laCLpCQEn17kuFhTZNXxEopnERjQ1VqF7kf9
Hs3qptK/hP2L0Evr5yGG/ioe956006BuDoSMXOVx8rLd6hqcIfIAJElrp0CxrV+xpD/ApCj+Yv2s
Yd7ivlktaLck5fPH7QIYSludFPpFIWbG8o2U/e1KmsYvJYmWek7QnOGWpHv/xTXxFOnH7wvzmWWJ
Z6wnTD76bMPNYnB6Y/eJ5CMmv6RMupRaZIFdNXeQvBZSgh7lebJYGFvsZXRJWr7qWMl51i6DZvLO
b76rQZkK9SXgcpJi1CcFgNdbXcupW1azGDcl10n8ztNBOHDOkMNYYa0dLXdbqkM/YNgN5Ia6PxnB
C5bXOmtOlLxVnWe2ctUjg38KvL2023PedstvsXpgxc7JbBS+OKuhwCySqDrtDpW6f8nUOjVwTzPJ
wsndgt9wFz2C7+gIzexvTvHdiLyObsj3sIU+QlAhd3JsTBJwPy6d1ebM+GjwXLGd4ASM2o3p48OP
XSneYnlhFIhzmi7bS1uL5ZJj1WVK42isPoOnKZSH/9uzd+j+WTQ6i6VoL4ZmWwMG19Lq9e6W5e+Z
nhZewIlAQGMdpXJvtLfmAQGTnSekdkAM6BisPd/tCvqSX1+sj7uSqi1VFeA6eIJXnyUnjWxsGa07
ofJqOfssRzVilMFPJAJ+cYzT6e+HIDyYnSoSCObE7aL8Dj0aSEfy5L+ZF9C7P0HMOa7qfKHh/or0
+8tVOdhDLkfGt5hk/NsyP0DfFt35l3NLfqb6BVVsDI+ApUodOxv0JD0wsXntr7PInTEcBRjbclFT
Q+KdPqx1Puk4k0wk8Lk9+c5XfdtD8S1rfZyw5d5RHuI1lKOsV0b0qEimU+h6Mbhu61veeaiCyWqG
hIeQ2eaULbD88RPO33SuXmhRYPrtA9clA/F7wHR/GUypf5EwPSeETzydDDWr5WF3v3NrDINMngvS
weOmq3xuWLl/igqeRt5cR9rgsND+f++6UHzTj3fPwz3ebd/AlLd9RFXh+lnCDp7oAck4bkD4JrcA
lXulH6XY/D6aFSoeChQ+0wFq3JdYmALC1OkLQZqrxqbOtAQaqtobz9/UI9E1KP/gg5TW/T7vONLK
dfFzSqFU0Rq+LNX2GrQnElEqEbNM3DIlCeFOpzguTKSLpNA39EE16VolvCy7mp1gzxM0erhAR7Pw
LpR73877zTs9xfZVJrrhGTN4aVU52WdtThAuj9BzY4wCYg0mHMbFiqjpXkyYp2H1uHh2bEnHZCDa
+tuWAA9OvnaAFPO0Zg96XoNmXwQZvvNeRD8auKoMr0W4c079+2TabY0/36xjDutmFKhENPobaT6/
HyHx0IKGKBBYKMPnbNB4+D/PTnbKK4fdoDJO8NQOdSHfTAPP6OTkoFn93M3b5PcywzXct1gFd8FR
XprLcc6k5JDUS1mWCV6Xrdc30iD3lisuSlQH4fADCJW/Ud4qM+zRgFVjTXYrTcoO8Fp5hb+tm2io
ew/n2yaotnq23MDxucMdnLVfpFbWvvwfPojsBHPfinumFCVjPxQzax1fOmvzb+0TvSchzYjaDfN6
mYxJ4ngSguuvfD9f4qfrxN7rVpV37tC8+7JHRqbn92SgJi/nP4qZOB5O8fEy5hnX5cB/9h8bjq6h
01mjzMpB0BYSS4xZS/xpXdmsbVTFua/5n4k5Rvnj9DkL62/hpY5HSysOgFX3xEAdL+ng3bL08s1j
7l/DXquqW6yPGuCzyClQOqWRG8pkImQ0Coy9GopWWoIVq9bokBDKMS3UlKIXRZYnGIct7iO6PfHx
yB0+CVrkNkujbzdN+pfirPy0TBMau/0HYeuLRm/rmT8fdaVKMCv9sl8vc/N929tiSnJkDySc2BJr
iDUvOfwcDfoIAIoyLAyBoEvR6KEFxhQv2FGx1g+GZfLOI5QWkjXwlAPim8rXStgiqZ+ckPcttsSj
TiWFQ4CfNvlNnMj2ypyj+zNJfADmNtMAoNlrhT0J4fGB/sd3GvkPAGb+2QVIBLgf7IerfffATngb
KWNOiWGl0hrKYhm0uz7L1WVpvaqP4KvzopkyjYtT/J9Jzr+M9Bq6FatixyhUqF41o8OnCm/UMJos
oA4x3NL/p1gMeW4uCYacf2ms3CcqyOU2cjn5CEuyRlqmoqj8JDg5EXF7SLPkCwUp+DMrHtpp40Cd
jr5rBSP7MkROcjBikJTCiovSy+biRInZicx5xKCsRcTMuQvRYJsE3mBjR6ajpDdTQ1ys0RdUiwvn
wMC/NhYpDhXubI6AH4vRXhWWCoFdVzmDWskz5lQo+0T9L8l8fVFXsjedttAvwrKUk6MExOQ7kEa0
Dp7k+CUuCTEQyTV+kJ73ebJv6fBduxN36V4HaLF6iRsRBwStZ92ZYmW7ZDfNjNijo61jGp6nJHk3
Ok8IAXE9GGKYLrMTcwuV9nftsEls4QB6LU/W6jx8IeDdxycjV9nV5zXYkxQHT2/3+WFxNirW/VDO
LJrpdXKdHbuEMiP5BobOJ2Pj6abID6OQUfAmGoGDf9S087jB654qXrKxfziWMrOmXowwNGq/LD5Y
S4StpVqdxm80J/Dt5yVPfCP5yBkXSeaCsBiN/cHqlDUYzvEIwmdSAL77woZCnAj2oQuTTEYOkc2v
geTFi95ZDGrpD+bflmnqJbp9njCJ/lxhwrB+9nunVswN+hIWInhHVGXLpdOnUK3374sYpsj2fIcO
hkjHiFDOaWSfTPRne58HZt41IDt3rndtFMDOaQfHiMn9gv5k8dPMUL35fkLvtkjAC1w96iB10KUl
fKgXaf9AQT+U4p+jTouvWefn3BvxigNnkK1RdZf//kTyB/yBkXirROk2E/Uu3BsYtIX9Q53+bvQt
41E4hUmDHuh+1PDcfNnto4bmKa5/HvhPod2xwoEz0TRQUvucv46Qn+4zp45BK4DW2DmkMPu+kgcV
uGbv4B1t64BsSqXaGQU/f0Mylupze9fMGDoSjc64L8rQpmWXOFZLY0ovmU6VX4TyLPEdtvB3O2ZP
rm+2/TCz7QVaF+qxZQg+SYEINMjnofAzbQFQQGrdyjzLzleUiXKfGsQIrk6UBqTVvEUY0D39iCKD
odfuSM1AEEioyqoV2koKtb41F07bPUOLaAnnpuip/Lu4Llp8ddx6usunS0/NKBCDukNS4OD9+z60
ndCFvGMVjxhNIyvmTcYQyqJH2YK+o/g74rfZpoBgW4yuqRwUGja+zmqSlcbk4Gw+CYd5ttUEMdFM
xP/RjHbw5gFYlQBZ1hIRursL/GoK2eB+1WTryUurGjOvNJav0magE+Qt6nwoHYartwa730Q2bYWJ
016lcy6elkgGiRFlWWNYAXs5U5gKWtIz3LUHqIXUxhiw1mp4fitfUZqhlNowhN0bgpl4VjEyO2Wz
gyo12P6/0kXEkDPasG9qNhiIdyeo3PsF8ZM0A76mIIXy3VN0vlrGDO2aj48C7uvMQeaMen0BbyBJ
S4IDgJQ1IUJd2IerwoaCjoGfLYQ5xxqN2XEER1IV6FSxyatjPGOE543t8T6tF1ebTSFJW+CBj9L8
jEjKrFwEamjujlhSdpeCU0p7TSNIwAFqqJCnxR2HTXq902EbESb6K7pbWb84GhvVaT2UWZe6TDtX
AsX5A/2yzZH98W/1fkouQ4xPRt++dGrEGN3fpK/9PeM9MLrc5TgfMJU7XixmjrjFz2+DQfy5FNxX
9/N8GUQElhTH7SztvUBXI6CgDGY+Y3OgW8VbYJhdbY/t8I8mFAbrNRanMzn+TuiAiadCyPLTBX24
hNjA/zuhYGFq/z1YpdaIwBNVPrns9kQ/uwvjVGeGSXxmfDKjBJvfl89Mwr1fJf3j2lG2g/q6QLi8
lhg9NSCD3JfY2buhZoaE5fZEUi9AZiUU1BJHOtr+Tu7l9OJMT78ITncHc52Vbpc/6F6XVecg4ML6
ZmL0dzsOu5JLFSY48FO8mdHtN6MrJJi/ObGW4zBK8EM+5asMsx0Qn4i/liQLikM265u3xjzOMfMi
AIaDdtgp15W+SbcGzJq4xrgDrAj5hIkngTkdAEw8IbVVie4uCwXZ+UpOl5cT77OaBS182AAv1wZe
LRpFciqlj2MgFmQbRO0Z59gnzOeB0kzCXAZb2+qLG/XDMGbQoUgLQu1c/kX1K6GqkhJvS0y7jPhi
8c9E1c1dszKL2hyJ/+XBp/VdA/MK7y5+rhEN98ESsC3zHT68Iu6Fjv7WCew6QmGVBThmx9qW91Ga
l8AdcxrfEog/LUq083YHFab66V8DHA2sW+nVM6ECXq89IFwxGg3cON4kUUi/hzEGaSTk2s46KJPC
Ngu38W/U+b+czJqpggBrZEeUuq0ThjchyKcBANP2q8bgzbZPnwAKsTo2gxTVc6ePW8U0KqIL116a
MKwMaOKBu9QrM9hB7vrpM4DXVyyXhChrqcsymzG3a5oaeieotPbdHfQRStZJZ+ZblbkLOnyBt1Ll
PukgqS5KEykUkrMG5pOEZo9wuQ6VicTvRxWhZikqnreXrn5qZLyiD7l3uGlU8xoV0IE47YodYqXK
Et4VTykvEckVJ5PzDvgA/lSs4MmwRWH19pTH1whNZ4cNJZTW5ezI4211TGbvpBWgyrHhJr9/jYRY
zCXTT5BqWICZhBshqy/DBlhuxbdBpbuEMqiUqn9+NOWxdGlXPWUwZD2y5cIIOpBk68mBhtWAoyTW
yINNJqiF4J+S9OhBNbvcEREqEXVyIjeaYyjIm3F7xV1meg2ealwmrS5eOPdZLZND4BRQ8y8m9lup
5fGD+thYQjEHOWkz8qIxNph3ooLULUEmyBZu5PUJLUIgRZ3+M8gmvwDV7jfnwSNgU4TqASGjifFz
7Gex0E/UiHe4Vcf0/redeQA//g8XIS1FXowjP3KYX2sUjKnHzhjZMxePYDyQDsxumm0kSwmLlg3k
AjCYIgNmUp6UrzMI0OQyDtk/iPBWJgRz41PwbGxKnq+9wEzRlYW601WTLt9Dbo7NOxOLzMVS7w4c
J8Hj4Tx70nbZ49Sc3sMK1FvIwIAXQUE1h84otfKR+4yI/5sFB122d1vYSEGcDYVEiQ/qomYBLLJl
jw4UMwkYoy1Q15KBYYbvCgUhXPfJH1/mTOTenoGc/RJdZilWllTPdde5mMb+e2yEzsuDMQMj3dsZ
UiWyXW5pwC5DG+LEfs7bEbWh4pUYm7gIVZ1pRdC0Tq4haUY+hdZQMstXPWBN275tK5mESN7f8Xfd
/yVvvfJmLTKB72T4u3HVyXmlVlcG2TOuwWZAsD75RC/pwTfciGGmi39KGWHhMAs+72LjZLxGPhrs
qBC8CY21JR4/htJ92gmpc+bkj7fDllhbsDfopxBTXvjKzjINm4PlCuRlYTaQTuL7glP3hfbBzQSO
M4f5boQJSO/MH9JXaELr5rV/aEttr7isKzWds8I+0WXvaWIXz4vDTWG3oJB+qIzxKNKuvP+3wDXh
BqiSh6umwwK0Y9aHoI1KpJQEFXsakqv0/b0XfmGEHJevjj+aDtKBsuok/RifhJGyMGOqQYeaKNkr
B3xS+IV6FlUzFeQdKS8WEazEyo6ODf4qvJ8BaOLGEOUu3RoH1C04eJBy231hi4NKBaiGoC01bwoA
uZEijKnhFMQV3GM5cyS/eS4tZq3bPsOTlNIhRCFsA9dpu/7GFN80pjc9WMICZfygRDfFmwYwEZaF
EKxVO0IbzSCo48rW047GSye0PE6b0UwKeJGuHxz5tePZv0Eo8cN39S36w0Pem8hXTazvE3sqnyZs
BFjgz2nFxw6q8JAsT6Tmm/9kdADS6OSDZoBlC7SzaIZL5wKTcKjZC7OAnD4/9frmpjFUXtqdln9z
iZFaG1qFYUJ1IzK4h4DLeNggdConDI7GQbusljKLQLZ7WtC6jNQBC4OxrMxImYcy/OEbCFRPoJxB
AG9iqxnDtj89dbAXqI1jV7RWGLI2oLQW4UPo7JStclmXnl6PdZHlRctevhX8ZhiqH10ZROvURT2a
90p55JhJmLvawf3l2481gXCD1j9/YN5wxiq31O8ex3vN234A5Gk4CydhrD/H8q8PYqTcA/Rq1PkA
GA5bjiAeh3d6KFEht2Ovq8uaL8HySUCyIK2Z+eE9OPCTHuBPzWL7MNV+O/7fSOnjobT7f/fsH9MX
o8BiKqbouW2LOro8PbmEaQdPoYUYeB5cmI1haDctn9BJZvnbVUZKqp/rAOwlpiwxwivD7S8kwBv/
MqJCftUhy7Ua6P4INo3WrDMlVxLuSt2PPRCSG8U6zU79EXiZFLa508I25V35iwmAgCTORRQ1iY4m
Nq7HlhFSbW/1Lxy7CZHsehYwlQ/gau9AcbFjM/ILWlneMvqrLaALhZQ+NQAZ/IhJr/8FI95KfIkj
+YFlfIZcMreIVWpJ9CzZy0v9S/uPjs1Ye26MNoHLm9ziCI4iFTS1R9X7HIKg9PvbElAkhF6QwlAv
UbY+BZAkrBAng6rWzpV87mWC1gDRkz4s+mapOeDLiJg3w3gxJUxz0FdWnT9MTiU8D1mAOZQnWLig
+Mcde9uDW5UYbnGbMqHDRPA7Ks6y5EIqfiIqhqk/IX+O1EiwpLt96QKcTsaKXefBbRKTUmfHpc6l
3EHfxp64NdNy7a535Nj4TB1l0lAH6vdlJK2XcGt8x6cq+HhEDBkgO3x5TXW8aiWVlpiHgyy0dpVa
9A1bHvkNUgzH6my5A3rBOs36ZScSb9XrPl8jDC7yBZFM1BipDu2zCxXaDG4i6fEvD8rpWNhJaFZ8
f4xABVhQoEFDTbwT5UpscRoqodtAmuBz0ZfSWs/zN/7E672RxKGP5VG9z0ZZGqgEHH39TFHIauhS
NsSQ00uZTd5jNmOUu6FgCcynOihKAPTxYY52HG8TIn4nIyfJEf2hDF3JCptKwBxhETETJh6+EQlJ
Q48aqoedsqcz5hEqNiXTg/PKpcXjdgTdGmmhVOEKR2DzYvkgMQ1N22pLORJCzuK2BbUz6eJ2qEh6
oVRTxy8Gxgr6kauUR3Akd8TcVu+aUmrUZJG7zkLQ0uLatHd5BBOA6AzEYUuYgz0gqKL7+5O87Uho
74+d3XY8SroYkcrO78WFh89YwQCUfCUwgRMbxVDA+oF6vwVdSnSzQ0IjMFNyvohU/7Y0IRtrYFH4
LFO8Pcjoc+c2zs1CqypYLDyzb8fqFXCW6RsU9ateybC14wimGLk+FRxnGmjjBi1hJrJu5quHZRhK
DKlaFjCxqcu94M7QJwORfioJK5odp9/rYOezrS7UiHV7XE+V3T1yw4K4bX5Yu3rHTcCZtu+lbvtm
XquTkxBdEGxsOT4a7jgrk3wX96khYrPfYZtEic29jDRkbB0W2dM+jA9e74yoYQRItm7/HdnkephQ
LN5o4xoXd4Dn2EH92vFiKsmjNmq/cw2rmIkgQ5sAKJVEZw/5rjEHtVDgRUe+eMNN3dSWmxDQ7qwu
x+UFGje02HSD1YNoWr6J0Q4b9iRfpq6A0HXcCLMj+QWinryin0E29sBBwrkTa7ciKn5gxZOPq03Y
19Um2mAoE/RbKzptKeClBkqQA58kGwHE2oC5R8lI3mT63GhXihVtFM4VO2PL6FTDEk9KgmpkFM7r
NkDrzaIoxihL4Py1IoGaNT5ShAf3r4cTFxOIQhmqinIsjg6E65f6eYyUJH0kfMJbURxo1qKG/wS+
04NRyWKatc0VbA4jlaiSNMECRM3VtIvy0lc/0aDKlfnnLogLqMcXCybUNq39s5Fqin5CGdxRMN4A
63RcHMG1DxxCUYqlSRYEo2PX3l+Bb7Y9URqOJc94F39XUW3POEwI3fx3/Mq4OH5VFfiln1Im61xW
o4uC8o7Ae7JgiZaU/ffygQKruKUr5mtpGakXrJtDSj5+DHtzQh6+XFJhR17L0nHk0BsgAExbAquG
y1aUYNny6t2b3KBOdrPnxqg/G4unX3A3PyexFy7wJ1ndmOIF0ckr3npKl1lHyne9VKuAu+i9RyZq
IZjDjV+zmih6znKfDUvGeNfkIk6VEXzuV3eHGTNO6b9TLyLjt4dIB1Oe5yTZ6uPv8Ma3KwiwMi0J
JwcAevzNy0p8Vtclp00JOdFUJxCdcjDywQtISKhhzEQFgQ2rJw8JFEunXfTydubWWgzJRvwSG4rX
NaDJ6MqFC+xfDhQDMALg98UK/mT6TU/+0XKdZitFVIBtQA49TR7Psswpn8EM1G+mKlNHSZsMe7Em
8T/S0f6Xctplx9nQ0d6P87t0NnGcWEq1sO6QfrpVUMZIH5J1pGcvpGAF3MkKR1Gsl7aEL1q097t5
Bk3HqctvtPdR2OFq0NXH/llbsx3jvpObSG0Vy5U1JyL+gluFESNZkGXm9LYYXz+8zCtKR0kYrMft
EZlGO1g3W4xzxkH7qTK7XdwRUA640SjGh4R4ou69kVNqW3TE7nYIaQaY/q5toMNMh8jKOq0ztd4j
03oKvpyIq8OWTq8gIkC694V+i9Jyg3bsIEUFEnAGbNHTwU9sHdjX9Bp7BfA8rzs6crbJ3+j3fWsZ
yYASUNr6S1ZXSP5cK9eJyb5cJA2x6I+VebdXLd+vXLSH28zGb3nnqebD+drcPQY2twgzDWZovWpD
3yU3Yg2TzTwSADYTsGLl1X1l9UTvLmbPZCArl2o9RUQCE1j0l2fa/8LLLcZHNYGbKHRGe7S942vF
OyudcGXikumtFdnQl/SSVwOiBKXsTnsGigNhsOJZUJy0FJxsZnPHq8zlbw8lq/zEB6AGoi2iKbe5
H2uhkpmeN5N4nPS2b7I8Zvl7TZ2uUUAWu9oQUhMMb+kuo42xKAoTrOY7L+XXl3XMn2gPgzCh5rLs
bj5vaygreCorlOuqJW/LhsjekN0eP33xoJ0eRpC7voF+nheNOqFJkfh9SpY/Bd5Fvu5hs3cHhlJi
9H5/JB3sSpVR+veFhue+hjbngVs51/5ZU1Z/5sDRW5uEbeOuTZe02wSHNY1rEgaK/GeyWPlp0Sm7
URPKHQY0FUVH+GpsPDtaxz1p+ykwXqKnJzNCF8Kk6x7LW5H7NqfsuvZZHYqgAcfgdFcyMmdF9Bsi
EPvLQKZHtmR2qRFCIHMEf6HntJ8/0c784H1itJzOvvAU49VBQty61/mvpq03re0q7W+5rrQoAuF0
ptBdsgDiPdfU0ZaJbuaqj/8of4FY4X9MhVdFpwwM4yi03inqwHCNItDwksl193I3Gg5T2daLhDi0
rgP+GtbL89fglG/wiavzKLNahOFjb5qglSmiu7JubsrlbxrSy/ZvFRSrPUbQJXwvgN+shVRjL4zM
HExixlT75UPzrMAZf6LPISVhQdSZZQTK6G+msnHjgqNCQuedHrXKbzL4UpZdFnrlSREN+SX+oEes
sY8MXDx+VnNNXyi+DV8W8amDMXdxqLc4HI+Is9VZWXI8yzKkxrSi4gl6wi49R0+Fo5RJvWZpUpJ3
KtdHVAncKuZJw5ipbwkEciAO+EHEgLNQ6m9OnrjUneyYUfCwcskcuQE3ARGyHWdJ/eBSya2Etr49
GBMZGMfJaclgszLxz/yQ5lutG7R0/63cNBilFeCf98ZEDHznlShOVcYDeSSFJLajAcpyr0DsEDRF
ioVNrTCsmWid6tVutxFZpxDSO1tOh4oNVKSzS1wsgdlOe6IN0Zf68gnOdgxnUkUz4BHqdbXJg3N9
P5J94poppWwvLx6guGbJogUIInGp1sAOwtuhMqPF1pa9mzAIuA5s+gbEE0dRi7iJ+cVsKWVtS8Yu
VYkWW0EkhFKRuRbPQHUqkJD8YtY6H4BCgO7eTha0k9V6jNltHL4nWKlOoxmOUEjK6K3iduqeL0wO
AYwDRHlKO/xL04kPU8Tj6LVisuY7SUCovRjVR1DTzleYbQZtVvS77er1E2NVZi3pQbic04lXWP7a
ju40Ht/4v5OYMQXTlVaHko3Ro4QUoOMhVmTvVOvtuhO4mKYZyuGxzbO9UZC0EsFx7cXqrjp6JR3M
1bF3m8UXdlJu3TCZ2TFRvh8idM4ha1OV1hmRm0cuJFFt2az/jxY/TIzB+VIsHPl1P9kt9PX2iH/F
sja+CdPH4R5cUK+Vf3fmCQUimugmq1CvLTPtnaDZWN3oWz2GV6FMZx/SXkjmmfGYPCivLV54ndNZ
LXShFA9w0jWdOS1uuRFkTiBb+x9cBpG6PFyknJBavaZGJNHp3WjnKyYrf/rR2HwU981L7EGZnbN+
Ol7dq4hXcg+0DciJTmodQ1KlsS1AsoXLUOy6OCatNMfB+khv16vxnmKkZX9N3bwJiL/bSnsTVpwp
sySA+7ialBVqoff8+Nir0WEmfbu7UrykLMdpRjDgMvOM6aSKo8KdovhbCRnMmlH6G0mnBk00df26
dyInvva/L8D1F+cWlezx0RM07HIXGU1MMdU8OiOu9X+amCmvceL0xDY64nNyscS0muAOLR4kzLYG
Z9rje6MKS9qUTUABQcLUoMWJJDQCMkwt36AswNOvaTy0eTTNd/ZYm9CJUi4F4agRJ7vW0wj2t9se
EoU/f/YOYqdM1dE4vwwxpVQ8ZkJhYVfWUSh8nDaJ0B5zbw5/fO6Be6dfNLOhEend/Obq7ejtYO2m
SxMG1wlYDqLYsB0cjn/R8ij2tr+sX853syGCVy7csu+NZBDjO4qWLsEIL4KTtJEGykA9+I4+jp80
1db+pD+7SsJxrZWViGuzPoi2mjCPk0lqMK0kU7LdWPbZOj8P6ycOXkmWdFuOmNdOaCm/AOq5SYDA
JZXCA8yExLrkK1jKqSWuwXdGdgS43dpe/Urm/gHyBl1WyVvbFMDZD/4DblsLzOjUgyRNZYaMQkMX
bH6XElfUOZJLP0qDunavE5qy4jDMu94+hEkpHKIXTnWmuUmyzeCMl+bdEixe0pFkCVCLXXYbFvkv
OvRq+Inu4YxEuPMcK5evZRwUmVVMuKVSICGso421sOz/qPd/oty/goQ9jpKY+CuTkd2wjaewjHXn
V6XMBc6xmTqVcxjlf89+lnQxxxGX1DOZEzMVedc9IIpBylKMJaj/kra3UO3YcXchSw3rQSLKdRQq
NB06P3yXISevV2vqheq4FO8OykMdet10TNK+LRG6+v7JJ8Rk8gBRgvPRUO7x52blQ40bJh/4NZwv
T61HG2JedOXJbKIhabkad2O2qDDLnzhgReCuDUnjL/xpAi+QvFHjzjQHwuz0c+mQHw+gIOkyzxVk
2Ux4olYIoHzt9YifAL9rDvc+WE4bQNKMPYZDAP6fssh5ghLRaAIF3zFOdZ/Eb/FtxU8O53+sYPQ+
wIhtOS/gBjtB2M7KnTQFplb/LMhoNnz7ICreCKHzqJZtHPy+DH8J/nWC1dMUf3K1qPK7qTTzTB1R
dULifCxKnyGmVZIbjPMr5gNi4JFFSlRH38jLnBHoobsd3eH4oKLLh9S/bko9qa0ubf4NEVF00772
CVQYB30E4tyyokrWs9OLHk2U6bqopuBRDXttljHLFCC+T73m7uFz6u4QDPk2/yMb1VTHqFanlLca
/9eqYdWGYM4g303RIY5erVt4eHFpbv0o8XJyifPiZTGbxDJU5U28M67m7HK30fxSLhppkbczP/wf
ZeUuHHR2Ne9SrIOsqsQGrUQTuftnjHBh99ZYyh6nEBsMM8Gn+HCJLZtgs9yaGDqdvl+nSX2rzsIm
bOaaM6oBX5RGjQ3UYL/JuDpZttAv+bFuhMXSrepSWytZuJdSh/Dedln8fZG58CJqMKfDHkDUrXhQ
aFZsx8kyHUF+QaUMu8P+1gbW1jw2wdWElz1PmWq75yvocmdxXOA0A3BQWRPcTsxAoVzrWUKF27kB
wYi7rFhqQAfiUfWxgeDvGCGqtcRxBkmv9w4P7LYD8JG5ndydGRoK4ey66XDgSSp1Azyfxtig4cQ4
qsYy3c3gCNG7t5cCoWSlXu0+breGVDi+/sg0N0TmyFdPwMZWKZarz0TZLKeon7fRsCw10gn2wZad
pMjEcOzG95rdbjiGEAk1nIxsZgrpgESwpDZNrN8jwEH4yoAP6PckXcFxrxm4WuBk7BxQJyEjgHuo
Z/6tfaAVLPXgkm3+1AJAkNrQSq7uU+dRcAsAcK/4SKGyZIFqJllXWf66mhpjsCGCDHgrHr5HKIeE
ttUoGeyjMciCOEL1DzkEddNq+UdTp3wK5Ou2zKJ7CYkexd0GXGmBAVTVSwSTVmtp9134m8QX5BJs
moHKw4MVrUbKB6uEtG1zHMVizdm+KjHOFDinAGl55Qvjf+fqw+gho0Z3t+G4ubm+laJnHGy2o+pW
YqO3YPXVfInvfa2HXAxCYPrKQYtzBoULR4brS3B5rZ+aUs9BHHbijAo9fwgQfV4WY1EfHnlIdZcx
hmJMqukoAfD3zrLjjAvVHIPbTMKhQZ+QLbO51YNm0XLRWE6kilgq6cVbyLkNIRKYAIQLdskXiFXt
SkO2SRM/UqTFp7/+EKvD3eBtu+OV6G7tiQfWlL5wPgK3K9GZsDPQABHV5mo3UM9kXti1NjqeNkzL
/icTxkEQCwQ4NN7b4ZL0EHPdNFbKaYCd20jnRkjeiV8TLfvbpO8vNLpYjdAgAmjlyGmhs/WQbCmQ
4aa9aLOSJnfhohFSFdyh/DfL7LYBfeLjEBO5wrCOnpM0dmIuRJCUTI/aQiTNyROkCug2dZ2bFCTU
AWvedvMXeGsuVQ+HmAO/GivIhD7SscLC5d3mEN7tRHtgaF9kGBqwbBFaRtS0ec/NmXuHoBZOroQa
BdIIeC5fyVM8Y/s1y39Agul/ZLtJts4RxGvisx+YLPvKtebhFeO/3sZj1Jk4Ed4lJYGYr2SSi3pP
Q/E3kfST7gt55xa7mPSPCGl1ViEtFLn2Vz9FUegDJi/qxx9aT97f66yncr0X8R0+jkRtRdl6VW6I
wg21/eoE3+fx/TEJ/u65evuXLREKs9/GQoiDieLHz6Vrsnp7ReU6uRKY0chyiVDZ+iRz7Psx0bgL
JxUHOMi6cAw6KVIPuIMX/xsnMYuGchwIFqN28kYLYSwa91LX4yvPwIFy5BJavVPWUxUtJTUZGCrW
v1b8Pvlw4vA/lakML+k5pMfQMsDutorwhcVcQJ1aHV3xdRH6obasCgSM8ZJ8jbzPBi/o/1wmRrnC
cUyCvCKOC4jnGYxHJbs8F4r41N+Pdz6tpFgpKLyl5ILOwgyW8YhTQFzcw56430tRwyRVzRjm9W29
45IaRVoHFVxQSCqSl1geanaUdJLQRtMbeIZRlyBhBUn/s4gEuCpiLbs5nU46NPBTEcvqqvELSZJw
k3V6JRzKhotmLnlFEdm9/vuXmODkHZ1SagY2Rlq8JxqqPTcbx4lC2elzw3V20XnZZPYo4J6tFVJj
j+9auwzEPi17AEHL3zfeJIrhpJ6Mds+u7ggxkCqfKQmST13oDnQ4CsXKcwPIxRk12PVOCMg3C7nn
t2BwVcvMYqIU/MFCkvCADQgiBoz3dl2Lc/WSyYI7by0tcMeP53dwRUJrQIUugO+JjB3dPdRZL10S
Cj1fRoHyJdPQu113KeCOKJuWeeeaPtsuWL9RRNTFe9dlftB3Pj4UGvftX/OClEv8AYJQQ1A+dYzZ
7bnu3rWxx4IB8VzBfnGefKqEHwoJFH+J4tdChJiNuITXyzoHZAo1fNPD+WWM27K61QZJCCvm8kkX
MRb/2nwJCueqC6q9aFDiclmw5HyCDTRY8aPJfbxYPefQejSd3Jzm2xyIpfF5wphXmAJSFq27Yxhf
FMmmfDtv0Nb3ZHZfs86TqNDYuM9Zwqn1AWLXqD3NKe9/4Si0SiwnC7DBXFAwmtu8Z3rcys4N0QIM
DJkGSf7bOihuLb3FimJYmY5MxK5valeUr/p0khHc0Hmkc4YZcVJjih20MnCr+Int6YaYYhJsv17u
eKsJnyuElJmbhnekVyWA4WdIadY+0OORAXByEWcHXgI4NqEVPxr9EAbF9C8Ak8U/3UsQyWLxQpT0
TLRDitcDnhDootRtsblDXoHewxdb7SQIOq2+v1PkX9OVFROyxkk1ZQXA3gyfNEXdeaOWbOqQl/fZ
23KTmQv8R5chkL4b9ht0upI6wr5pcJ522FlRIskVNpIHqUilW7WGKw1OB54Skt9ZohDU7F0564K5
2HurAQ2kahb5CoAFq2D9ahbyGdG+PoVdh3RcuR9A33I8e7svbNsYq5je05shA/soZqrNi/RMIJJY
CLg954mlDNc3YJsktJxixPXCwHe1KnkP5J5clRwHcW9EtR7EhfkSFwrLjTsAQK8flfQcrXG8K/dn
VPQdASDHgkR/dyrSqDPONYLt/+O9dyCfiX2B5pVPE1lnBumV+uUqe4n3OrK8Mc7Z1GXZ8+u2+uF2
Rc/xlA+ibYKJWVxM4xLWAMyXWpnD0L43SIJAqVC3niUI6zGM+tzGvPEgm24/JexXI4O9erej4sJt
uwNyce23urzAGqBXExlVZDVISGn1u5z2soG7qGHSUeRz8fWdLpiMoERs54f+ABEPhPgaC2lREhgR
GwPi5YlI/cEeDdqbUxwScKGHrrMuCevpqBZZyiGjI0qcq+gUE0rCT68eK6F4C3dc9jIXz3krR+us
aVWAvt17cIvSGy38IC0I++Bc7q+CCXiyg5KR/eyMlT8MJNLxpIYFgjvxC3mO1pLkuOWlxRFOoaXP
kPaSZgKaVdsHQl1eCALOXPoMLB6Cyg/wxgSLBb2RcYlZo3HrPmybjmlS07QKoC3ZtgkWr+jJpugz
DtgeK72Nzw/971+YJiwoMIdfJIzLwlgds3XFqJvwsm99jCdex/065PnuDBIyifOTIGDV0/LiyRCs
24TZMhnz0vFqbKv6tB3aIFXdp31LaUekT10a9/ug/7oJ21XZxmFLBj82mlfq08gox3vCfAZo/U2Y
s3yxsvpGvudbtefrPpWTsNlJofIqsVJpvfm1gJGv+8OAjYsBxUMKX6/RV5WabdKnwiCaStQpSxh3
5wcoP7Y50+MHSnNHBzAYr800fu5bMAtcL6sWmPFTiyc9kUdAPdA54hCWWdZUQGHOtjZ7zcBoa+N2
sar8fYIAA6fLLy7UF1EH7iLEKJk5C4r66HenkSoVG/O/67egnDCEnMrkhV2r7Nl49VBPbn1vw9Za
2pWw0/67bkIfd0A44+FbcZsP7OPsgEcEdq6RjFflEebt6AIRwziD9kBNzlfWSxHA//51bFdusVcp
fijLy6yZcT0WvtMXeVEsLe6g7oWSQWzPOdgcOcVrXBbSRhiE7Qv+qUXNrdmJhIL3dOSBvoMIJn+f
8h3Jud7R8xd6MXPHAdienkjXswTJOsY02PpoRCYgWn+QW8pSZ5MZw+5UjDSK7A2dg2x14CT6JxB4
/QP8fuW52KGJDYJXqk+xKeh9QYgRdYwtQEttwaP61dnK7QUBVCGIMZassp3oJEU8N7HCLmKVpE3B
upABskbp98PJPrPAxLCa4yv+Z2i/I2RqkjrZEUuUDWyDRr+JE8qLxp34V5vOPAM1tSMUrlWLjSOD
m6zhUmoacSNBiPdGZUgUeeiQyviBmViLj8v/Mj6mNSVV+5BWnYaz0IQ4vnsWQ8lb69yXeJqyJoei
hAK6ofRc1Z57zPbaG/q2egd6kYw2DVrr1RvYkvVL/iv/0bUlsZ9GGGl5h5PjPNJS0cwM6eaR5sCp
zVYR3J+mBDKmz2lpmbp8gFc87f5W6/rsA7PowgGb8pysTQw1cWchXfhm4kO8t2vjWHqeDGi8UCFG
9aqVFL7H728qv08DWkx7avKJPdwR0aeH2pcFTKJK5rEkbBBiSgtvdYfn4yuR2sjacuxD1UuNI6QY
mjnnHRZZSpRwi1nO4FQkH36Icxc95R5jiNpI3xUBOpNhP5boAbB/2s06+n3hPOsRO5UPJGrSdlLB
CSn6udnOgG7mKXgUnOr0wZVZFh+/JtMuq9kkqmYz7n7En0TXd1t3JKHdQkqdzLl9RUPHUzotoFes
IYTA0ARQQN24JkQkkrYSvtJzfIXAK/ktRFMbMVCm2LSyAYBVOfNh4tVBKgbuRdVlGnA0aUYfnows
bIU0WVNpXwPkOjLjTBoHDRVwvsuDke7V0qm6Q8OArEzwaiy/w2Dr7rdMRZuhbP3ML9PEQxcm2GTz
79xjsvkEpvuerM6FkrjRgK45Zl8zrYuo1pPOQkRiFDQ/3CQg5sTlkNVC9O1tYXM3nO4OOL04grLI
o+SG8yKhTIaaoDh5OthuK649RLdjDBhRDRsDictl6X10n/DGE7HtCU5HbIoBNWwzLdjnwR9JhG9c
GCK7UP15e9sbOE0VbESbEhPW0ZcwR6sjZu+fkv9FtqqfU0b8tBC1LI9P2Xz/kyspXc78KIgjYW14
+GnDCdqPzxplQgx5hAaf9D4gy5PPbJ8/4aJnox7S3qnG6Dn2dZsR+HAUynGn6Pb2WTm4L7OBRxWg
SDsm5VKwy6ry5mUilY+bWFF5yEscg7mR+NGuoHjD9vGzt2wWPYvA12xSRB67QqxaDX+TQr9jeI5D
+YmXsq6FepI4Gy4l9cwMLQ1H2Tj2YMei4Grp9xM5AxFBGpmgsC08QuqV48SRVayPtyYVbgPp8meJ
t+uEdyZNsx+u7a95JAH4EdsjJp0xS6E1hqUEcACUDcybSM7HvdN+UwNxBZQrLKsX5oe9M0r78O+P
rANQha4p+voNiaGYPEnmpv3Aj7UJCjvPB9aaGmkXEptK9iII+9bPkGtZ3eq9xbEw0Fc1D8CzrGEw
67N2WVG8Q4Fzi23sM7Mrn4/fIzs9+M5YUBvrMQDOjKGR4FiMwMrCwVCqV2mwLUejp14iom7noUDW
mbDMspjX25AP3IimYW8mx+HrGs5IR61wPqd/89wApKhpVW1XFWyEs3zd081alAcXRxAZH3wf4eo/
Zk6LKlWqv5/cN+51mFhsO4LlvZRdjklAtITku49B9Znr+Fp+jrj/ZE/l9qUAHiWvFzVqh6itwOik
ksGpO+O2IbZoDTXxaP1tVCzVUJx4jWryMFOdZuB/wDh5aH46fOAdG819gKj8pxL4WQXohi5mHrQT
a0Exdwc8kaFgE3/iZN4Rb+wxFf5jXdVjhmfRYJCr9IgYiURZ28rHuhl4lTEbvghE61tUbiKWHuZu
Iy5zSkQPSNA+hI7nv9jNQH9T/GpWDhDrXGnUMf/IpdMAPuJwFi+I3qMrDY/tfwQeMu/B1sXdSL+k
Mu7Nj62fVTg8W+0zUGORTFBqzCifgceBDIHUhmdLeeGZMmg3N1AWeIfVO38ytQW/f+qCwiE35o2p
WhcNy0tpGljWP86aTm9wlC/bRDXea55ng4w0y87b4hCbtZEThGQ4emYOtmjjmovXX6VXinpliCES
dCSXF5EwphLkbtBczaslIMoflNudcyW/e0AbWgCtGB/B+Z0GutJ85Q9WIFjWrk6wNU46HxlClgFi
38JupcfxVmyyP1B625Sf8Ff9oC6L2egbAfapNEZ4rchSsDmc3BYvddVYWcHnaxFEtvQKcYxqruvo
DvGSBthM+CEI6MEFNjUpS+j0Vn4MUF+Ya+RFRymc3WLp7viASwic53QzyKsXbXBTARdiKueh9Gqu
Jo1v/4uEdKtD6vEsTxZ1hMge+EpsgdPSVye/0eDJH+qO0icRAP8ntl2XqJTbOasw8+lL7DXS1kUN
v2URJZtHQwDdQSPNzGq50KdA3MSKEcs89PEWFZM5Xf27pLOpWsUUrntbGkASM1XdUb4Z73q4IfFy
5eyKoBR+n6xG6dcy/jeGgzM1Hu+zAg6yW9run87gEsUKY31HZlJU7UTOV/HyftfTGfrp2c9kh8ce
tZxzrTmsXmHlXFaiXp/Cll0W/KjTdVhgy935CAHNPsdglf6SP+/Q1zvQa7YY+O+gORgyuUGO7xNA
WOrT4/BKkeak28RN3JYkjW1XjREW7jNu2w4T0ChjjPyVBQUeptqcCRVMCNGMaaMl0ZBb6E+gzmpx
rWAL12dAFS2TlmSB7WTCEvCl/sLEFuDwriQUIj3G4Gv0nrKip42ot7FCGAAc1X45hmm9PYPArxBi
/kUA6/qVIY5k/UR1TyUfWxzFc2YJTkSsh4JBk7k821D7Z1311PtdT5VWvrz09p9foMb2Meor3Ey2
ZX+SdU8k+T/4enLXuCmyKGa4nIXS+EVo7Y18hksG/NadwA0Y7mDE0pOwm2WhpsaJsVKli11N8rX/
1gsgeVbcjpBbCzo7pnxk900TmKB+lryDw7TDUc7Qjh0fXCYpwH8DcXtoCKnPhJcEogaCxpOXGQt9
uplN1RmG8tTbnc1kZ93KgIbc1IGOEZpoxv4rLI2PJU5hIWnejESJnuTOmm/ca4nXGhjr8jhCKION
mFAlj4DQzktzpfP8EyrNn7Zn+3hnh2oTW7zr4H/B3e+6T1TVJqQOHwFOJQYWc6AKp48iCHkDiuAi
9vSCkBSK99LW4EcvazphW9Ig2m/xBQjsgHCq0y6ObbG2rJWOwKEnFnf2mr3/phzrdZv4lfjZ2vJl
uBGp67FdbvwXGTyNLxQgEzHrh4YaUxC7JVzjinjBzWda+YbsBpxoSQAsHA3d9SKEwj+hRPhM/ZUW
Ft8NWRUh72W4/EwRnc3dWb0hSEFVdLFFkih2aSNV7xzSoBLc8XPpJG863opSswdZeEL+6r0InQXk
r2ADIy9VtESCieCBIFa3QmGzhlIP0Rhz3ko4VVKPzRMU6iE7ED4Hy/4wLt6X1mjJo96XxDT+algO
bBDTFIPT5Dt/GNS85deLngjFzjEPLIMDG6A0MNMUm4jLedC8evlNlH8W4rjTqRmtudD0FTmsYeWX
5dNhbhjR3/YQNzqcAqClYqyh1tGa4gJRFUAUkkic9Zaf+LkAqvcAOtVDXeUfdyGmyH6K5dSgTXnf
s18xYkUZjwKF+vJd0vNfYcIfaOKuWqDpG5u17up1fbPFKkSYmCjXIWbrquuYuf9aMnKTjFHmj3Qs
Csb7ECw+6fe70PQ92p2nKf69UD0Bc5JYYEETfRliMT5zRtFy62RVdZ0I1cHeMaGmKR0Sb0HRSN5U
4csfYBN6h+F3Sv7vLQzUMqcNEpl5dDykvpgDqAolk5IZYeQAYWeH2Vy5wNvJedhRpC1ymhZb0dkj
R/QpvvPyJAjom9Iv30Crmel4wULRpnRd98YQJHF739zjrQGdvtXV+xQOTPZCGZLYyeaYE6SSYcCv
HXNikQV0HLPLQtIvfkTdmd38zqQWHMZAPXi832SlLgqnCD/Tx9FF2t0pwLOF4J7agLh364xpoXA4
R1u2/9UsWfz+ITu7TzGHJdJuru5sQFoet2OkzRXg6LA11PbrlhNqCoNSeFkiIZd4m6nAZKMEMOPD
AVzZCf4PPoYYYWTS3CQwv8qaO9byALeqp4pN5NzlvSUs7n55dxbqBJx83KHtdJF06NbqGjkqOpX3
41OUDxA5jgmQpRaPGpmAtzQTWbJrwJy/K5u8ejkfr7SfxX7j3W5oFFT9Ud9S9lttENSm1FozPq1M
/IVMscgu0SlKTgwPM2iszEvfX3GZ62voSaDhSeHxg8WcbKE9jvSuEWZ05R4i35dN9IIhz3VJNxS9
Wun78mkOyDRelDyKpI6VRDZrF5C3a6pTNKSnsxwNQ1YQkjSxMyVB+Xgqu4cMAwpMy/udwFwGCipA
E1bH9nF9mv9GlvgvgEGOrjPxssba47yLWTJaqShhSz0aPxzawPoAqdLLEfDcQEFPczWQ305e7Ucu
ZVXVCzYarjQudT/83JCvS7RoR3khSQUsnnBhsM3gsUhe185WG1iWyhLETgTU2scbNg69acoKI+QW
bW0bM3I9NvGTTz+doCvoB2LYbLoCMaF13MvMlxXEzRxO7nev0/Ockkei6rOF6cg5sFEv4q70JDGt
R5xQ2LuI3LMGMHrugj/WaCBHl1zg4Fdwd6wiJnk8ohQo8gGdbgy7pGnhtLyO5TRG4ChMfhRjFnf1
hLTU7SnL98mfFmk0QcwEpXNbIaK5onznQZBrkJX0Bo80H5aNd7iOChLwrkarW7TgTOZWqr11RVsb
gIX+2gnO4sPvQAYAP8wkz499PQL5MJ7WdDygc9zJz9qQXJMXYGfectjT/q6I5xrQABSDKwe+vZzL
Au2ebTWKVSb1CzW6j8DhsJwhRW8zPbeZDBdNn1v3lXXH5SXcjdMGc1ZAI+vVW8+FOdXbLMix9V6p
DUAqFw0/H5dxj4hAVNm8SX5nHanyKEzPlTDC+uPj5Y9eyK/2x605E71t40iHeX1YpBu70HH0dPQo
mAKbOPbANYvAWKdbZxOvbb347SgN4wCk2iEWpPkzqUWRAaMajYmpwi5g43JRqJ+7opcJL/tFfPKG
87Ie1/lMzSnJLTTc2LD6M7skAfdskzVP9QF/b0pkiak98B2sqbRyDJeopbZqYHpb949HYJBYEYCT
GiKVrfbqUXg1PaX0ML8M136d7ik565nq7CkI6vKXMko1CKTKLy/JPcobtDwrfRIMV22+4NI7jTqY
4JJoAsqCn3c8AzA79JAADCxcbSZqGYqC2Sp3+94TtbdATUu6U+Fy7WHeagtrIPnVWWc0+9DJdK3U
4ieb/T/XIhbtDn0DRR+j6FH98auVYSK4RgAS2D2KjOhbzyn1zFt3B+77KCl3iz8Dv8CDP6Hj9h6S
rLIGsPJAeBO5MON2kZJ7N/Q6FazZujqMr2CMWfDdU9ZAWCKyPtyo/fIeH3yz8D+Vmiw0Jq+o/ULM
vjz9JdZlH7B2N5g1wmZGF0gFAtIAiFTkkSxmlD/1v/TJrhhPlCkwpS6tr/21qYkA0Ic85YBX9Dg2
WweR3g9Fv6xsKVaEjB/ds4a4fpvKq+6FZw6ZoW8w8WWkM6KRWdhvx/lr+dA6ghLVVHUsXyZQ0Xgo
r9rDlaCyV4qYE1i6zbMsINs5SqyuA4oWTbkuloxBf5zVh9h9CgMu0KlPQAN+PjB0UVXeDPSa9jA9
RN2QNdawOKjOu6lFYSQ+PJ7RCFIm4miHnVNkQ00pi5AXHf2n5ZKnqhuBPtVO0UNYkCdeCgiZ3xVB
AteMJ9HUg7TgKXyxV3QjPJIpTPNLTybFSgbZMTyafQjynz5CKkBNJyh13UHjiExjVCBwOEC//MA5
Wz8w/OJ867TqlPh0dnI9uMoeLH1EeETZu7tvVuG2kT5qL98Z7/JO2YUFS5FXbdGqj2Cuwdo3kJWK
ZFqFqiJtEbp9t2lCKEPzwseOmj4rrmgZG4nNUZnNuF3bCKevUagF1IkE1jkvMfvRJFFmGI0Edsja
SBGae5LDim/FNA7fwiEMyRiUj5B9Q1pcSIo96HbWG0b1BVKafB1EEnFiiwTD9MmkUCLGzv9YY/si
dYbOKheXI5d66YLJjRZPr+w/o81pZ8xODcdzRsyF0XyuloBPhptgIdwNPHpV+5/mHlFkVHihvv4V
6Jbo0szSTGJXscWKSpnbV856/u+3BP6OO9nVCIuBZC6gnvSH47cHbC1EORhedPzEaXwbl7lDVkIE
L5By8tHffOP8CssasWamCPB9Fuke6PG6tO367QE5pwZZF2jNifqV9MTDV/wvnOEFtbXltA5p2Xuy
Jhl4lSGeKfKWRvBQoEmy2go8+1hGQt34hGV22lYgEQyT4pSH+sg8t971cBEGCDX1PxSj2mflx/7s
CZvXIUhF772AFGIHtk1V73B9JWt5M7xc1mxczuFoA6GUEQYeGp41GjSuEkiWfRHIAVLgWwCaC8s8
Xzfs8TONV+MjIS68ajgu5iSspGGPX2v71ME3zWUIJeW/YKnZRZFWznjTlEO+DN9R1opHJ9TtARFY
UgPFFItMdAPmsJ6+6oa0Pqyh96qbjO3FQWDtVamcOzlfZbLArU+KqcX/gXV0DW/vuHY/+S4+StHk
of+LksqAebeEinnBDy75hMdhtUs+ZZO6nDa32MBIOMR6DQshy0bE3+fTFgYVjEpuNGuBGeE6cWxq
QNC+MFLpiSsU1cDNu9T4vFyipkfwUrySPHWlSUTtohnnTqdU1qXM9K3RoMQ2sBfgM/mgAs9lTOBO
juKlBuw/5WnGY2eyhPz7SGhcjMdDLkgCKTijCiSeDspvF5ehPnR2v50PRoPAAJOzTGWIXGwb3AzJ
GpNrveNEgY6QI7s7vqX80vR9SqifEVTAu+t9IqmRPGxNoT+R8+BWRNLSV60NI8XWIltWTsesFB/i
umcyIAuUMswreyQmltqPLzJhwcYxC7TKhbTxRIaBJuywlmzOhLBwDi6rqAtTnbrbKSf+JOTgclmB
t+uJ4adyI8jbfYN9nLd/yJcs1FNH7+F1Yn4eC5VKzhX3D5O0DFARiBKlTvsHLt3zM9SXpMQ/V2ZC
iYeO+TfgZd9VN4aT0RFqXqaCpdKmCUmIyW3EI0xCJmWGNvaN9PA9Cz5T6285V35nBPIVjOC9djZL
t2BFv/7iH4D/Miw2ov7jF6ZQFaDdT0Lur3s6OB4uLMz5PRtiZmKx8Bvy8u6ieFVM4VVQC9mrLzW8
B/l++JW93TrbpfZoo9GxHps0+mKQO/fJcZ3tQz9jf+c4dgWa+ECwnu9xU7XbK8zmk+6GPl3M8uDi
7NxcJ/gB//iralvChyiCc5n6qucfd+i0+mvPF64SzVp2i+wXSzOTylMU4rxU6si52K5W9HIGz3uB
4JraurfW8T7Rndbm4EOiAUAOpjdvHptrF90rSf9DsCdepLQ+hT93ohzLDlcin00Urg0qcgXfqkmM
XHx3xGA/qfsEzyPNkxCB1YRRTmt68d5sNIGUMj0CfI7wqjORvqSz1X6lv5tBtyfnFmRIZCLsfhP+
n3Ae3w9KqZ0yNi6FU7hKYdspGeIjKJW/zLHYVQZsIQfQNKU3TAl1UABKxL8PLpDCJqEP26RSglLW
fDIXjgbhg3+9xmvBloXIhb+3IKXBsMMskg6txMasOuPVllwESfUTx1sxyZ0acX4zGYqtpfIxMh5B
tsN74lvWUgznFCHB/MWa3Dt/juAXAFonzsC1HRpqCg+yLaTxHt/bDwwEoOY6800Ux8MK5ICRbl0W
CEsf7JuShZcmIjCiRQI65TREGrgUWNRw9uRhp1N2IS0aPtPRQKn0AIBBIYGZofZz+hELnFO0K8Sf
Pdfxas5F8a1UotbDfQKC0ezTWpOQ0vB8lyaoMdiBZgCbSUf+mc6VBGIlcJtGnzQdwoHKY+s7J1R8
j6VQv8Gn18PbQIgPLxXpyKe/CSDI2RQVnOMuv2Sa/Gkf38j1l7UVKbCUXJgZVYzrCdK9qS8bl7YN
lWNre8KOW5Klr/TltD2/HaVzIIf3jLKfk5AYbmpG+wd4hg9VFI6BjmNW23ZM40Nl0nVILg3CnY+u
3axF2vQH7VjfHcn8K2NJuvRLHA3Yy2uOPUmu5Be6AGnckLAasrrkYfBlqvuImydny7tiHyI5l0Ql
q9QgCqg1+F7bDLhAaurNPuo81Nmf6IkagZVJdaNDicdovbsK5gI/AqjzQcdCYsFhy/Wr0IpxsSq6
eK+3TBUWqPGv3UQxR2a0kdgB5m66IycgHuSbEe2tiIWXaHDypKmq2A6uW8BCTWDT+yy6J8PfZ/7m
7TBKbx+A7DH82jhGMQhMsV4lDB/VEuDTEu4adoQj6BMaxBLq+coeDxyXANn9L4/DnDSVyjjDscgG
pietzrvg3Ou6v/j+F47m+XSnEKG8vOv+Pf/j8j1xO+aqU3TFbO6/WlXbV3fcKI9OxgCrwJ8s74LD
ax+vVVCzSBL1XuyIKkjQ6EqIFZ2AId0lykQF87aX6qGFPNC/sKUKeiZjH0DKp36TF5szkIy39YJp
Hd5X8aUyMtWxMC/+0QDWBvD4Ut4q4GGlcRivnO+unQM6pkHLrzzEpxgnxt7FGJRXPZDYjUcSyYjU
LZ2ZCjNf2e6LiZCsKmZgxA25r8HwuWg55i7iCeovLl56Wn5nGOpYrELohvZ52OjFmCZWuE+Vznvo
SzLoVwOF+vZgifBL7jp4Mb3VDIaXz1iDckxGXVy9T58cSIw00pPiH5OBe7qDKpFOI3xYl1RKA4Vp
SDW/xWOBsauxHB7mmkwmhr0NASJJOdLiGH/FV9UvQRfInOH0SOyL7WstsE2j5RyBPmSIfCbBkQ25
sffqHwgNOT7bfzMROCllK8XccbUitRwnPPV/5xPXnxmuwyU685/L8AtRfYs+bgYYqmEYHY9BctJX
7cJVwa6vL3JSKrKCHF5kO3qByDs7J/ybdEvTHwdVbj06khN96yVQpkEaaYvK+ETzV1oauD4PkyMV
HnxdzgOVySs+MdZwzAil2KfwdUMW7OxLbT4hiCeyJf1AyeTDbnh4+3uZaGieb58InWboEplLoUhB
MyoWirGOdlF4a8p69sFX8JAeLx2B0hq0jCVafqiMztqv09V2278DUFnDCfqfZin5prQl6I98kZ1t
cqppuBj6pWTzIuq5a06LMBd8dGf+8LztTU3z/8ZiB69tn3tCwBEIJNCP/cHdwfJd3yk7ofEf9NZ8
LGnKx6pLzPeim7FFi17uOTCZayKqahrBEoxfscP4YfxpOMQKiJAeobSHPskcCLm8SHEzqY8tBvnN
CKjbGdEbpgp+GGJOdBiQhisI7NMeou940NEMrGFMYxdk8TeM9yfglxFnasA58flALMGEPSOnkUiR
mYDv3CAlOi9O15WsTkBAgpayxv2w1za0XyONseyGAUbGdLkXV3PMe/ogh+UhCYohDAfzcht9YkG+
kvby0AyNzYyiRZ+tAxd6kfH5qbeiaD4oyG2FBfH1p+uLKuC1b3674ZySmQAsiBrhdjA+J9RGp4Fc
I2UohwFImxJjbc0YQ/vh0hQHvo8ChG9OlrF3NeISsU69V5qm+yvimgeyqQJFGCOqiMBfLZe9XY01
LZr1LNoqhvBX8ZeWCPkvntl7WppsmoUOE/04mPf8aiWO4fSFGIoe8dzXJhh6GM1o5W7zUxclWDDC
dOrIIK5wS8cbyr0ePJ80o1CFrWuruAK1TiSiYOVjiPyD/rewHJYc1xQDuz81CHEUH7KJ3vnHJ/68
UTqbatVGT7x2nzUVitV4oSrSmOwAV7shgJ115PChl7m/qFvBappvosmMSw+kMwD1byw2BU4t09MC
7VDvXLTXkCoks6BMB8RKCWXI6UU5lkmLGbADEDStEutCALW2cfZPHkh/76OrnYg4Ja4O1BAPktTc
Uroko+tVPxDjcdZkZ5S1iVcFbt/YQQ+X1vyuiVvRUOP0CWrQk61UszQzrvmqf5uFXRCxY+4qxaH7
wuNypyARKgW6EdDtDm3fqJe8wVILRx/kj/e8fLronPsiOxmIJYE0MeeB3182Pfnn9Vy42vffIoL5
k+c35UJLvIoItRTtN6Gewtp4hEBU3Ct95OkKdSloqePFfakYJuuG7vnfIQDbYH3dvzf/i3+ILlPi
JXGE0J7YaBz8xvE1sGiEP5WNHLE7MD0ysTppVBvfCTOR57mMDEhHjCdhdg+kCL49fX67TamAhfzr
cYxmblpW5hW4avhiJ6fjvVIqRfaE5YdY8j5hR4DT3IGaqc2ipTYu2zAq/Hd+Di4vtZ62E+sdJm+U
pxwDUFWudnblp9U6UwEBvyo7Beyj4BrLWFjMp6T3fSkyvi3K3hL4KiPwUXgswTeiZudvtAjShq6Z
EssC6A2f/8GBvyCTJQYiT3SIaC3KZ9qAVvNHLrju2XHPdWA7mjFSiXS+4gr7SwgE8d/NhIuJlnuC
OiLFrY4uFb2V+SAet2bIiI8mTYWi1syrgyrDfYZs7gwepLEOMW/hB5rRZu5LvDIWdrcGGUXciiWO
VT/KTnEMQYzAtwrDIjwtFMcKjNvslW9QhECexlIIBL/6HgIp3kXafdaIM2X0DJ7DKox15JSeMtkb
bMisaidgFCMYYbwZImmF+lwy1Nqn70reDI8AeGnnDGmtzonSR/O8V3uHrrJdhEGzv6Lf3yf9dO+b
x3J9C66mKRQipexzQu+2G5ZMAlufzKm/znoO3vI/FwyUus9JSW002iaNlpIlp8KF68Zt63bWtwQp
xspePqLcbxv6C5fUjaxI5k57VyHTtAdvwdkMBxzkbUKEPX3qzJF46LWdtmApNfEj6pzfc/qe4yD+
cAU7nyUH4myuzetJlpXsJjNsxDTvbUxfc5NBc1gghO8LU1oCHo5oKXkF0Zw9zaDGqrlrjmz1EqOC
CsKgh21929LnSNUU3v/P9kQ955v+jZr4TL73gGf21qumWevRhKB8JoIkVG303oeSQN/jDmHDk6T8
SuLnOnwsjwpDe4dz82rCDwM0tCaMBnx4yvOsNdJnfw+kthwhzFxOJXK7wz7L7wlrlK0pSNYMt6Us
p7+N9y84g4t/hdf3pvZPnq7tfhOe5VO2KzrC/bgrjxTNAnDH18ZQutt5CYLDtCe4B53HkaEl3Fm+
2UzdydsNCARAWKHlF03PaPFqRaEnokpI4TxkV9BeLhGuTEwW3gPRIBhQ6lEnlWV+jCV3ofKxd15G
X38/lvbqsGVVh+eY8GGFwwIbWFjyrbJQQofkgs+3nJLZVahxz5YzIIjK7H5tPtWfO/50ZDaMHC2r
LeubYnT2yroEXSalVB0zN+6B8U4XcYfrHjgf0tR7BsJtuiWQHUGk0BULjLFQ/srbz5mYt1ZK+IIi
0rfG6DQaSkKVh+VpTXoISHE9EgzmSzeLdkWOqv22IhFgkxQa5/2MbQFRpMVycyChyAx6M20K4uyZ
2i98rorwOXi8kjI9/8lXbvXicER24wcZzuQqYEljT/MbXIyLI2sw/DgqUTwE8a2zs6VRLjGDJAMJ
PbEP9RcCQhRCEawCqDRS5LG8QfnBCOzRKyWttIY8MNWmYpaiPhoOuttqznfA1i5vBCH06uMqU893
WjakSqgioA00zd1C34iun/wiqbFIsIsxU6br+vJR/VjNkSUivcz1/e07KK8Nfat4gIC3xoeUzSpb
QcYCKcIvSB00wxJOyvGgddxhJWDX5eXvjnZoiKFh9afzkFfgSMb+pPmmPPKmSOKmt3zMWWvQBuQE
4iZbozKjaLRwi1IZ2piY7fRzd3oB26pl7sk2leBEWC93YfhkibhkIncprT6fGMjPvC84gKPEiNBY
ndVqt0GT4rBcoYaIqvba+Brq/1ginfM7kwLrtH03WtWdjGRplnsIfl+FurLoeEaR+LATrd1WatQv
k7ZTnvcmqphY1yxE5adR+ILcBdsrKLJQqHSbnk6Bl3/jiTGTKdpPl+w4aClSTlQOQDoOUWSbzf/x
azoouRxlwJo+Xjec15vUmRRNwx45abmASvYvIgDaLZXLRnifm227u5zpt07l342tST/I+CGUr38Q
l2D5whsh0UL8mpCPSvPXmwBSgWAV/Cg0PUGRpLsqlDjIsxrBB0H9s2FxJoYcsAIqDe5hRyfGHigK
xB2hMz00NSKN3c8eu4y0ACflGeUB2c7VlOnqnFyq7HwuFYuWWjBv80sZBC9+cGti21x/or+/g+xZ
1E6zIqhpQS9H/ZezXFq7Dc3XoQpnvQ1FUDU2ZZYsQZLvOviof0wsuXFyoOFgGf6GJoiB7WZchqAn
RqgLz5vwoTsK7Sdjdp8pZZHmi70YhyfZxsmoUjEtp2LMxO/h597WtfZgcKLyjaqw5+jcubD8l5sB
uExjHJkBS3rSDAW4sw2OdGWIvyk6oDGLr3dpXzyop9GMr/+smoGlyllr57vGUFDjbOTpbJT7nMJ0
o+Q/4b58DMTYLVPd7TvycQ6RsPpxIMZqU2AGSvq+mqFJYl6WQxG9gjDKdOybcY/czN1ESDjZisms
3QlBAsb+SNoHhdQEUvvWyLk7HZb5Y1F/Ke9hPET5S1zSxp+3uEvDtVV3muZdXijYj3mg3REUMJHA
VvdpBPkx5tqLTvzQdk4zVJBktv3ypIgrOgdjSlBOj1CpNarXo9l/l7b019kwTnBPIqQR0DdygjLj
cozpUOm1KYaN5Qz9ZXZFK1HJO6RHincrn7BsNgHWpIOiU/5Zo1KSyu4IElk0r+iATChPYFCBoGxJ
LtdCjsQNh4N9+FkDQ6nna2EvHqPJEmLpv9QPJA8bnXwDoM4hjSwCMv4HU10s9N4BG4yE4L4FJw4X
5pet1TspbSYuPrpVr1O38T9Xy0Ul5eRAbFNgxXmlLQ4+rYjxrZn9mIaz3TDpm5jjOIWpCbVpC6H4
fTi19JLYL34LFNUXdZzkuecWRz24uwMVWWo3KH72erTW5AHJCKm8RpgF5ECNB6gPyRmyEYyf3Ksg
TmmozBMDPZqUF25iXqrN9kP4Sx8SXCE7XA4FCLSnbSfTOXXyjUhv1kc21d+/o2jwHq8g42nrk5xx
uzCdKcBwjALWKPyiAyApG2zcG6z+RcrHV8kKhmhZrQ4m3anehnwF/HOBUuVd+ZcIRj2KbA7QJJQS
O4cT4E9fab7jgEiC/IcNiVruyidkttB/Y4YEJSztWLpGa/ypEdzQb2Os3bB+Bj4tTcgwEycfhkJt
4CpNzcUpyNOTyfK9VoET6gJDtclkEHa+mtz0EbUX6rHGPBu0p8KfbmHE+4Z96m5gQOt/+dfV1Q5U
pf34knbBZYGzJKJbN3XaQIHe69OFG/wRe198JiW5rrfjwxPg5mcc2hFqMQF9svBcM1TFRKIorY9D
asroFBvzsdSm+kKAXNSFElukblhMtoL0QZAKs5BKQ/RpWE3XvtlKE+mucJfk0uhE0CUKZQ1wkrCH
5sgWxDCMadsRJfao1vrIxS9W10IZ+HCMTsb88qBMOd58hMwzQrYK68WxEu5lVND/9StzOXgmv19J
yg6TxFjb3e5tNMh94lB+ybOudN6SztBilxiZtL4eVFfTQcgbCs3hWAJ4iE74gQM/+OYVqzVT1TUv
4J072wFlR2JqE+3VC54WO04UI0sArCjeYyOO8xb+LQiERCdMDyklZlGCMY+yf52UZ/OwVVsI2r85
gbWUbDdseSe/4gbXRsd3GmoJAUwLDwMwY7gkWfVdACyhUFPAr/l7JMxDnr3lW8gZQbfIjcmUaolN
bZPaoJNu0Q1jTdwj8R8Ycp21zoSHAFeU6k8oXHpEC4LujdGfPdMhqYpZEaeJ+Ndy3G2RMGrUGHC9
nCaDRLF/X9YSILOs4T6Ifhaz5/YwyO1BGlsEl1skld2I2gOPEo3g+IHg/qZuhhKn5hhFy6UxEIlS
3Vro9FGgQTHFT1riTq9N90b3WqjhgfQU/NfV90+EL3huLIyBkA6OiYP2uIRrYRJQVLcLbPRIZGP+
QnxU+jlaWkcNYPGacX90SEX5fVz6t06zcNe8BQYWMErrSLkcE3uSV4j/PSWJwJ4BMMCcRmbvGhRc
2abZryPnv6lVsYDzl+Lz0PXKhWyH737obA3DW4Tfqz5dUshPzWDVvEFL5AqeX3cVAs4gK8Xj9OgN
6evZqi9kxDGa/U3gS7K/0no5AdCdazstDcti6EkDM8QFR0jtGvXYKGl19MV1RmN+wfpI9PsAdYap
s+4rkYQekCe3irtE1RdK9fQSCB34NjN8Hg7qFF3Cl0q4zfrBGkl4VPD8Ayg78P/KCPmn1mAPbkaV
15iC8qUPLKydbgrHY9WAQFfofcnPkA7zWxp/4SV/xrAzCKBaHo1oj54DsAR6fI5TAEbEoNsHMXMu
c9/f4RhS6CqLlgGq9rTs5DMwx18EpkxObXt2MkOumGPpclrSWkQtfrAdNQ/PTMZnJV0wt1zo+r8A
v2LRMtOhOAQTBkL+fvwFUM0uFpVV1WpEVk32554YMYGfCjD98IdDtyKmSSEZUIAQNqQ581dulpyy
N2LYt+xjZp++uvhRRWKY1B9lqchw7zyhWXPZhb5thB1BGhXbXG1Ol5Hs4WNKlPcu7XWY10IC2Eyc
9CBIEB+i6sMLllSpqA3k3XdMA1KjDcVNwB7qcbStd8XaRHZpKbYESrFIDbUyhz4CJ8M+s065VD+4
cqmDRXkIL+Ga+SUmEHOE7/F6XOujyri74dbB2v/EsIMoVqJvj8FmAqkPUn2dSA6L95A6A/N1oQER
w685cLX4u232H7NievlkZjSe38kgWMexlR2zWnwJf5we59Xlikki4uBHIMeBi71xCccr3QGwEcj4
5sCjCe+01LJsCyAAIwsEq5g0XoN2h8vKoMb8MizaEWPu7OegHKbYDjp44Z4MavT6yaVrWVINRxzp
Fn9m2LrsJ2Mpu5atf0FtgzK6Ow9smjKvySSemIGLp0EaT62p9u7kTwNDq1LUmFuPeaJsxn925ZYW
PpJ0eXnbaDKBYdOifR9TGuirMAjQxyue4PAJbPqaLpCkjgZKzB4HDpeqSxgjPJ12r/1ytFG9hRKS
0akpBm2ZNezx95+/TK/2CHZzehbW7jrOUUGOrUldOUYvUsZzmn6YLOYEx5hx33Dz3kaeWyW7/heQ
f6gh1HDU5jdZirvpsGpt/cSOd3q21LzE/P+Hf6akCZfi0JEoKSvMmVotDX7I9xP94PcCiDLXwILy
gcJFkus99wgwuQy+VdPmjf/7FzGhuIVE/U3S/nD69Mr95bjXW+uA4TTXQdYQ8M1dATrJ21mI3uKT
R10nAOjJzkFO1WovKuOrOxw/h4FIF2O93FG1NUhZ1TIWS1baierEVodFUCXNq0xc+lgKTmFb9RyD
UQM8KYYX/rDFnOqP1VYJEvsikZ08T48KnwlyfC+EdDZc1Yo4Ny5DDFSVfFrw2kC+EddV4CWheR+x
+JEFT6uzj4lOJD3LWnHUa3W/0dtvweo8CHubhqozeZOY9uNZvyM8fFORKIoBfvV5Tj+BWrkld7dV
//ChmPzR36nnp2zmFfWH6Q5ymZCfhkQHHkBcyuLWfjfOuTxNIojlhs1laYVrfmR5urcfNSBuIoDi
JEJRUbH+PUhIKLxc7PUAQsHQziU68Q0682Yrsb7CF5JPAbdo/4Eu/UrfbQME8v8DZ6VKii5wXluB
yzDz9l3DsK4AhW3YlQxFzRVNAqotCg5txcd+/laD5HQMYGdgnC5N/Wax5CD3EFrGdwYz5kfR6K3k
TJ6MKP+Z4IE+d7swapXYwkVUxBtAjVpldCaKD5TtMbA44rjGi9UcsGzhgwa4nERaUVnpyoUTK1bp
YZHqsIUj5j0HM/3GMXaG1Fsxl4kYxCBeqmavInhc2tiqr/sYjQxGHXgbs9K2bHHrFyoAPslythmV
RyCd8tCxm1H7C5spsUvQtVFGiQ5ad7mqclTECMUdoZwxLSii4rmS++95aRGTs09vtjJLaDc9dUDd
tdwcRmFzKBHLQ39lV0YiHJJCJNq6KnrMX3vB8NW19724jJEzrY4g0WMYPaYTZDW8O2bk6LOKoA/l
oF29tGtROO6dZwU4ZahmYEIfIcSSLdS99VYgUSmU17UjOVvz099mJewBcwg2tMzT7lAVnl7jG5OI
mC3x+C3C3OhFrYbPxZoVKKvZYs1lyWiqJMugiLTRsePhOXb20xKVO93Cps/GYB4EegPlVUiXGUHm
I6DZoomaCfFciHgRazFHVvTW7XH8bfDki1RSu7zQ/ADjqYN4do4DseKVZHuJjySl5ovHS9dRWL/M
t+F0+iy/5EqkMU+JjC93IwodlUO6L212Y3GkoyXPffYWf591LEXhtLRxH2zLHIss0GQ6+CvAtyVR
HujwN89UrGj3UhTD43cmppQhRyQUJP+AblV1G1T50E0J47cBAgZlU5wp2qpOm1o4egBI4ePrnvCx
1Gkl5pycdcX/iFgPQk4idjvnjBcHemQC9SyAxFFTlJgJRpcMcJagg7hra21wmZCOUe1SmvsfWden
DlK42+KJNB/QyZ7tCo5H9gdrf94J894Zgexf3JlhpiLu8l5Dm9Szjt5HgAgPKJ6USQZRsEn/XRTe
5EMX/M02Ts8J8KsFmMgb6jjQlehrms5Itj9sRLJNqu6miY64L40L3R/r1KCRNa8p6NHj8/EHgbmt
lQqLl1akAr4xNTauLGud2LWxVW01pSRuUusC5fXju0nYjuwELpfHNJzMuYI0ckvKoifFIHgH3rRk
eUH/bY3irwmb3CowTXxjWPE5MhQjIP+7FUWxqjgizgmhN1jO8EyFu0a3Od3O+neO5rJhUqUOZ7wE
1UaURkbO3iMSpELm/CBntRD7ruN0RE27hdjD0W0Gg3g5aRiEwUrj++03VYHcDOC94l7mhEPcuWWT
dmV6ppLh6LN1T9u0E+qA/UzL3PV3pxnY26R7Q18wGk8fQNrboEpa7tYE4txsEUVlr2ehEvayXj2/
Am/jLC/E4njtXFasCultmq7IaWrVEKAlky/EAaxPKXdWHvC1dU3owtNHUyxr8zRjpKfzGDLBAvBo
tYLThfCcrBSK0Jx4zt0lAIiSmSL6+2oHbJJNDHVBzZT19dVa+ZL5FwO2FJThmoBQQe0df3yc44cc
ZZFkoEckujDZDELwKvXAVjLOzRbYKSPHbGYvaytfNVghXggiVB7yJtaWe9SCXNgr+yRCvSjp3WFK
ZGMw39EGCWnfbzEbM63Qbncy3K7n2rlB9oyoplMBGolx1lhli2iC3GxcH6CeVR3LwtDQ9ZzRpkDl
Ssm+M5fIUEcRool9vBwGPJL0esZT19HBAAM65/+A37AmYrPjhQCcB8aMsGQ5eufzk5RI6FkcD9P3
DUm7Z/4hepXPeWda1ycAwaeb7QdBRVHAsJDa09Xpsvn/H8XRk8plW5vWQtfvfHVcwD78BHTwTF2U
d9CpSKakiODVgc4bBmWieUUdRGK02bwcnGL5wftBW/HeNkW9/y3rJL6AUIXScwINihUkW+Restwx
/xFGn7PPX31QpBhb1w3a+flfWTepmQWmkQuU4TVX7Qt4vQqdCZIAPXKdp8Kz2xD1TCyFXlzIfuF/
xbR4B0PTFv/Hc9iUHhji3Ug7JIcpVuxy+cyiZa/2WtHMGQ6MhsODFxk8bwetzxrPBOSJ7ani6Kve
Q0PvBUDZDORfJ3/BEqsINi+9blKF4vqeY6GgzChK2/X65jQMX+S9TCJGKhBgSCgofHW65B+jbuo+
BCklmvGFSuks66Irjggfhor12wajvo8um/3poZ5QkMAv72A2dPzRMcs46pJphap2LBy442iU3ryX
d1mTB4MRV0yXqhvY8dwudDygH9drVyYIRQO5EeiCu7yWqEhqDDC4OT+igADRzsh6qqFGQ2raezR4
ttFDs2Tr2weso3EeBW4ZsLI+jAcaWCixG8vY+vWFodHVuw22NOR/UBskk9TMg8FCqV1sg7PFpzOy
kVpsiRkI149MYMffQzcDgqegb2oGhRvCyHyNoXigd5RiO4w+dL9Pee7KLoVO+U4WZBCZN8/YtuVv
Z2TnVyVBuxcr+psG8U8aV9GLZvK/LKZT2Dxa2iaGn7ZLZEnkeMGm2ZDfnGpRATQmGx0CP8gVuSCS
6iV8UXiS9OAoe56Lhjeco5AMpY5Is0cqpgUcmcPRCI+D1i7d9/kJ1yJ58f2ipZprsFa424GOXAsP
viR55xDCW9bin06ndY0HUrLl+r3CTcEK6/yQUspwOdNCA1UOp2ynLgasP1vulZ/G1hKfqjApZDUG
PClmvFpjszAKgjz1feTjXfTaXEvfaCt8iJzJCkgi6+WpzkUG+q5P4mvHHfTonofqgCVymd8rCKoI
RBYvN7zqqkV8jYElMjt1o37H0TWcre/6/UxAE7jC4KBVsoni0ZrG2kiu4iyH9J/nE6RHqXLiDkIA
5vxxX3l2G6fsZNj3D8HgwA0nxnyNl3cvZzNccWcljuIHX7LqPcR9o36rCCVnU1JDTe7hrimoWGmC
NEe7eqdyYa3WsimgIA0rDoVRuvB7AazFL+DYCHFZQOI4xBMItlVtU03ihtgxfC07guoq3KwqP6KS
iY688Oku7mgo6f6ULTzslrfOsyRaciB+SWYPIODJ1hX1Xt1bEwUVeGzAtxXBDUtOyStVf+V5gYfz
EmrjbKLhyhovMy4qSOv2AA7It8V0aanYriw+78aphQ7jAUnoAx1v3wcLls/bDqyTLd48135Rf5jG
D5ideYEatyK4hTX8304Il68x48TGjibCz+mPJjxOI2hFidro42fIAQZUCvDSus8ZP54JAq1B6xNp
aTJBG/pytIywGlzaQg6lrLt7K7LslSFrSZkyJQCjVENsW+L7p+B751WPov1K5AAq+aQ4uq4vy049
AUFO9b5aQGW8ANAoHQnfWQDfWpDjL+X5nYvy4T8lGKTTe9OfW5qLQHdaQghk9ugX4/tK2+RNSsso
N3TqZIPr8Hi4g9pMj312tGplR0BOoEKl+xvEWQBZGcAHQ8rhzUmJIy7OLkH3n9AFXgY3DSdD0gS5
+5jdpa+8tcX0dM6pWrSl1ST3hjcq0EDYFch5IkZkupXRCVFgeiV0qmjtWvhkZiEQgdOHLhTyV3ke
+Y1dpywTtgq99k8+iiLc5p+Ykt0xymM3XukPRA9We86RGaY/wKgysOe7kbGyFeiFXhfd3SjoHWzk
ZMWjm+fHYljb+pJuG7o3Edd3gBmoTpmoxzqheexp+TpnRe+2f7ierrl+Io10AcqWPgVPXyyuyNcH
icCE0vArNy0mbYunsQrdOYIMQVSalaZc28Kx5sYlR56p25UdY0eT436EIVwT2qcJjU9GKV9nnaQJ
08USuLs/0FshSqEFtNIQ7ErcUN/1eB6aUPAzJae0R7vVQjLzTgT0TIAGK4eCD3vpnfvwnvVKAr0u
12FMNxkuA6oUF65NpFsC3NJQRyCgowKktWjCG1d4ZJrL9jq30MHv+DKAceAP5byt3MI12LhlwbEH
jCmLZ3ArS7DrqYXUiwkK+zkJ2BUOQn7ZTSFPrbDFYU1/QO9/aG7NdnyVVvsQetSxszt+4XHfrBNV
3Y3ZtboxaYRCUQdwi69EeveZMdpRWwYCw/EE1D/3Og1JMLrJZL4eDloP/bt+9g1YehVsKvP0kUst
mHRyyd5p1JX3VsPyDbpxWg7w72VKJtQ3VO3JBRArn9NK98D2+CkulnFo4YGbqye6rI8MRsE5Eizd
sgUzcg4uAseEqxxuCIxWYshauGpcaaJJZhyTGklJ7oI7cqhR5qpfQovKvC4KrVIkk/Ub4I9qkrqf
Ipavi2c0sDX4wv05Dqw0zt5355dXjeRE0DBVYbMVAidC8jY/dVQc6okB8c9Q+mKVl3gIYzLIj9H+
FJ100BmkiEa1DGFiEsMJ3c6ARP62AFfhKWDLtkVihkLf06Aw8Mu4mdSOKNquwn266rWKpt1vQvbz
Hs6wArv5nIvnAy5x3aXYFpC8cxvnJi+s7n7Ke+ZWCdBzc6wDU/2YNptX6cpwpOQca8ey58wRDput
YRPDDZ7+HggC0geQVZ+vxUcu6h3r3wXXCn0i7edl7bxs8xlzSiy+5FyYF+iP9KD25casgIorGH3L
DnRYNvV+C1Xziqdjscu9nv2GBqZcUV+C58lAam7J1m3Ovor3XOevAuf121h+CmXmwVLNHhsRqB3R
RFlGqhTneCVl0TTDPnwPJk6GCUJIXvDeSildbG+o5omIEoabZhHwtI4nUOHLrXiUGDfXCqQ3CWLv
7CHrLJUyw/2N4aP2U56/f0cC+5A+g6PQF5Mwj2olSjPVfaJKFz1xXxhgZnxeq6Ffiz+3aY53UB6T
jvg7nQwuWbn0KQe0hrBWGClAaraE0/3tjnbZBfKZcmQSi4UW7O/lN+nJ5paUR0ZT/UqmoSyYQ2T1
rVcsa1o/6Nz/hk1HyyIGP4jEhSbMHra2mDkmRT0WyMQTE0FrR+yVx9oTX4lQjLdnQ4IJE+ENu5lF
50OGu2ZY4OxrQVoEgNxGMJQ9u2myjrnTxsknr88W7pUN+nddGlLZXV/oOV+0D3T2fA4LI2CopQdT
piWyzPWz059+VOYvGOju8K70kiH74+YMgfDVKwEsgnsgQ9Wk1t27U0cdsxwoCdivWkmqD4k8IhV1
Zgz1GbrxKhpRb3r/oeP4PseNL4NFM//ezO76k309WiNslsJbPP01avHclC3KUOxJbe4ofzvQDSNC
nhBypzFbUf8uLaL/yA35Em5cpWYPGg7zvl7jMI9+F4pm0BeH9nRRo4kaJjaI7x3QVwd5kZ5VM4P2
EuPDKlDSNaZsdSzHCJimlAbOK+vtPRdaakQdHeWK5L+lY231wXwPiM3lW0239FXlLabbyRwSM8DB
OYQWM+m6wYzyuIb6Pok4KTvvUKHNCDVFtqARcthnmD4Z1OLPznc8YW0OTQf+mmGp3sEEPvi/OgUn
M7A0ajymV1rJOkPEiTYPW0T9aPVULgF2Yd9hCOUzx5GPsRlZAYx1PdaBCGDkGd/xoKd8la4QnfQp
UOLrGtsOeh/h2M9vDAUl6vhw7ihYNCaDWYHo11v6K9feXMA6Ec3PuiiiY8nxLXbIkqmv2DqiIBFd
PkBzwNapZusqQljwdsM/0RfjKtbZIoXdV7B+sMEsrioT2ckWqjfVPA4ZOFeXCrl3B4GqasJ0RF4C
r+AJmeGhGzWUYPRSElv8zJjTh8HUcSsYbxrqdUd+FkAAOWOBr/kQousyLXKj5m9Lws7GqSyl1iVp
Met7qDYeCe35d/4zgvuhn2TF8liqIpbpxCuXThKGGcxzPsvU8+H0W72IHrgInfdrRNeqUEDNjvSC
2gnF2ZPqtsigDKRuRc04aG6L7dc/RB7FBSfbvSxRe1nhhV+LxU/KAwDEOkDf97/CurKghySCt/CM
C6uZmOJMqYKZ1O07IcHI/d0v4pUVFnX5WrWuBPY8Z2xNCdY/mam/8nUv2OEruXAD9b4mxDA7kbfi
VCG/XQwn5gczb6wQYaIDmTNLcdHZrhG6JRZCzoFlzUGS67DErMJGqbdnSYAYn8CNKYDIz72ARXoZ
2XRZeuBhEfcUMSC+qetRbq0crx7U+jGUSyZklMBj8aEZySebD9fAcfxbNDxzysrimgCRB8nFWNg8
JVSQw+0MidmQEYLsZ5I8y+GO+zHMJ+BHGh2jTstrm3NUEVYUbfbVRRB1S48VddF837xZs5G4n5sy
mwrclHiukkz9+pEgi1Tkhp/w0Gi8TYvQGW1Xh9ohXKjAHNvKgOYv3a5CRfNyYpICoGHcbFhHMDSP
JPJb/y+Opc1XNZbzkTyp92bMu5LFZDBpEAkaPmv1NEUQuVZhHORYgFAiPUTC9eAryoRtRxPwEvRc
vio5OAJGBEGl1dRsRUWNaqkbGMWhVb7aSbasUHnEMuPKUDptmbNX30OkOaL7sjhlk1uAv1REZREs
SO2ePYnnTtCiGaibrt9YlsuhjutpbGMERqdyvO6g1UAF2hM4oGxFJEreO9N76axpHsUGRQY2doe/
FnrC/3qgYh8k+wI6zbJDnzB5iuVGbRq7cthHvdHrZTVYWQO9BHrqalSx6A9dm+DO5n0tw9WuBYM9
c5kzQudphCPt7j/2QARuW1No43ocO0F34QDDTBbC6U2K62MnRnZjPnjqBEUiqTi+4M6vi2/lECiy
h4RFBQLoacbWc0Gv4QRXFDqGyWuddGpAPixs54vzy7uapoReREBRL3HSnQ9IFKMx4idZctgsHuqO
a5zD/DMLrCLP06GU86gEvS3Br+I8x2GqlQ5vFNrAfDZigLJ0PxoabPrZgsgIJFm09/KNaH773WWM
HcJA7C130Mrh8Yv3HL0ieZh3JyUY/N50MBHkV10CNslh26CbKbaDe0UdmakRSFhuHJgPt+O9Q7n2
sTBz5chbve3jVYeOF/s9SJ/rEQPVPJ174pKrdZrymFVdRWPnGpETEhfiXPsrCx3xsgU8iDsgBKAe
+3D/7v/Gns64tjYh7cK4sj2PtvttsBXgNWQ5HIG/ZxByVXEe8nfHxAa4Jpaf+bRvZ5LpCpzxdtU9
GlbQns47uipatUeifn70/H/hAJzuR8ATcdT6R8FnGWVb/BIg6ZaqNi9HPsf0divye6zoDP/d0cxB
SXRF8aXZ6wo00lC+5ABDd3P/yGugRGwlWDNLfxh3TsUAHAflWBMwjBkz4D3oZmFNt0tog9dfltyH
zYiPmJ6pkuFPtKJXidx1y8inhx5V1uX+omU9WiYe1ZwEVc3WuUpULFXlW1ziS/qtNgndnXo4fKnG
KjRy6Vogqz0tl5rObTK36d+UfpplWs/5gJm/BPGE9nqosduChdzGEeYD5BPoUYigVjA4NIPpUUti
eF5IRBB4YlwTenMUawOw5HUfYVyzC9lIUi8lKeqfyVER1Jz8jGR00E0E43WLsyFpSN5K2OomqWvx
dTHFrQTLfXqQZLAj0sSV0LQrqMAzj8kiyq+nlRf9fd571j6ak9cjVX3lw9LS67pMCe5tFx00vE9Q
lOM8Toi/lv92Jcf31KXcI4xW/0yi1uNykmvIhVxan/RqONg8H6O+ZZW65uN9myzdw7Qxc25ZPOx8
opb0KI1KBbofU9bHKoga48nyXkrPyLP+gOSkYLEmJSkbHd8HTXBCaJUneA0jQnbPOygXecmcYrDP
DVpRFXu2+TfiCajdt9/9kJfmBGsBCPKurkfBmeGr8XM/a2qDwbdU1KJmQyhGKAo9TiRKdrnlNoXY
dfh+jMg97VC6hCCmcCBvFEKmTXUn4u5gMoYndGS+ruwChM6sX4i0ZAk+y02GnrhUObG+30O7PDRl
CntOjW9v/sWszmB0duYAV4GGz5zZfybbInA1fAXWbCmXds8OgZ+01La9jfNxTAs6X6Ci+SWaj0wc
FCxLfSrScfmm5S6Oc+qocDQbX3ax9PRykJpxXgGP12Gvnp2+rMWj0lvqatzPk6gJKP3Ji8vhVGY3
3kOMPsFDdJv0AfIWqi5A5YGFTSfEfy1DRpJIqbAxeTweokrLjgeZrxIiY/1qJqDXvOLCX0WUEHqQ
QNdB4GxcRMQPgszRI6m/CwrlBcDSjmGxjwScUhDC/vIFIvOFhPGgyNUgmp98cN+Fxut4emM96iUv
XG1vmoIqP2JQ512yYxmfZNdIjfKC+LDH4QvqslKlkcSvwBozum4YfcU9Q/ZfUTwnektNzrlf541p
gOQE7Y8zPS+PNKhLTLv16m5PClRS12Oym7/3Kmz1UYhLP5ppHRSc+3eP4KEzYdlL2TZecNCLgafF
S1tP03+2ryHy3ndf6BMiL81xauxzyqZL/RLjU0FL/+BKnr1cVtSd67eCkh7vpCDDPyh/IZ6ql7EU
fruXTHd4/tXWwnyK1YEWz+u5UPtsgJXbkhCd5c5iEGDdJtUpCkzgnGw7WStsZZ60urjBXHAXLeL9
MklYsmD4MhLAdqVFVQUIn/J0nC8oT8vCpCysQMQZpF9elLdbb/wA8/wHgU4RY5PIXggEWyhh02PT
hxROgPyuc86+govKtNNgI+tGmnS1sgF0lxmUyJ9DuN7I7kLPvyuqhhdxOHDCI+hkrhtDxlWU1OZV
AYOHHWcL+7aa1vKNxlKD5+cbID/FehuFQZi/1OIR0H2Uii/UcUm9tZluI00UBW+DkHv/2VTnoD1P
c5ypqvtJuRGVva0oepqDtFCcyBw8+ilbHz3IFliu8JtDnq+HkxOLxVzd+sPSHM/f/dvhgIJc+4Xd
PMJakpQGDrJnaPXo+DnCi86a5rj0xsNXfaqSzWY7hDzXphvw4b3mQeAucauzZ7ncj+imUMrfFMid
K/JOQLrw1SjKOFLveL/QiXIne97YPzRLbNvonq1q6vcRnxQeHdkpCxTqo7NFB28dQAXnogK+X0vm
xm2pdJsxA6tXDO9Zlui44fT4ZtP2hOBxikguhdKsN8VFhKEoxlAw00lBkBnkm6WOj57aFxCe3uWV
Ci7sUFc9xGH4egKWNY0JglDdVCmlaM8DUjqPJEN3q/qyonuiVYvECPi2q2iXRh5jgqgZstIOcYxO
VHslRBR9S5pa2KWk6YjWsPmcKXygtIKPM8O77byQ26DZxkrmzSeRh1aIstJj2S+fGCUFYtESENQo
jvWFluziEyry2zH2GpZjwQFIH0AjPNWuKu+tnl9lXk4b3wO6bQC8h0dPPWM4RkK9YTsrS5MOr8GJ
qH5EN/mvMEBT9gSVd3eQRjqdRpxdSPVPizSeOTx5ZfT7h7lYG63vJ4N6Fc+FqFfNQg2expmzqQoj
/agqzaZRJMIJqs6N6XrYvzc2RBspEa165/Dql0RNqPG+aUmT6wxp4lv9dCH5IMauOcMVYZiHVM7B
5/moZMfYupzFPmz1J9N+4h0eDMLZoeAYf/NKHhmlyZp9xgKjcYQtWDrZMBbRVDAwyNezpsqBLSaP
6ao+BN+PibalRDajQ6suNKdP27xs/N6pXLfY1aTZR0sN/BAaPgSR7QbDFg24LrM92cTWPB83zlkC
4tG4vROg64ugYU/EyC2/BVez8I1miV63M+Swkuyo9BeOH0nVR3msjGtSlA9i1ELhdRgUWUvt7eay
HfHcAicjN8yq49Ea6yohwEqfCimdFuWotKDcsMWnvnYfQyqIxySaqT2EwwXgmDalpaBYisizzIl3
VczqnvggE6yvDyPePV5wych/Y8FBf0mIzwgLZeYSQJdAZggZLta9wt+butQqlFWKZTSWOq5fGBEl
hVqZgmFeYTPbpXwdEH5UbtV+6ZA3zzEX3RaErPlNj/JJyHcFKOwkSN+ENSnBiO4n51PXJ6k8gded
Bg7qkfz8kN7agcdrXO2iDyhL8jPktNeZQTKH/PtDkrMMmoeFhw4TeauaaxgEinylC98y8H99Hgny
p9c8UhpyhzPDR7ATej3oHBiFhQGFR6fSYXz03KoQBJrCM+sTYh2rekHG+KDqmrJkAO9i0lK2frwe
nvAd9c6Lm92zHGT1OuQIoThsZkw+pOS6/PwcFGkIqfFW4kslZzQJuFk7i7vaXC/lJsniZ0QMVFk/
AcH2h/n35oWCCq41JMxDep2qH6I1Z7GosxcxN3OQJJW0qZjtRO6eJTFBXGqG23K8zpoeZ0O6ernr
vt0iRjMlU/eOzoFGxReG4Mr81tA95jjDxVO1d9peEkPU42tZmhh3WG9ZdjTHOktTMNkkT19MHA2g
5pZaTMP+tWBOsXO+rjkqOHC7z3yTaVhViek8ANIGj+F+ByACbkVISff+W5svTLH207WwWLnGkbDk
/CjqItCrW3KqAvnb+yMWvTT0FoHLzxsP9cXPiqB6C7aiHbt3sBh2KGm8dK3GbFY1RMhk0Z3AQsCF
RWPOq90zJuXGMqYnHJ0GkPzK6QFJfaeU29+V/QUbiChN+pzm3VjBMj5UCluWV/4BnYDsUjW7kCh4
mv/OyRJ8ZYYvc7N+fFkDam1p+GX6YpUtfzdOCCtLimSLqN7qAJzX1vUyFF+eQMCusmrg3APNfQaW
ZuOWlhJ7kwmmKX3Bohj3ooEXBIbBKeAtayzuHqEMgit61ZArgxQkidaZCHspqS4KKiNsKSboiIfe
COTr7C11qOuKFVs4L2IYTV4IVmq/1yBNmFF5ZBC0bLaF9hF3nmmArhbwFm4q0sXwAT5vt2cxqck9
O/IoULeYeGYBGlP0Fb5qfx81gig3HaC4dgYM4dnEjCGt81CGSLgGZl13PJpAQApeZeUSkFloqn0m
cjiBFkMgWdujYTi9vYt9ZgHkST6wGlOxX40r6FkxOPQJYjyFBMCDFY922V3S38XJ5lc3v/exh+yl
RznC2YE1yMJ+C5b4tCdOpsXK1usg0i8/tayDAQW44L5URZpqqXrH7phlWDfIHczNe9odXaawWS7w
lSH/5fRt9GUbicHiYXLx3/LLNCjne8oSTSWWftT0kw2uPwxay8ZBH5D2ajRA17/x2HXeMY+4IRxX
qZV5ZC9tQL8zRqFc8NjMn58OwgQL36KVYLKknBkFe6yx3Qd4H64FAckYhUBxRphsGXW4oDty2yat
rRIdCsBE3jebRF8PKZ2aDSoKDp7ycLF2QGQzv21xJq6vKkaChlwXuSws8LOxtU/llUvROVd52YJa
Km9oDKkCZ/zW0A+8WBwtskwTWiJax4K5va9TZMsi7MT9woROdS2c7VwXNEW2hzFp4ZPFcfs5cfTG
ewX9AXDk+4+Ot6HWwwzgoZ/Bh8U+scMULAfKeaT9LEiWY+Bow9FxluiTbveaInRbBBACNWGXC6Vp
cFIei/0zrQ4hss3QXUj53JlUp2Kx52MOC4BhaJ0FZevzlteg1lUp7HDvQ1TN9ZSUHr+RJ5VINzJX
FtaoN7PkRIzL/fI6A6MQFRHa2GFtEVL4ixvzNRKRue5Tq4R+So68BjJdB11UeLB5CNZ70ENNe5F2
LNcwoqg5zKCJvK/pXWDIsnDxT4xn5z1iYiowOOsMQQY3mTiH/g/luOrEJOCX8VWgO2ZQr7zlpKnM
nrBo8Hi/xsPxDUfxFDDII2wwC0PU3aRJa3QfU8wGMz1vsHIkzL84i+XULdJmWc5iih5SckSnPXCq
g3EsI7mUBudERA2o6UvGO0zFKXZ9Tdv/lgEzrWIiBxFp4WthMJfSru94a23YwUTza9pwlH+JwhxE
JnRflILPIGlLqLF8LcKbxs1FxiWoRFoGNMue4wQOGAENxP+T2TGsi+1bRrn2acI6ysWNZb7R3lgj
2Wj7al9Ebx+eSxm8P3tgnzwSqKXCaJdha0z/3B3Ja9CvYPRIdzd9Q8ANfriDsVPMmniapbFSFi2U
bqPP8bvYIzCSeYCJdvuzgHcw5ad4vJDa2pxI1W0WOJDsKQ8Iw/S1+NzClya5E/kzpWDN12GH8mgf
12rHYiSsFaWr2t47hIfYK0nn+WJBG5aQ+4D/DW2wQk75RnRrOFX5hQRdmtYOlkOT24l6lY43Yp9I
RnVjHZOewd5LEWMUHYgEEY6FmYwGeM2T3mwKdOnPAvxNTTS+D3bYD/Wp6CuVejXgzZyCpIAGSwKr
9zElTBhBPTKHJcVyPAffqDNMRDr2U/MLeW31AEwlrT/vkNYDdZJZSUGYQFZ8s+T9LKqbeRzFzKoa
VSkjwL84mFUoJxfM8kpFK8kyWKlrFchMkmLQxSa6rPGNfbUtWtQuPiKdMkqzn0z/MuezY7qqjYD0
6bvvDozcN29opo89Bf1arJuq7LYFgSrSRbTkMGdSXPkrcfpS+pQ2YKdAK04l0PDBGK/RGgNAD2Ca
lY68coZGSye0ZBB3ly21Hp8w3dhavr4AutCEgh/8sIy+GnuEfWnjjUD6Ql/zTPXVVroxALjAsETz
NEfAsFoTQBv/RD+wwbx9IB3kdTYUgW/pfQp8dM9c6XB1Xhlcu7kTxNnNNBzDvHoCIRLWCRKoCqpa
cRFYjc7m+o9Rrw4mVYUInUnoaIuWsxOaefs3RuUFAG7DIWUsKFW6NBPAnal5b/YvBawWeKcBvj6F
uDOTaY+xafZYD9CiH1TnmwJ7S1UuC8yNtN18fXBSEMeye+QxBJNbL6d5esKiC3htGTZFGnytEHtd
3kSBIDEABW9lEfzWosxlZaDGUzgCRd+8+qCK7w447bGIqVLw/XVzNg6IqILMbivchw3c/jD2gQgE
NfZNIlNJ9BKyebujwsvEYk84bfLUERGlurn9B6Mgn8pRZpSSJ8SlJIh3g4339GXjpAV9BBN8oSij
oBMkZuwOpwhnznfZtrhvWeb2BZSeWk4/yVs+91rSmztDHdZg7byTDuagc5nIsyN4vYneZNbvtah5
f2lliP+p7L5pt/KhvuNJpgWNJ+tfJSA2fMfXYy0ht6KqR4m9gbyr25iPz/1kdX548a7YnxvqW+UC
0UEp/LSOt8IjsKR2iYF7EeGquifWKi0VOi+H65TKH6sSQ2pyz8du5Cd/wPRTG9sl51PBKH09UyLt
dzAWDg+8w/Lz60H863lS1G3F9wCn/++Oj8M8u1S70AZ+yEgPO30Wz+C/b1+0ZsulYIlIou41uJ84
OhkN5uiTAdWbho8orlOVLA8EG66atzSVaUadgp5r76o5B47+3E6CYe7BgZLtMMYxYv6epxZOBbhs
4vwYJbHl0GjLQncJAPqMIWuUZW+VP1m3m8iF2zv8Trarrd1dVfkv0KTaXDP+QS+JajL1xPuI6kcf
ELdpv4hfR8Hr+ZKMjmlmoGPiWygcli2QW6ZMq1N6BjMTfY8YiPykUZN4xkbLx5fbOlA5fHTGsI9s
ZgAlpSvrEOkM3t2OW2UJiKaA6g0Tmd23P6ib1j5P9YXyH0nWkCr/BQHxtZqabU6imt42YXJMqItT
mq1j9vZcLx7SdwWvpajxxcvo7nJomGTNVXUcI1+BV+Vizf+wx21Mmsl1eCoN1lvgllCt9IaJLgs1
o5YPGtwvp03swr43HHIKds+AEs9Y/iIssA7Fup8mayPm0uTJE2ZnM3wAKxytMR5eTuRf5N7TDjkc
Jxks+RrlNUgnBFH5OyCuqVNk4V7CDgN5lFD3MgPmAQkVra4KgCAsJjxXwnUpa38ZJe7Mtq401C9N
qi8JPizs8GIYdgFqL8QHN+Vokc/hSlHX+/6Ixh37qs7w33yW6V8NqHLc0gTRrGv2P7aHW6UHKFu5
HOKr1rIS4GjQlcAJIIQNSsN288llepLIARt4nqTBNjF1kILK8rHZ7lLbZ4LrK7+3qEQzLMkd0fmv
gHr7eRjRELfhQZi8tDZrYCg8SYIXMi9G0JW/gRYWSjDuBuAAeae/twtUCkweCiTLah3X20W5YqTw
dqie8XqaOvSrX5RyWO/2imXwzYglMaQ9J61BLiUBpMlwWEs96g+dHSkOLjFg0hjF6OyZfOGswqzi
DKfKwUxj1QcM0HkXd8Wg4WSmv2qKNu2+KEXgyTMXuMSRWKFo3da446Zow9MNyE3BAxhvQOvPkCWZ
oT2ASrm/MqbVSR5EYhUb2+cCfeEJZrkpIluRX3OoXemIHYAK10l7QTdEEkEvurxLDe0mF138Hn7P
X6QKfLLosKpVERdNm+qu0XYqNobAcZ5mMgIylhGegdQfYFSZLf55xMdjRZozNlg9zEP5WcUG8dfL
zTyDbeUwY0iqtobTMj7On3vrIggJJJ3YWDRi8cDJuka0jKcE24tuc2oIaJQ/jGZAqJHXCRwraFYO
3P6OH0+kmiuwgewIifTmut5DHqq/jMMNk25hj7fxxNj73IMAseltdHmgxiEuqTl/D6BpUr/zcTeh
w7k3kEZy8rmk/lZ71TfZEkK45FCRoV67R0FeluG3rN9doY79PhKBYR1jFYSm2Wi3pxyc3GEd09oW
+iCuF+fY9lAvZNulXsJ9QTOaPXV+IsBQ/qr4UwIdrjZ+3ZKzGXDZKJ9V+xSt2emtf/ZabX/ZKmxp
6Uk85qIu6nX2Ta8ak7sRPo09u4cdCRY95hN9oyMWCLu8NZq37OEfnbfBALgVUjh14PkkwgGRvNDX
x6G7iTrSaXzLajLHiKkyOBXNHbCq9xv2OIPkRtKZWX7Zcj5yqFN5jdLFdugR0gLh3muBrZLewznB
fuFqdSdKXxIb5+/FrDwwVklowTN7etOgxCDRbtMkMwDAarh1fAGx0uOP+4kW1CHiqezA1/NHr0Rt
OOVKFlcFCaMCPK1jwdqJSTK31ko7HshPFhHXKcxVCh5ADLYEivbPRfTxQyOYS7/mzvhg49d7PRqi
gySqFmSjeQTFT+gZqxzC1urvMCIbVqhVuxo57Bh0RJn9AZ3yiVWB8nEGCmY+YzU+duOnvvB3Dm1i
g0r/TNyHsGClYEk8n9i+os20jrb1Zy6hRmjj8tdubmpZqUGghe1TEl09NwbbDJ0NX/sXz0LsGTwS
OyjgCumw+8aIeJKVBFqFSXR7OhMIry3op3xw94KBFc47FfMOkcXvSqrYBzM3naCT7nbKWKDouzQi
Q0HaEoqdGY27Z0GuymBWqPNjgG5d3PdKUK5k2KSW0U1a1jrOsrEn2ZAGDfZOZBFqFoOknXB5So9y
EoQ2fY5Yy+HsDLfnBU9jogBXyQ7LlZqcZ4LfDHoBtchbaqf64IxmrOeXBYwvUbVyOwWh91OzWpwA
MTMtlDMBSYNascd8r/XIfw1ALXkVNuBe/zL+523G5jd4rpqAb+IbmQxnJ3F1cUgBOZqp8crjyE/E
xNX/+OiZVbaLXXAtiWSOWWJOhX5nSl/2iDk41VpI9e5UCxiG429mTeluZl6lq8uYSPdCaoHS1Ghq
dzNGIPwf3qs7HIvZl/XNP/hLNzTKzN5A0nZsilVP1wbNyOOVQ+nJwY0VfnNPucFak1ohwwuHAYkB
UWyaqwuuVg2BIA3DePF4HK95obJ2wZHaxptw91olqL+4qebiS1xK5D2lpMPIAHofZwJvHE9cLS8E
ymCe/qWE8XcuBtaFHHFSseBxtIYn5eVR15A94U/gEF/e6OSZj0CFCQnUabmWD0iUgFQXUqSugTpJ
eadq17x/xrnfBtW0n59S6p8LVbsTt0gdo9DQgIrEdVEX0QBPMGOSKsmK/qgLeCFerBTlpT8oXw6p
dVvOlAVkuo/hMJ7paepch4yHQF/bvmFSrl+9awrX12GrqRvaxwGeRd/zLgW1w8c0LT5PWYDdU5tw
OLAl6JN0gYvEj9fa/KSfcJHpflztbEL8hOHbDZ0gQt49OEKNyPg2HbVwbqb7bQtxFYn+A21yCgh7
/xlPb/oueQ0EYszVtu+TsVq6G34noMM0gAW3mzeCiPLTdZAcY4VXTvxYh8vu7iXsSfHi5rEunrq5
TKUmdiBewDVi5wEftlYk1G7g19j3Wu4mYgeXCWPYUC49K+CAimSxPn+/Wixu1pDjFRcVOQCWFhGZ
WDLLn2KsUqRCENLrfqrl+8wfoOnTc62ZvGpknZqpiX3C9Er8UUaoFAa8y0kChf7qyUlbvogspqoH
KWZLOSYgmRe964ZItgwVz+llwPfOQFZXwEQCfyOK0hETj+FAUHXH9qWJDdGbsGYB6nyPgtlX5M2w
9jRaWonFLhLSXmtkroq/Xz0StMdtNixIxH6FTsBDDPIo/c7/Pui1moH0qvElRFrh4xd+IMm0wRAu
mTD3zvatV1f7bqnGBtqDz/KaZ5m1sQmvUwoQaJgLH+EDl6ZRIDDluiriZHgjFE6qcbH6QtypAxLG
qAUSfj0FCpJ1IpXAowrDL8IzsbQKyvbeCLcb6+J5+1cDiVSlvHVbbP8YF/iz9swcBKx/AKRyLlcF
Qy0l9yxvGGP6leRa1uACT5ZDM+Ns87qHgfK17u8K2wnIbW58ISi0t8z9QiEnEymu7FblVGZM7rfc
4zpfYMTKjvFbvlzzYxdPI0eNhvchicFpzXl6f0fV6G9Yz2TXr4qDqa+gt88oSwiMQ+da7KV9eS7r
IPhKKKlItJEngzL4OoT/BD1ESMv9G1CNLXoieJjRwUo2QioQJhTGp8TO0NIuWi/AidmrzhkgsCJZ
pVktng04dyTGmMJ6WbUZmCxwksyCHcRd7tdqYtDNU74o9J7PPBbmyFo1Gv7auDuYVW6wZwsDwGVA
QGB1jnBkLdgWTdncMC2Xlq6dNjvthpWfXS+QicsQX1BiWrxcvvLTdbkg46X2FHff+NjHu7X4PMrx
7lMZKPxvbMDSJBVUUmu1Ce5iSd23mkRE3xbfmmcUu5BeDa4nOI6eOecQXZhcJA7gchCP6TmDPHPF
PweH3j7+HhWTrqRI0vWqLCs5r+j+wBl8LE8rZmhlHZf8dihX6yv5hi4uNGgLyDSbSd+zyrcKh5FJ
2vkkAqeSB4E+K0tSJH0dFBYHrdDkdKeUZ8a+57rFI09XoOWJsy7lcrDw/qEMBmoNY8LJDZy7Jb2y
oFOXAEA/YUQkqhfWkj+Lwnxjwo28XzSzBPciZRaa6PfC4XQE0UCrl2acvVO1b0FIKRq/Bk1KfrIP
41YcCOVIolld6kTzb0Q6WtzgHJ8K7/H8r/pypL3H2Bqnu3B64v9qKu0r32ywXFQdhzfvGdIN6G3r
pzItnW1wW1Yz0ysCf31M7n2Idqf3MDrisEbARbYC1hIoRSb346VPMP+Fggv+Jjbqy1WyRB7/IxaU
m9bTX5YEnHSD5VAgmzSIWOPNfVtfaU7efFWX/VXqSvQXKNsDvIiXQoip+aBS8HVq+WeNwpqftykq
LMBHh7FdSdDdTYOhJ1FmtUSK3o57NHl8DlqiQCBmkBAmOr87NKlhDI6+lm2eVUcIniWtURkddEpR
5t5MPlBo/XT4r4moQDLHwFyq+k4yQXOz2jK9R0FWVBI5XFu/Z0+EupXGnap6AondZUFiNg5wPJrJ
GZ5GVX0D9E3HlrTquhdhG087nXnT2VKLwpxJMdkKcpQARWMjH+wTQCn4wZuSpFdI46t++jqEhBPP
qoGRhYgF3M60WlrNrOqi3ybCCoWHxbn5OFfDqxWPBgw7N3GgXKDo0LIMuKJrZnqRM5Jn1e9qhWdU
4NQyqerClj5Xh8EChyxiz4bQB7T9UrNhsxY5+fdnsonTQE+BS4fG8oH7kG5EnC+dNxN/xzNdAjir
qbNd2x1+eYLU2us4A/7qi2KZeRHYA/xvFBeKJSmmREnX6aG2JoSiaBXnaREefL05IjeAn8vdM8Hs
JuFf9LBPKm4FIPy61b3rFpaNU7Py58SplebTzZgIJ67BKuEXJwjgkTbNt6RUMD1WTe0e0Xsr48Bo
5AkO668h17MAkFC0ifAkIuEHOeX0NR5kVy45YEd4mGWt//olJUDzkOQtDjRs1O4TinpITsaIkvXS
IKT6FrKXclQN7G0wSqOctLTeUJR0jwZDFvPZn6x3rtrr2a5OQ+z+CMD7rw33hrcNHYs8oenYJJvt
n16RN4qL1Wrct9g0/AdfWqiPR8lYgSzOsevWj5Cc+/o0nd+llEY3TSdigENxp5+V4GHOTGCwD3fz
WXPDnuMcBu2ZhFHnPFPQqTQFdUsaxXQYAOWX05G40zU0lJB7LyfZcT+Zf9bBRezpXk79pILMSLhU
YRSn+9iJ1IFX8/2ZeE+RbcDAowHlNgZYx7ZZ83kxN+Z9xE9fJsJKR2afcie/K0WOJlmi35RmGcjA
240tWC0DqzY5nsXsWzNg+G4jjifXu/wyP5+HLxc/Qxod9zrldLfSQAsu9m2ZVDc418EXa6xukB/q
znpwPjCcMN6tZZ7lqGAmbsdm8N+ONQd6prcEGmzZ+gV7fw7ZzfIGvCV7gop+PktjOnN77EK42niN
h3vm019YxiBuLj2ftMtTft9TYKS+rLQhyXwG87FeT4dwygR6+yUCGANnheLw4b1w7ucaMebrehCc
+QUCyj7OKtHE6ubVaNUsF9wAgE5bJVqm0XCdThGdhan/zPDQydKgoAyxZQ5jFDRESyJgV2X3y6Ha
NQoJ4sqfovyibs0GCVnqh+hunG/h6ax3BT4420J3p2vE+yo5MkGs0TRUDvpfddPH7/xEPW0dUkEP
XOsS/9Ln5K1LTmplxSPGl2lYGoBi6Pz8mfgOykmyDcH3Q023OQLA5kynmXXu10U4KwnuKXyiOfEd
oX6IGmunVbifbygUG5LYpJFtMPmn0tTjj9liKFG9/bdKNg+JguJ2mVGV0guiVhXZjv0w5L0eyPCK
iUmWyHeQv3vMotEiiNHDmm3m0Re+mIe/CkS6kRRjdcvEc/O/gcKNng6Thby4qksXbj4etfx/U7cO
h0lV/D2SfJnko7DilAO8+FSBxY6br0Z905OoLrmMCScnwrtV9TqG0efr+ZGnnkeHWedfiEuWfOY+
xuHv8RwYs/12ngoa6zbCQSONG/Cim+keVvOqn6lFa7yN4NvPS1H10VgLUGLRnCCMxl8zdzihtrYD
N7WLbDkmWOQXY8XvyakFGZU/FeXPcVaqr/O7X3to49LiKI5EnPLdtBO7oZ8ky0Qq3KxkZIJeQ9RQ
fYC4aoYLkIKa1z09Gi3m8mIJuu+3iAKL2lFEqMbmF9ORo8qCKkaaVFkyp72FjUK91Ip2JQniGugj
C7RyrUncVooAbDjWxg1gaAwfjHOi1vhi3Dvfm/o04LXONgfHGEnVpNAG4O8KAWuoINMK5nNSAGoQ
L6MsiptBJ5SGJ4imwuDkmvKVsAFkv+zczzM250eYzsKkMm3GRGr3qTh10wnEFB1jAqJdFSJL9+O4
BY21+OM3MmOHA6yXNuiOHTqPGu5RyDc7WycdpSyqwhok4fph0Fh+KROSI5iIAqjeo8O0bVzlDt8p
6aOkENHyHk2M4ZuHIC5wQWjqV/jS3FDCDex9JPryqi92kssvqzO5AuVSjSjQ3uo/SwEH+Y/c7XMj
7St6eqHBvr1fdJTuF+qFWD7LwjVZTN91/z8yUnpJvB9qigiVv/A2Ou/z8ykt/nqMSio00t9QpFuR
cPM79K84Ogz9HoEcy9GVcgwcktsKydyt7vVBPjfuaIqW5CVTvnxDTYbGVlwFQ+dcMvcpTYkPpjvb
dZ5jfWhq5XvClnUcTBtYmbo3m3EyxwRylKNhHcoEPeSZd/OczZ+RRnjKaLbpeKZomoIlrRUtlD+C
fN9bHvH7348bXGNLyr4s39Lzc6jiWA1NZkvlPOMCzyuPQ9crlJGZT0utkgpsudIu7x5N1+vBjCjS
2RJOVGpnM5gkaqx1ag0CPUVihUrjCkSrnl7l7NbRjLLYOGSex1wUDxG4O8dYasD9AzZXsFQFM0PQ
vRXPPm+8zhZlJlHDVkVT7PXJ6boeD3bMimevka7XzleNWr/pvHv9Hqa91p+HBOM8tEtxQOoYYUeC
+0JMjEzevkOvhHBs1HFMiK6sdcHeIIZNtfCjufuzdjLV9F/E1Op5ok5xcHo2n0rlS7YIKPOeSS/Z
iIpFkGL7T8d0894q7pqycfQM911c5DNoaBK8wWPcUkmOFOOM5g2ou6kzdZCFrdRVQkaTdeqh/Y3O
Ml5xbkFZnYQ5dnnt0o2NaCKOmVc0GmmOfh9RDvouizFkeZBuncnrefY19boX7VCv5lIMmolAjTmz
iSvi8fwnTqFnV9pUA6cJ6f4Gt9V6I06HU4oNuCLqYfnKvfFDkjy8Txv7lDoVwkSS8gX50r69KkDg
d2wf0TEwed6OnbrnFxTsSKa03BKlMRE6y5BWFWH2x8VtgBqt1BLPaFVd7L40d+JoTIOp65Ld+Ror
tViYgj0+wyC/C5US89hXPhnUnufFaBAA/cm/5S6vsAL1x8RP4shosJUzEilw4dS6NikXzgdXVjxt
9ajBfmLOpBpfWDtnbIV3o63BKNI6En7p4DVbEdHnq6n/cPigIR8FntFLnYYSHZoCfaIKRrWtiabL
vmi8GUzgNHn1Lg899O2z5HKTV6gYDwMsEnn8OXdSQ9Ct9asQzIviQfhQmDecUFl0I5JKJlmLNGpW
4RLP81oVa5KU4wq3B+ZCDulLbi+PYWuYzFRdFFPNA9bO6TdfK+Xzh2Qtuj1cIK4VyBgt+I3XiE5D
raZCm+iUsPp/Sw+1SPKRfAeMJIPoEyI5UqDVX3QhVxq768N47BLHSkaQ27lAKOcbv9Okkryk4uMU
M1QuvEf8hIMhKcS0KvQudCOKL5ZAyQjIEW6T7tTkbAx4mDp1AgmQZzlDexvyiXz9PK6Rp2x/HsvW
Z4IrNnZbu0cqOAE17o7UTuas4fwvauL3Y6pGkV1u2uC0NEspZXvjpgKxNIxpZI3Lp8n8JsKqI1ev
we2t5/XzfEPGmqOyT5tshD4O5Bli+gqXsyKyDuKjF0qj3EWEY7U0RsZLjY8Shai6RCFwVXsvfNIY
hDrUQBgK8t+udTZGvILGIczngnpSRdyUnPYcdH6ps4MO1ZgAVGKQOy/2aSBdraLPwfyOYWtbFp9H
NesR9ZnsDY5hxy5fY5dVQ1S7B2d/nOZAUYDmP1lRaQOeuv35AMbnhzxiW0bHnWvYhjMTKhyHcQJT
AuGcR4Aqh4l3QNyyP2wvbI/WNGztlv0ljmGfw0jsum0HwGs4vL7yBEcEdhzl40zMMzbaeKI6R3W6
/y47lg1AYtOojGsANb3jtiyy4NZHBQEe3oJRmdcv+I2GYsxfASmLy9jAXn4b60gvocMaTrUZNgmB
VL9E70FF7F02n2prd3TBbWrZWgR0odCPxdJo+QJkQfYvzBFNVcPO5RKZ/VwO17Poyh1xm3vTet+K
oW18N015WpME1rokR/biap3kVtG9D3gvphj2Uouflctz4pv2HowBtxWZpskL/x8PVokeWu7jYBvq
4J4vcDbmvxku+MDbq1ILULhAagIrVCI5knV0sug7Adk9D9MopChWrqzG+U9PawZOVtiJmImSvBpB
TEg9eOjTxXvzA4/JHawXnht7mI/v0ts6b9FNo4Czk9i2WWHiNKOjtbyOw2SLvLeHj8/ZB+h04ZAs
PWvDFPlyhGq3pveiQ1YxZGggEz5ewdJ2Jig0fD0M/LwdpiOXkNfLt1mSJAotrG5ZJ8GwFHsiWTqA
qO/4vFuOjJXgch33OWzGM2JHv1ONP8+YSLwxSkHZFIdME2JIHAczj9gWotEZp9JmpmCGD5gp9rYh
SCAKCKZjvqLlAqyQ+p41svWTSfJe8NUMLvzVjRotx3PyQl6muOiR4vT6KBBIoXpokB3KXz8R2+nz
k+X8G2iLcdXomWoa8ofs2doC522sBhNW1UbFy469XHqj6LyWvU3EulAlBCS32bDBzfjXywjHrYfU
2YXI7TfSD320E7cyC4nmnZrxw2tf+soUDebnqPwDVfgEYtJnLGbCPVH8tQplplHW7eAHHfJC6eTd
ZPA0gJPTEspUBoyVfmutlI8urJ6cDjIcd1ORqNDmMHG4J5aXNYcEbxtySzdDaKzQCztS3sPVC+cG
jRvDgiWraSKdfWxCdxIKqp/h7522C9at4xPj2KIcvz8pS6SQfzbVMCzeM8a57pC8A6kcjlyJ8h4u
HwcfwUI34MqKq8nOMQOvRezVxsRAv/KRNnM0gHGBwZuSdCFLlj4QyaJiauGaIaZyOuztMuQW2fuo
neYx63gisxk5HNphIg4NUMlVMRzbYUs36B8Qh7PzXXXAYx3KpNzqwrcH1VMdOSe8mYmn3c/kD3qM
cC5+a78oXHE+y9VZT3JI4NX9tXQ5cNbTvPLdMkTNOHeL8r/dhSL22/GuR2nrXBWaT8OQwup5DVeh
fEQ0sUSs81XwiwmgBr4u6scA6xKoLmL/hqZjVoDreajXbpS5LLA4MDQQTeifLL/fMCkRBM2msrBw
OHSG/NFuIq495UG9k0QmERhF9oic2+jHLUpt9hBTUv1BbteibFlGUPMTm216ZRL0x1nATZfhEQq3
66FphqdJpdNPmDwcCStri6IXZMnJ8g5nudVdgd21WvaoiDcGeEh2VOrRpQ1DJarpbuKwacSG0wKK
7RJAT88XuDSMGihZyckjMJPzQJZvn2+2BJ6sSPi2948FDt8FAnb3wZ+dqw2/cl5Ys+Ina5RFV7n+
1oL5DHmKxloiL7ZEGbrqDMsC+95F0Ws6IsDNeJJriUQcFrQegjdc4RZRrkC0hq+twCq7DErKxNFo
AtsYaUjq4IDhs0h8BK8oDaVnFFbN+VCkBTWemmnlg7T8fg3YtLHZ+viDCFT0a2qSTEevlzsr7E53
QSHoPTVpjPYznPEOLySY980g35/FIkZQyK2s+rlGCbc2+2DX1cGB8UgBJxz5KvYYbwrr0MQ5Lt4X
nR9oSztEGzUietvcRWeLmO4KNPGur3LH+X5bTT3ehpdMUAI8dG1Bg0aTsm6SVCggkTHc8Y3tUSvd
B/JfavkKxhhy03Mv8+gQFmQBtUcDvWNl4yrkzPe+4FoE/LvFsqN6eG9RTq1GNVxcHn1t9V1O+4bm
qMNf3XcUASlypnROhyrmvVMUTKMzGlzkye+L1CVU55vkovWphJZ+GfU0NiEw1qV6ra1TQViDziGE
LrfXyyVz/EUaAKZrhUDEWJDYkijPt7vGKoWJz3aPT3vjDMgL4prslc33vzZQmaX9YaeuoaDP6zHQ
RsZ8toAIZIhqVfLnMCbAb1kCnY4pV7MuutQ8/gyT+bS0WicESeQW7qS++Z2j7pua14GJNsfQYzwX
/e0k6jCBd0m+p6CdxiObK1T3BelQg6gxBM56/OSGe4Nz9GkuX7BzUHOfiuB20mnOVYGA/AqX0x21
9cg6bqS/Nst8GR38cff0wXNaJgiqj/XQXIH6ibNiykRv6w2WpNikeHz4rk3h91o6kxJmUZUTb2pd
a9zYEsYJkeFSF/G4OvnN13YSDWpmK2u4btzTDwGFZDgXsvkG41dd1i+6U9fcOr22JLEpEnWGLYqs
KbjWgNm+fHZYYhdXydmE1dj1x3Sjeh9/KceRdvnVL7KEYamYQeSWOo7UP4Uv+h3mn4cEuoYYp+ur
lv5FhlmTkU1PolU9oY9cPQJInM0kXimkXVcumGQHMFPujIb9Qox0ccz6VivAK29alhRT7EVOVZS5
yYSBWVyPDD/QzWfnCnNmOipTagk8qI6Y23w5uSE/4SBoMJTcatHO6BK2ZcmlOmSylr8uWzWLCK+u
yj5ovgb5Y9xzmNkoG/Agj88PrHbV8Ji5Vt0/El9cIMwgXjHggVKIPNYi8YvQx9PLg22WkqIVepHA
YoKZq4hjHS9o0E7bjlA7OCVVWD54I38kK8NJTeZjwxPPA6tXfkPmbAhUaCuLYQZh985dhGwJjaA6
eMtN7+3Ywej6LMa6ljPJM3CyXn3dlBOq3zqdl44nFDLduXba9ww2xvm8yci9Fg+cKpzmsw9N9718
Ja49yduNTDSFy9vxsG4e30qOLXl0v8EPKrJ9PGYfOu8ohg4ejIGBKMJ0vac2iNvUbhwcDfIL0V8j
e/32hoIWVASoYaIk2GqtqxIWCamZKKsTpwQ7Z7zM0twMImK3NJ4XNSG/SgJNy0f1jJoBl93JvCFd
7xRP5yiV3ulK62NUHv9DrUsw2aLrmNphmb2KyaBLWuuTUg9fjQTASvbkInzR19eXLu+KMaIeL5lL
cNyq+/Pgnx4gMdl5LDL6StONTBUjjwqPkJsagjOOY4cd3mhn11v4V+px4as0kY75qc6YB0X+BcjS
dAPHM0uPOn3hMHRNWmug2EftyME3W/C4oFnlBSeLPsDRRyiR4i4tHkup631WR5hSBAfhOmZtkYVc
eNaM7a/n31mDFGyHoSKEL0wA0s0R9KcseDMvr1w4dWRlJVcX7J0IpV0jCrwKgKJDRrZASPMWgQqv
lMvPRmOO5Qx8aB6qjxC+NwLc7dQeAWi6gAXLQzW5bA+aryjvj3u+7P9+IT50jKFQvke2DfwVqZu2
WDJ3+Zv12um4W7Fbzt8RnbD2rrLRUOP8qJ8QSsD9Q7+t13cg+nYG5tAJdbKKNFq9EnmV1hOkoBfd
izlXQ7gQO7kXypYtAKXyUAZnYVLBRylLLwMVrTs78Jep0cTTNqIlgjkJPdKGeKTG0N6UW9aPdjNE
BuvgtsL/4ybRTGBpawrfFB6UnL1YTUZj61ntvLpTZzs7dw5ovVe5uyFZ8XleU6yYAgkoWaRDwC3T
KBCGDosPt+UQPXet13g/wx1oxJLWdDMYY3+tyoClfP4h9qg7eDqZNB7J0c+vIXNHUAuJlBcMqCRN
wZQgM7iJOcVcWdOH9H1Kni236t8lwTtMUITYcXW632bIbur9Ct3YLAcnD8J2SYJIpWL8e/yBjlVm
37Fhrd5nHnnhTKPJJ8W6i9xFeMKLKyU+1Y/304P40UGdMtFTPslplg11pkd+eXV3hcOVDW/gUFUG
If3i+Tu0aRo3VSWdnzDpi9n8DKUkRtZSYAqr6JJvJQabceXaWjIAmjGPMweVwJAzhLpQoy1GZNB3
NbVzNZTKNvTki2Unrtg+LebmoZkGcKE1ZazzRml2drH1NCRx82FKbgVF7ARNDVyhXd55lBbm+gHg
2NitGPei6fUL4zE0CJO2BQK5zXsBY482moYT7eWwfk9TSPrkqK/yg15MVnIo0By9b82P1jL5Z9O8
GYuUs4jXq/F4z3EiFaOPNarak03m0BAodN+KxKl7bltWXh2v+cbqtpx08gf2zEYzrvzTyS01v7tr
1lFC6dof+RUR9czNVJvWsgW/GT4qJp4ACldUil/rcCLhh9cGtzolAsCWLniElM5JdZpJt8E9+ohJ
VCrudGTg4tK30w/vEHUiGt07kdQUDJ7dW9QwsqO9wUG4+iwR3sEXI++AlsJgHAubTexZr5OJdNTj
aRD2Nm6Vz0RqxIVs3yI/syGBk/+JHiNr0Hx2qJU+FenjdUkUvLoAeMOblhkpkJ2Y5L1s3GEEFVox
oagc2KY59O0+M9l3wa3kP64T3G4cesYFjy2K0+Z4toJiSnnpOKtvjZsBNpsDJdi16SmBj3QvzFtl
yIoRh7Y38dDZMVsIkboky+HNDI0rfr7CxLZEt1YZBHDwQYl6lkaiOvmD5iPQOzWNOSOKAozD0VYp
jYIOWUVtvbPfGKsl/zwPQVMfJuoKbUEPSN218Ug1JjoYoMSmeunY963vCoiLsbrhQXgRuCrNIGqK
u69IxeUOP2+r6P2E9Vhn9QRaGyKXNJ+rjJfNoCN13mEa6U91FOgrl2HxDxQzSw4N1LNjoBT5gefU
aB8j19i0PHhQ7cE/lIQ7Fnu7QRa4zrhaSqSwKE7XiAfpRsXu/gNVbuL727fBfpyBl6pqvwrX7k8B
bPNrUvv5AEql2AwQ1IWXHqF9Ov20Zvm0p1Ih23K5fr+LQJSifhaW7vib6yyRywVJRI3B0/YTXXYj
cvSn1O3fg20hCDLN3xi1ESqV5GGk8nvVYzN0cA8TvEGNgQ1UKnaK1+R20TodKb/xdolOmqYm2CVt
HWxgYF8eYHVsxNQRQEmxffTSi3Tcu7AwlJ6SnmOeecqIZVj0aNQygRl0+7kJWBZRGT4Xz4/UQsA+
r6YLYXg1hrySJOyQ1e3xQWaHlaTh1EN6P0fUPOygOw/N++JIGCqbNPE7zKHRmYu/KoXJQwZA4MvQ
tra2e2VQwxcMfCGng/tWhk8l/1oIOwaRTYa22Le7TsfTf9ZXwkRXYG7GMcDy+FBajIaw2LAW1neX
O0dej4WUHokPrw7cQVz3Hfa146fGsbTZU0UfvU0Gzdq9HdCSEQUYCa7Di/6OCbClWg3V4DiOUC8H
wbLguu6aTZw/p+2aPL+R7A81fUF+R9LGCf3B22q7ptzIIaAt1H2x3360HvP3W9nkfu0i181KhI9l
IGxW44dYTxaoniRZrQ0CQzl+4SInoaCaLHEKTI43pO1Dioy/g9oAApLfAzf90Hndn9qnr27p5zjI
+rD9LLjttWXcAMIOYmsrxE3CqNJdjQ5Ul3guamZrGuepw72rD0EBwNqJwJxmD/s4X0z0J5/xR+1J
DUShWZjzuIGbFdaPYMy67ab1m1PnexYSKh1yREXtoEIsV/QIjlyrwxTEO+fBIjnhDrN1CcCEqY18
GQQEndjhrUhogDGcHJ40RBzlfB/sSoy57teJne+BAtd0h+aeiJdJf+Da/Gz7pi9IZLlk32/eMt6s
+blmVkhzfYWivyV7oAOswSeC/gGZFwTMkBYwxdGb0tOM0hQYXoYl5gPUoWgioSjFpBJWUiV/0EHR
Xm6/d6sPrGDdXHi2sj2vxTxSJmGJa3W50pAoUdaVPRA9n56HYEr7tNP0tZHYOgnk6XWwcYj2p2yS
yQ7vTrlx8o2eHjOc9rmu5diWL1kxtlOfUurS33XIRfFHcFpV/s+QnW0+/zw7TCa9/g6vSRHeQnWg
SVXy9Z2e6L/a7Sr9BZ4rHzKdExBVks2glENEDJ7eAufHHdSRn9sUglc8/lgAQwHfgfVnDOISEKVo
tWGlS5/BvkdMubq6KSDoaU1bSUkgH4RO3L3gksynhBNoAkqHzkLejWDzzxGIqMNIB16D+hQCxl3k
SYe3YorLtc5CHqyO4xq8rd6PKCIjLRvnFxChnmDm8AWqZBXk3n88wYhsF18vD7WaVsBDcuyShPVh
nOYBRR9QMPMBM6SLgYNDb7pZ4/3PBCtB0WURZiURoCBs7XxxZk563N6BB+Rhz/1FLrYcVePPCPm6
m/LsLV/jMpsJis2I82FKsb//P5Arrm4qMgvXUAxVeEhxTyb65bvkYYvXqYcEYKcFdRiI3lF+blUS
5K7NTGO/GIJobWiQL+04KJZ6Zsk9ngtfL2aELmfcIF88jlsESqSSfl0+D47YKoBl3qBZkJTxJz7Y
cSgG7c1XO7wG5fwSgLZY7hxryEj38sZvYzowUYU7kx/A6atsHWyE1MiPB5W9zOCt5iitlVWPyK3m
LGXinRJOYuVKpPWD+ijGsLAwsv4bdti2Hv6ZzVB7akkA7Ta7KvNy88J0uQnb6kunZ88PR6OFjahz
cEX9vuOWVg1/5qLNh4lBukDwz4TTHtNhhr6N3fFaiWzLDd6i2CPS+kuAPGo61Q6DEeOXa9Ar4YWT
GkbvxthYzoBmOUNJdj6Jy/YQeW6hyi7N9cbe1isE9YzO/s7NxTiEgiJRonH5BX32P43epfC5JRnk
tpN9l17nXZ+lrdE12BMIXQWSDDABLs23AymOvg0scWVjU8n54TyX5SyOD7x0cPA01VSmPTOIit4z
q1ugNHvax2xKlP2hoqLiFNNh7P9HRw6uksr3rvwnE1nL1BtjSPzBnagKFPZ7DISugNC5UQ429o3/
61ECKkenzbQyoUQkmdUd37jYIQdIwNoKWMLAlHC09wk3SnG4o6+L+ck0A2DBkIrArFBm5Rxzvkvp
Oca3YsqwhG0sqM7QRIJZsOrT22/XPvTid4NHF+Whi0DupNvwxKWI14On/YFlBsQK2maipNw7teJ0
h5NFWTNHN12krIxTFgflj+EvRMP3sl8wIJbQ5ef9sDpptxCQ5WROQoBoqqMf5T1LtI9ja/xhgFLQ
soHatx4d7ppUqrdkGsgp1Kadjy8T/9QJwj0L8qdZnBsXnbbcZH/u0PIVxKLJWXl/eKpvkgZFI29d
lFkaF+FmFsgePMTd7r61FFYT37+U1IFHiI2su6t30vZ2tIM99dnaaA+/Q0vBZuJVFfWeERDcPLQY
JS3aSgWLQVhXueabG+Lei4txJtT1tXvd01ruFUv62pIBYfDN4sRSLeu603v1k+NdgshMapHPPTvG
a/xcGPkLf7GKr2YNgpCkY1pbV76zGW8MrIzwB3hlgAsKAIZ9Bm/cFBt6jgM2M70MQiU0+sFa7Qu7
36mlavSveV9lC/RStkRLxwfBy82S9NEGCYa7qXqrnSS9bxeGfvA1YlO25AfOM57YcimxCSV3f7MY
++rIKSzpAZsCur4PNt1QfLggtQmn3FV5+qgCAR0KN6UkRVUNogPdsYFy4JRxQxH/K2Id+wJgPGsp
6kOWfsBzoefwHOnCjfEz1SIL/LYjIf4bW8YInPlJ0nXaPuOS1m/MU/Tw1sYn4CW8oGLYUPUUmoxs
/BuRnC6e9cN1EgaaCRxuHpJZSwwvFApPuJPN4cjpaKcDbzfGjJLUbC0NiSZBto8s3C6qhnrn2XPg
HLf/R7p68L85M0mQXAkSUObgFPGXrpV+OCqm+1GUnlJOIdKgSk34pm1/35Twdc336btukFgLv/Jd
TXLWrQ9nUUh6aleXUUq2NaO5KCZhhPNXB6uPFEizRqp/FCluUmBHn9DwXECwsd49lKaIk6PZ5UsQ
OdH5Pw1UoEAEPvBTV8cY8k/jsu8sL9QFmBw0w9xHjxVKLxtS+q0tZnbVoZVP058VZHFzihRUuMea
Uw5Ofml4yB/K5nz2j2NnWW/pjatLCfwotfFbyMiji2MgjiO4q/k5zfwIn9qVJoC7PFG00nTdYAjp
Ljw00WihRp128cNJ+z9bANNgVyELJovckwb4AxmiE/hu2ogJOG8inHhomA0ZMSIB3TS7zWt/Rhas
eKZ1W2SGGW9V3S/wQRAw0/jpXFDOLjwbJ1G4H+NiTDZo8PBXKN5M2oB/DqTfETasM9uQQgt9VSy5
rNNouJl9TmveY8DQDjM3W5t434C3VOPBgykznfRIzvqgDgheNt9Z7wyOaN9QhvEd2/cqUjkWKTMg
Wr6hsFV4jlTgG4McSP2/qWRCqm5LXtkHB2GlLRFbpR9DkqSg3DFjEslQZomq4oeIBfnqXuMdTQmY
0K5ve4iYWqK6tNQ0Ivxh7z0tKSM8e/JqJDFMdIq7samF4NMymj1RJiWWm3D4s79tX3z4l3APfwmy
aVpXFupOTwMp3EyDEfeQ3DFsBgjLHDQMywHoutRm/X7DGSuH08hFZ4FLYxG8DjeTdQEbMciBC19J
0oE+nZd1vnvAjWuk/LBy6oefEilkVRsUL6FA8YE6arSEdv5G50bKFfYRnBahk62F1zJBGkJLhjHI
IAAjsUXOOxpCmhdnp3xFJ3n0rjbR3S4YwejT/dpgTF/F7pn3QmsfNp0AIv4tZMykX0YVWEZbYQqi
F1V/6kHjkaVwjasva+AdoZHDKk9PIeg/Sj3XaxMDKJoiaKsoEO0MB/j1Er/GkL6LwEt6XE+F3Ta7
EOgeu+HKWgfEesmc8lvkUwOKCJPVddHXKlv6kwPRRfNUDAnlgDnVQSXJWrF4aHpEpaB/30WRSbmF
VcvcrSGmUsnrnvMpar4rmtZcUbWGar/Z6qxIbzUIbtVO+L0FIGHMqvF50VNKU1LdqomAVHy6iipf
jVpLCjglKQ+FxJnjueKwPkwbyAk178FNXWgZT8CKoMCj34dFIjvQMYrpAaacUkqh05Cgd3S9bXNN
UKUXUAW3h6JQPedrHs1AR74Y6GBUOnOXVrp76SpuhK/xc1bFbMUlySZqpdRHBm2TCuUFFZHZciBv
2a5/cDVu6XtRMv2g1JLcVqULwscq53s0Izl/ulU3ddl9ODeY4Ix1t5gu3P6efpxueJa6HBv1fw3X
lD3iLw3BuMmM91ZcaDhF2RjZ3M/Cpj3fVlPgbgLpybGSNhdDSfR/e2hMuNtCf/i+Z5mQJhbnh527
a8whmc/R8Hok5z7ozOmhGFlMJ2UyqjVNw9yk8i13QgC6Fpij4Oh+85nJqKnwr60x4i9PVkFtChwD
zOcYXBRupUkDz7mcY2gSkQoKSKK8T0GWQBqUZOkt+sGH0fjrCsWHFJUja9Hw38BmckpRkBFxjiSx
awpPThqEKbiiHoz92RB/2jHsNOw+ZgrOmZrQ+st5uaSjwyXsmGcboeqmaOyPjPWqoqPAiz9eZEyL
KoaiTHyyGo9SBkhCdPO1cKHs2wQjhNm1KAg2NsHIOeqS3FoGS/kvqfguLN+LUjUY8pewxZMCZ0cT
Oul1my29lpk4lzCGQVLMVJzYP9xnwPLaQeHdl2fNU1bolC8GVsshXG5Yii6gweyslpFUzglDvutp
JEu+/bAFoz7DMrwG7NWsTr/UpKQiaeXkgh3kQCUfPyAoh9AQN+6vwhEL+cQCbnC+BsHU2rw++oUY
+T7ejbDWDj5/+Bs0pMgMvs6dm6+7UAyqllqr4nbqvH04a+e9LiFP2rMLYvb+oVY3MAz9A9Tg9zP6
mmWQNoSdICFDkNm3Vf7Tc8nCUIBrN8h6TgacO6YaA5d/OAZTl1na3PA0HOSaR25nzT2q+XjWTYYn
JH1PWYVfvjLh5mNn2Jg533h/jf0K2DbFuedzy2qDkx0Z40Zsp2B7yBqZu0/x2jgLsAjbiZ7R/Go6
8ZY80b3o0/gN8zpar7WhKNJDswWs9y5nD973OuiRqBcxzDKqarIKQW2Dn2pDvpytUGwytfeMStX3
QEaAb+lxR6cUbuNsSOIQJylr5l12I+Bop+U53ZCgmX0sBEC/G9WYmf6gSZx3GlW/V7CPcqCMn+In
IqhlSLGuyDybKl4IdH9MKBVH1eDRlJXS3Axv9Bmqrwrsc5nEhlg+onFndNVJ10PO+DD5a4vcRbC9
UksqrB2kq6EkmNs9p1XN6NdjixKLoFZqdRh9NQTozhVHsRIoCeCd+jGgKFPP4VuOKTtnxf/sRAI0
8p4Pr0N8rmP+GwanBAAsxnd/7zAHEY301S4YhTJSFamQuRl4MXbKiaGX1ka5XkuavWPnIE4mv+l7
2Y4StvDmX0GqyJeUoZjAzxS0bXpEER6wje7q+qgn/D1q03uWQIxgmaCzlw+Ni1vN+hDO9qnV43Dz
7oNQXzZViVOHnys3YS8vGjDYmIgwQdlA9SubaOv5Zy72o3K0w/sixMVg/0o1cg3JlJJ/3lywwxqW
9GIh2bU4gnEaFmNi+RF4x1+lwM+BZBgbcM4gl26Ko52oGaQYG+CYPY19tkWj0AQH03VJrUBii9C/
mbRodqVjfvt/Cyw14HbiIY9ZIsU7n9H/JPRzbbE2mpdNF/o/Wm7iUqDrHqGFCsEablEhH3uoVfPD
XIai2CXdQPIPXjoQhFNSGPJ7Z+ELDE5Yt7QCnVU35Wq45L2y2QSqz1x5aBk6zTypnphJmAdg0Oqi
7QFt4SIfgu/WRpvVaiBRfvmgROcZFqdnVVjonGKZKhwBiV7LfoyxbxIhN1POeUBSHXCt0oQwzu+5
z1Vdbrw8f6XOq5C7iR36dYcthG+ODKR3PClEU0+ct5ZdBqRBk7c58HxhUkr4LS5EzxaEqB/zjBt+
4ScoekfJP2JST+LVpyahmLVcVZwvz9BaG0jtlxNEVoaOngrS0TtZrpfB+Ja5xJO89OI6sLv45Phx
nn4HDOaI0pYUVppAtSypEamDGoIyk4fEtyOs/v9j4yoFbTMurBIzagI5VSRw871NfBFhiC7ju3Yk
gt74ohnPSME17b0ZpFAGcW+LAan0nzuX41QYhZhdVKJSxsF5Kcrewl1LtNAPlFuG6Ke4YDzI7SV3
Muk/caTbrS0Ds2/1YRVeameCM6SbqjVN6ZeeQ7PooLz/jGIqm7fVK4ieTiYTzx0n4CUi1nJVF+zw
IPIUGcitHnnHi+NPjKnhaB2cuoEO7dtdIWiJ/2HzM7ZMkSF9KchwbqHCLLAItws+rJrABebLgCG6
7RhZXJXGovLLfxudttAcV8f4SRAoTMNgihBPCXKWcLiQza2rNft4+76GHvwPGCBZB0bnrEQ/lPk8
h8ejlD+4/vSr03OPhak3MdBcWXhuRi7y6vSVMd2tWokJ4/qafNMLokdE4CgukyDhWRkOufw7ScD1
2aGTBODDRw+4pKcyMnCXjpkjA0pGYa8JT/k7s7Ei+jAETfA2tnnKU05hvcC2+Gsmlpf6pKO7+OKA
Fwlbg8LrwOAmZPjc9SNGo50hZf3G8gSicl9YaKuylVglBHLMS8Lv6xnM6qtjBSN+uPzbe45PrQ5j
e4SIbf6vtd/JkUVGY8jgddBE9/5q09XjPvO5TZMEcUkJAR7ot9W8Dk6HiT3225vS0vdYRgOryhiO
IinPNevhgcoNqaq9jg4VnWNOE1tTz1Za+SuXaO/fE9WA44VId9lbc7dLJV21iM0KdmfDgduadLOV
CCCJsnpI7lSfphtDlyaqb1AgLgcnIV0o3QYMRXkclBTjX4NwrL2/imV2TpeijroQdFzrlrK6ZayJ
tg9DCOu5jIK5UMDh6nObM9SH7I2kmpYu97aSan3kY2dpRk3Vw36w95FGID4NVK+zO03aOcvasqi6
Wu32sBH2BQ1ZClYi3dTfK2+yU8JqhwwqiBdt4Ptja19R83SO4SVKiwAZhe38/cM2B8gNC7c8Dh9U
uRcnB7fgTUv0fAX43WNNmgpkt3q++UIn4DXz8LvW90Fv2o0nolmnkgcegUWg11Ppm5+BgKYQBotx
phSfW3aP5irX/2QzfyoHCVH9tJUf0HgL6SDK1BrNd421VEA+kwSRrr68CChJDvrN8OTiIRdRzQCk
ba0XA7ZplxgDObH/GbucS79CL7C2pRKwvaNKs9R4ggf+uDnrmf2pxNitm4xvbpa96GIwFlZCI2F5
zTBY4mJxF+DtVbDdXXK7y2ePauVU5i2XZvxAJ2SwcMEKtb/zA95gsN0qIdTrXs4DS8h5aa96PlJ7
YnebEnh+Eburk7En+gcT6u7ZF10eh+utqefXf9LxjPykjxERc52Wd3CzYhWfJfUZZc/VpLYe5BmI
d35IoBZV8zalyPnhqYMgz5Yhiv/qVWDTpkwStv2tmGLmY3a58X5ZQv4wfzRRwGibz6i61k8XqKz2
fI7YhbgZszNRhKWxvsye83fzPPcMwCnn/31py3IKdMRsh0FdCqxLokqtJzfG8Qle9YMcQxblWev+
rNRRjwT1OrLsfI8mldlRk7RrCPsumLRRuspwEIj2Cpxuiu13dApbcbHDsYcPeYsnIxjN07DEbnqI
e0J41AJzaXYhU2n/+tKx4j1SGq8K77fJkI+F5k2AjPjjuMSXg0h7klydgMEhd8QJiHi5ZkgqpIY4
l/vXJ4Z0cC0kQUeq9cLPRGK3WybV99mXNMSwqVIoqv5OkATI/1jrEwuWTj7yvInVRAC3LHISUJhZ
jJI8h+1orPt1urVHieQoETzboA6/2AKwVtQO7fRFKOnbtGzpQcQlcq38zzsGUHZyKUsOFbgBKfWT
Bo057PZ6bYMH1jAmo4HGmVdAqqbFgiJCbA/DlwWw4p2oRB+2MWonmj3QWCDbhZylhrnwtOj6v2/T
GDLuSNB8Czj1IJ1RtJ1l/VEOUQBhtMd20Ih3gzeVAmXGr9s4XfQsz4XyG+m9Hnap09eLad/x0nOr
vh73U93q0FOovEQDivqHZpZE88KJiC21lEzSEInrzQMYFgqfkD7v3eRdp77nT5T58R789rh/7iP4
oRcJQ2GGCzZ0BI8+ArXH624xx9rI+Fm+A+20ZoUozVkJwxwaEV540PsM4/DMOG1MtdAUgO8PZ4ir
aDvpEp+OL2gJtDo0I2KgIhJxVdEv8XwDQXv0cUat1diafeJSxTmgtxA3ibZdkC5jJJK4E44U3JXq
QjiTh6QyUciMhuQXpJ+Os1qCIFkZsHnyCoYoX+v04WCLNNhFveoQxvpcI8jRPzsyTEmBsg/7uZ3+
ILKWTQE9fC8nLApRv/Vxv9Ns9Bi6a2RnCMwH0D6W5k3yKevDlcbxbELRXNTTHYrwDsC67f1kB740
M5Z0Pja18CcloooZnzMYsNQqrZZhLfyCq5yDfoxD0HbXypbnwW+tEuRqyEf63mSHk4e8T7objvBX
FmHQIhsKUB5KQxXZbXFAIkZ7TpulQxb7t6BD4F2nekDIV7YNvNAf9uND8A80+hsRICLrN5tguiL+
qgJ7yHQ9EzpB+aw69NmFDRMwBO00OxMgGsHAp40nHYOTt4w0ZqfsSGKRNVszJM81vdcIpvTAnQIz
V3yiF38xcN9ZEUug+fUBxEjUeW247++yRbEwD8JaY0RZ0OsLVVQTh7PXdEwBW/FfvwBlPChdR2gO
n8z024WgFVhqhjAsoORxELqdVgNlCVtKKvzb/tt2Yu15EVJT9VLstU5n49wkHDVREtEmY99Vn97d
v3dVePG/zExcIXRMBZeFj6Rq0fhfasJaLziWBKF7lGb96IGtz/5Qvy00LP0BBMF3sW1mXmRB9y4q
ggjUEvUstVSCB3NZ6bUm9HIVTV1wsdpuk1SKDAYhHum/43vZinXGUnduM9TH9RHWp3RjcvPpE84t
/k4aomG+Ecxk6jfVSkElyiz99GJVP8QhC9JbzaklXpxMgva0kpyAiXkzm0T7L/dWhGqzdaXZnvdn
IBwo/Ef5tzqlRTRGH3Ym6ume1jnU9OXgDjE0ryfNdHcS5DK4dBKP5dROQCv1NM8aEv7T+va58Ik/
uFuDKGJcgC0sss17GpgQRXA1ld5AMUEH3e1TlwjKm/4Ktpl3U0Px9Cu0ZbTUZqdQj+GO/VdvMqen
X5OEgDaEbHi0ByTRpQzjLmJsCeKMFy7Zi3A/e0nscZAZO9DuDzGkrFFqv9Y4QGlOFhEYYHEG7WLL
kZw9sX6z/YyBfL0EklwSyiHUHNfXrXqwqajCIgH4y8hZ0WgqMQuVyIKIQk5iZr5d/2anYsGua8cn
cjroUf/3nIG8pc+8nXOM+oUPb+owkUrcbXI64dI7RivLSUiM2QInrhaL1hZ/MNwq0vokB4zCHanT
4OMeY64+tmeoqJr0OYoUNsWiq5p2othfDVBj4b/nR9xTTf9K0eQG8bga/uf+k9gE6bFYQD0EcF+l
cTuZsaWoGoZ4EY5rtRiqVOkBKocNu5PLT5u27m939dHIa7YayOfznH/d0FxoBhYEJ+8GK4mz1FAc
Cdx3BVruIKnNFlhMV8RaXjZuxTKK5ITll5dYUSXCIbK1HnvPxFWqkpOQgmS0r9GAt8fF5kszq/XQ
mA0le0OEUwrUCuGmqiPHjJl2Rmt9g71MFvqfO3cQH0iqBf5wACHqNhQoexVR/QwiD7s4zEix3ws3
8Sst6SN9/jLXEOL8xHlx+qRDWowcX6tlYw0XsYaSBwCetm+pYi0Q5XEVkK7gRw3TO/wHop4Zb++C
d02XQcqHePjnZNc6pm3WOibizEG/raGO6mwX2mkiCyoj+Ov4mEXMLDVoU0P/k1ya/oc+SiSEX3fv
A0YaO0t7AG4OtmaMzCPXbGaXKDzaLkxkdKBHeTbtZd/wTPBekguDfVzRNSgHXEo3qmhreKdX+ifJ
pajpHyS2Hut1nXiMnWuTS4pD6CFtNifOyS4Okacjci/NVpWqF4sNd0Kz9uymMj88VObmW9QuiusB
4Cfn/GMsSez8SPWrc9QEYkCC7nrzjRHOdKTq2qgSdOMBXyeXqza3UPRGMQaoVWlQiLGa3xbiZs4E
2WDXC4xuFx2rsCM0YMg1XWxzYiGneOG5QpHMxJdpD5SVoL3bfI3t1vrS4/Zm/hjdaykocH6xQa8Z
hLU5Eq0rYbR1OvXUw3vyzFLO4+SU9ggFajoy/fJNuItcHED4M1EJnRvYPR62wdKHJQzIet8pdUd6
sey2vvT0sKbQYHj8SHQ8HNYnce4tL6npsVpwk/YEFdfTHPBKmD9LtXrzvbDlF7iadcUolAE6i0dI
lvNV7dZsSqcfp10JqqPmvGeyDWsLsxr8BVaNPEE8ajUmH2PbnyDcIPlhL17l9NJXT5Nn72U/YvYK
k5lAHOdNVJVgNJgwmhhb2yUB2lR27ZzOOXHfKIe8z3tURiF+xyMB7W8PEfyTBpeYJi3GAyt+zY+W
UE4zEBZcHTkIeYy3/tTuR1H+jj3SxRTadZlqauZuvAsrAnfBfYffilv3X0eXZAcs5z1XGZdA9WAj
EODhB/O2cawuqm+Ijxv4GbwrkNwOVBiixljoP8F9yMnZdkKc5jaBGmxZz6pcqKNnLX4CI9D9ApeE
dXW1IEnW013gopOeTbfIov3fyYgKrR2ui0RidTgc072Qkxf5tGjpBRnI2tfhk9AWyKWv1DVhqyP+
fkmKb9mFE/UoUwMpvgWQrDRpPRog2z5tcHg11qwZIwiRgS7jFb6yeFbxgxVfWLyD/pvX2G8I3B9z
ga1LOG8KY2zgCB01P6RCpPLrykJkKrsTciYlhIo01hVgLQ0aXBkhDbyP6kpa2dLTeDs67NhPVPu0
kXsLK7XmdpKGDxesO7hrfsZTpAB35XSs0XADD8qqlKlSrvT1R0ILfGhiKBJWfufpljyf86lN5F3B
5XMwapDIWhcbcVGXbDHZG4pPBC73hUIItN+X+MpglM9jWBagzOFUWfLtfmela0PuLgFTbOuEf4SQ
kU13e8J4LGN2nX2OMTs3H+85SXW+2JQbv6i8OwdjVV1uWrt1idG0xK76VSCsWIZ3F19Y9MzsmuuX
51r1ZwowNgEW8/Sezwokcu6HB69EnrG4A+vDBRgS5WiII0zojmRpx9m4sOgC3Hs+0lek76KdXyxZ
ZKdbPPB+72TfyB78vApIu1CZ2yVdo1RBzGG4B+IOrtB41dJZqJhSjpulWWQwH9gWNPe9xb1tAYSJ
2Umc+JW6WWJuZcGc+cAoT3WZa0IpBPdhiDQaVqtjrw1C1ak1E+RJ0Wn/fp0VMNB1hrbjLUfJ95VJ
0lu5YxjmaGrcJAX0jO6vVvE0x4pl8vQU4fmDAhXfKK0D6Nc9ZLoDLly7PvIQOqlA8c6CiuLY3DCt
03wC/LgNAKYwp/s3hBCzEwjgKlO0ELDh2Q4epv45Mp6qcfFxhZvtf05xberzM6t8xelsaWTmlrqL
bplZ3exUlqIbAyJJcdbSdtlM2cbBaCj/iyI8poem2pgOd0Mty7/wMJkOMXMXSNregjGSy3ikqyZl
Rnlckh6bcpZXv79cHfRH6RI5dUqm9jG4DsEF5rs+h+QrwAMFeBvem5ThNlZQYOcwX2SirgxJT1Jf
DWUta5WOU3LMdfu5OLiVLKQykR+YOdRUuJqvel9B8Mk3ZiSVMBlrMb7ShlAgWwy1SN23F8uxb6CL
QPSnAP9GJ429EJut7sK8SwsiP2OwdC22JQcmq06mFNvfUg8+SmwazcSttT8csx9RTcW0wxY8dtoJ
dHj1Ln0EV35dHI5y/mgpQwdNJDunJo0KjnU31eYNmtVviXlno7o7LFtOjC0Y28Kbzt0NCfb/0GEQ
AQ15PJNle5TMCi0VKjXseQ3tq32acz0yaInXDywyB2lGiEfiJIhqgmrJIBEpU0STnegIbzDqvISm
GqPVAlVvlVw4fzXd72si7mkaeQFHgow8M2StZatxBDXWvIQNdNSRA0C0oSIpADOgfoSASqgBwZSZ
R3dSEprPjK6Mhs2XHF3Fx5LV9qSdmDeOsKM5FzJqK0Kn6HoFZRCGPA1qk4z6J504v40hp5KIpN8b
w65u4f9tWpnOXVLHAvmo7jCw26POYwFaoSEMWOmYeHWFLRW9ApEGcJmZqBuls9jlHzfF9zHdFEq1
tgJK6qz5ModFAmYd8flO63lcADJ4p5t+UmWYk4iugm+LVIP9tGGeaDsVIuc63E9Y/lNdaHFfRn98
HhyDhPO3jABy2vO9nydRG2oloX4J/O/Y64za4d+Dkkd1Dkm1yDzBhu7i30FlKM2xhQoH3uLDo6wF
R5DdWIt5rmCsv6N4FbNe8sx6EEiBe45zSk9HNJhh9v6+xmwwNFmt4wOwW6G1kN2EFpJfWU2sBEAE
KF1kvNT7o/23x+nVBe6J1gvHLB0l1apQo3aOXuvVt+HcAWGPVhE+F1SSQu+ghFe5HJhCjoV4K/y7
tIE0lfpLd+CC+OeEuGpUEMBpJrH/WscNbU7ZQYUTdVd+YtPEywXwFL+9tV0Bd3awKfzpWCybNsyd
ItJNMd2QEZPgvaWdhuxbcwt4qBt/Jtwp5v+n05tsd6MMkh+ga6XYb88lkuwur4tfeJbXAOHbMdoJ
6401Fl5o9lBzD6Rq+n5umcYyM6/7S9Y4s1ZQvPW1Mhr5qzk5O7+xWxCuwiP8BVioJvYSEvBJM0Rt
573QZV80a0ni6GVn3mfocoLsAHhtKN/dEkxbLvVpW5r0TLl8qWtusHcF+Ci3u62J3nk9ScbNTt89
mV4+X0SCMU1MeA5A9rM5D8/W57OAn1bmV9ccEHJ7psR4OUk1M4tlG3Fnozw7ms6TYm0nUJI+esbs
jX5K2+8TMbJBO1WkCdHsYQTC0KLylmpexXz2HJszP/mKxGddp3HG5J4e53D078z8BZK5abm+ngd4
7M6Vlp08fAMMLCUfEMi7tWubNE5oAlvqE5IIGk0/dgf9Mxq4Yih+p551r2M5m9hZYByPUl5LLKxT
NAl5QuOJAueyNwXcqThPKk5mH2HPgETpGYsSsiYpg2HSe0PQwNP0I2x3kcK0/7sFQCcCxfvy2So6
SmAYr+9l3bBqcWK4TU1qWbKGs5+j+bHQn0ISig0wpwKXPdE5ktMY7GbScn0JjvSivWeD4zqjWX35
n+GJiDv/TN2qCQUMM0BuVwaUPAijlYgpV7P3lAsM3nTKe2hEGBWcB+vm/oCsVPKGXSeKWq3bI9ff
lDUtkqed4tjCfqt8kUoAMQ3KxcKqlrOqeuX3exqVfmsCrjnabLtTCDvibGZzn+tcDmuKq0uPtKuz
PsxSeF2APikF5q02VHjfldi9SVuk+Pt+vflUxaSGdmpbJJi8Wv1ZQToATZeG6IAeUU6V1wpZlT+8
AFNUFHsairfIW66+g4e55EbJ5KUVkeaPgd86jDimNeYvxrrCCPepE4dR/2lgrTc1WilTnYfRgvbt
wmoEqn39QTs/JFwT+53VOlE4bVNuDXZA8frnUquGaNY7dZd4sEUD2/Mo/Amvy+3POKSjW+4iCuCX
VR0Ky18BdY8H/a6jAcM01U8kfdb2//Sytt8j5oXR1GjfMJghpNShixDejWxVczY7xRiYZ5tVjm9F
BVCaKMob2G3ICyEYAHdgARCIB3yWBH2ohtOq4DTqB2PAp4/3CRQby/YP6NGmFSmO92YUQx9qERa0
TbsqXt2YUoPVHssNZ/VV4m1m7XS/CNQsVwgj+Hxc56kZasce4dNtxjaRXXlPY51fSfqC0E27ZdRz
SMpQoTFR0HilXRVh59oy9JUXP3vDWzbTzPVL6lExytRl0Y7eh5GFlcPzbl4vwdoIkvzDm85obRyo
ZLp1kh3U8oKU6m1/Skt5GtmPTItF/tuAF/112ZtNgXsi/myf05wdDowdcCWzQaxqDWNxZI/7Blbs
RQU2RjGYsjobkcWccMhgyQcRtSBYdsAptWh71Qw3/6xZxhaxGsfjDO6p+Vof1IIiaNqWNiIpXEZq
f7y2XMu4ylGtZbc8GJWF+mUvN8Y/sqCtCejaHOXLVeksVNSvzPKd6IX5htgWRovmvmeXgO/tfToH
B8ejW2LgJi70qYdBvF+dIbGbJxfYnnkd9r3cFGicDN9sOGuV0iHjuHSu81hgsvuuIwMhh+U7FD5a
8acjeJXixd617MPsgsreKeb6OWkO12H4GPGHcsGm4ueYS/nIkXgVYPg/WFTTt01tumsEmkPJL0gZ
CGVLc+AkxXsF8I4jtbz0uUh4Fw6n5aCyYXegWcpONI8nzZS6B9sueaDgzDa+FEEB6lGr8OKKGUwO
bOCu5MyOGlYlLBawyav0bGSaiaZ3gf6Yg9UMgIPDw3SeQ0mkGhsH9wSA9fpx+XuVEeYyZPUcPX4F
xXM1urvWFL6YJVd3zeN4fqEVCpaTvj518Wf1QJM1wW7bvCzJlocZVnm7iNsbj2kwJKAg9jBECXRP
wc05DfORGvlPbEbVHzwYAH4mXsw80RycOxwry/HDlnImr5pZ9Qe3oepxyYgvBWXGf/D+H2VzeAev
slz6+g6P6oAWS1lGP9CWFBXSOucaeP0neO13/eGd/aEol8ylbCqxiIvHO8QOCyubQYCatA00lKzK
RkUrGKyWJAcVU2s4plMfzIQjnlVeVUzD1NAAmaYsMMtIQbdu1Um2vqnbcx77KOWKXgZK/TMQHzKa
chTaqjW6Tq16gzZtRXWuIp8NsKt2d7Y+fRlsrHyaOXqA2Xo3VYEpgX3Unw9+aRX5pBWSjHB5+xfW
p4m8IGlY9hHDU7PF2yS0obvK/wxi0ujjy9kcHeVsG7ruBdfB8Nf9S+Uopxsg01/t5/SIkbgZq7ms
6Y1aNXC6ULmEFhBUt8psHOrr7liyq5La8pd59FAt2BOaXz3mqQY0ljiZswhZgzcSNPIMTAIYkG3W
WKX9N9XCN6KZumw8b4/jOHtZShdjWvm9PtbD11pOPfRVlh/0NbjxBau5Eo8n7TYKLaQaa+Y4FlVn
N7e0xc2TOR+0XtOUfcfuaNo/ZZ7yeq99/fkAhxFpHkZj+dcbBln/AdeYqvsZVr0+fFKPYRHCRyZc
dfWvv3ycSA9YaRrjoG6IAJjUfgDdZRvc6ncj0JZ8d2sR+GVTZtyZ3U4HTi5rTMzjrgZGw7nClYCH
OFB7dYtXJxhUytVQ5DRSBfoHC8XL3x/15NZ27HBcEbYBsfwaCubLE3dKm6wjHLj8/RVQV/y6h5yX
PnKPzhS0UUuECdJChtBInRy/xpMi0z6MuPUW9KbeK1MG8Yx/E6R5YaZ1J9vkHDAAxC1kHPmsB67/
CVS0rj6pEDWFosYQKToWM8SDnw+F4BeeUXezbojMB07S8P5fqcEgDWmnFNV5U6c6IpOjAMndXd/b
A1ip0RRkjD4g3GzkKx+oBZFOW3Hr2GOJmT9YDD7dYjZ55EPPdaL11ifkoSzaYfwoE6u5wWFvO6+T
1rd4G2I9Fq4UXobzjNUQHd4Kw4H8UFt/WqMeWUuwv5Wfkfw3XZ0SU1CeAWeHqsHWizPJVYKaiDBb
HvQPVsk44ARm7ii6G9+yKFmeC7MpA40GcJQZkU/q7SY4PB8uBHBkdk5KQmqEuyZuT1Zl4xGmg36O
YxYdXwqsnj8ew8FhKcD2MWGZw9PUIkQ6HWhwrgn77Dj6v8bpxqymHaqdBZPFOpjegNsWuaqzqNuN
LWBbKUoVWzNHBXL4THOws0q8mVj4P22+heoQMQFXeKG+nnVuYDitBynNvZdSEGm4vTUdJLtTALzS
mHPQVmeWdO7FYvAuAmiqbaYq9KjaYruWW9+Qad7G6v1ck1JrFpbvXzE2VmOe6TtULvSxPCzcbdUW
wWw2kMMDUjPMnnkCucKi2KpGcVL/mpQhPBqDt1qjaaCohaSCqeepX81kpo3Lm64PQHsTHEOvdkd5
llOPfdWS0bdnYbs821O0SYcCrQqDEpi5c/V80ptjAiLuNnuy015/4LCnF4uig4S8nSNPFshrG5/I
7uM+kkWIVJOXWiSoIWr4AfMACuih5fpRu3RPI12m5zevDHPL923F2ZW4Aobob0Q5uCydB/c9gu8/
WtIb2T+cjXXUa7blZyzR+pftNEQQJwtwX53A+YjrEGBm/91JqfWBIXiPx3O67pwWB6WijQME/oLR
AQEJntPgSil6igJMFC2id737+21UEjA/B+Yq9LnS/qSaWUmXMJS4MGiCVn/TQV2+w6GFPj6SjeTC
F3eRZ76h4pXVCqmOLs949JjoXHC0YodPqFpri5ZMfdpm5t1KpI5J2+O5khQ5+EmZCmefORV668md
m6sRdbG+QoKCTtQpGAWH3qRnmfFyFVg/JI61fnm0f8APbku/YHxq5i3VE3Hidc4TR41qveQU8PVb
ZC0i5aVma9ikiFnReQKygImIyXU+ffTFTIORztgYKz1jsfjdp/wrqe0Pl6Xsu+B8vfq6XaF1yTr6
KTRuOwqeEJdHMxxDMn5enth8wOns5/aeM2NfQbz9d91qcVSKum2zjiOkjeuUbusN0QZaN9sPrIDM
S5Rhf1DfXtOaw/egIDHQll6TX+hNOQkCIGUySakw9JRtvhFPx/86auXBgcD1l9HR4yHoVXZIBj7S
sCTBdXAUtAVr6zKef+TpbANPvqIIXzwU/asahCGVXDOX4DhIPmwug5Yi1jWhtLLsBZ7yryOPwivp
l7ej4qKt29qHpQhJzqi03zUszKKCgakrO/aRI7fWN0+8JiEaqCyciJ2HgTvee5b2ESWbCgFOC3uv
Gn1PIihxf6zPrIX8A7Bf8xPBTafskwTqDnECagpg/2HB+/BsjfOGdnRnaPrnVOlVP/IAAEvZ7Qfc
6Z/FHo2jHfD0pGJ/bnZ2ghcUwPjD+1IEsHrRyBR/6TQxjdxFXQvBeXOEwpNVdMssCGpa5OJS4o7r
2rbSPbu8Kyv61m3W3Zd0E6zGBV+9azGfMw1/iVdN2N26cDHlgPsb6DqC9f8BTzz6A41HNDLvkpOG
hzW0rEuGzedg2nfsfJIL+VnG+AEBPyTCjXot3B++BWlEC4oBC+oScyDP5PucC8YJXqf0/EUu8T6a
6dIACOjXi0cWi9YlXV2hMoNTGqXJVpIAT8Le4OpVEo69MKOfexYOKfteKh2K+owoq36tUryDIa3T
iUpAgXo1Q5grZBf9SSf2pDZjLYHZbgo4lUOgvTuG/cHy5qpBAGaeS0fkFVy2muGywmCcOwHxMkgU
1hDxTBcAsawmXMg4tHLe7frvE3r1rsatHSmKhVJzoqgZZdNnw5Li99D5+S/osGHAb21yE+wzOBLS
JbontbMBkhZFoKxnCLYeAtb2Z7QlREAZaKNzlfFbxBxNrNmsy9mvho6le9hES3ioccKBhIvt+mMV
c9c8J3a1G09cGmNq6v+AM/UCkOkwAm0fSm0QNEt552M1LVQ58JpfLuewGqLE4hJiWbaEqUSLVOnk
Nb9+ja0nHsHdP25JxB7+osIUvk6hr3Aey65N667PWftuvgV7cOTh5m5RoINPOt6hS/4r6x39InCp
1Qx36qz69N5r9heTlTXKTFNZLta0t31s1OnkW4R7ODLcSggPfOzUHMGzZMa5eZk9Z3lpM1L2c+Hc
Z52qUmf7MAs0cxtgpvcxDvSEW3aA56RcVO00Vd1lgxhMltgIVue98L8FFUz2FuRBkyjGllLVSLX8
PXXVYNxl3dazJu8iWreTE/kXN1Y4xPMcrBjErJTcWqi6NwA8TuKVm+rkGBlyS8bDQVEfXk8PZutd
8O1nxMwh6ngudX2QPjeHOFS/vTdAMfhspgB0rJEvMY2ct3VgAv3ysBjc8FWy5g1jwynbby1tSJ/y
YJmhSkKzyAEb5Byfdf+XiidBjLjQpoV5kWLEKXi9y7I5S8+P5XCczJ13Kg14wl+ETDJZvbd2cujt
ReAeS01nDy8U91mCaob73FyTSBO1gPugFhSoFDlVaxIB/Hys/Q0YHYqNCT3umDAf9laphFE852sQ
QAyqsrsr5tL3zNBTYwBS9y4mXG+Sxov1ao4VjpeaAMPxTFlVXkvq+CGCv8vIY2stAtW6FKrKqPWE
l6PTIVAW62YssVmKYLiv01Pw2m8uaZrBWHRNYBfTgoJKU3U0EOsVMZgfyGU6RSYAhgT9RMHFIYOS
Je16d1BJYDX8jQKDB0axU/4/QIIb6jAO5lA2znsvCfJOC0Y7Ql2Rtlzf7mQpr86WKmS2Ap2EbmWK
X3wlp/uMyELMrjpoR5nDiz94eCxNk4+4GTqOJKQK4tg2/Yy5Ig0pHWFY6I1ciPgeXsEtVJBUiSZR
r4xBrvaj9H4Zcq9qVJQkN5ZSYGeb+SwAURSrcs4/Eq4cMZfOv/8n5CwMBIcrN1ptvojATq81SYUk
v6oUqTIlj4bauacvcN7hqjjfM6KHKLxm/NBZ8ZyVPlk8JhmPIvnRemiZHvlvHIwPVFj+rCtzG+K9
z7Kl5CFZlkEZsLg0kHNjbsf9qr2+tylU2ubGiDGTV71x+smycZsNhHao7RLkEG5GCS+NbTdSFdhj
8AVT1J+zbrEj8CHIOYe1iFs6Mh1PvgOlsgut/87CIygq0JS9y9MX72TfJlYHXyVST25aJkQXwfif
Gq5hz79Cexof0OifGlsqn3zF2zENwGogh8cUVB+2nRbMmq3LxfMJ5paLooqYPwu2XdwSJQF9Pi17
MyhNNoUb2vgtznKJv4bN8RZQeGmtlgn+wVA79mdapimrL8eIwMnEd9NfwDuB5YMOKTsDvXxZlvgN
xfH2yme7qTrCJjKnGwNp1+RgyGDzleeoAa9K7qhqCXunYlIv7qWGYGKa6htH3d++S6ZfSKTcyLXG
YBrZA/8UUOsjvx4H4cTn56fdOVWGmG0jufXptvtuZmsaEDb7J8sPkgUEo1RE41UgBlOihYVpCQfC
QfB6pIMfMZnv1MjAfAbEsjVXyR1qsFQhOu2Jf563KjOhUPhX+JHTKrtkOOOdyUc5xNGaWhRrWW5B
DZdFWbq/yiAGSpfOoGFeEmcmxCZQwc/DjfY2MHSZx9hiefXI96vHKkkelEnL+NXASAjidonO+c+6
pgwzqW4u3xafclf6BOIyczOHM44aFJeYg2gqn4V6iLM610XoCHnbY0ZTxu6/ZDwRoMOWcu6VyOxz
UAwL0a6PvNO12auYnoG4ObAERQLj3Msn40sKUki8PSOaZO/g0j7WSkGDCDEMtt+TLWeuSDcwAFtI
PwAYroumlNdONz45y3JRfik2n95D9IGPk4tOKyvAC4SqDQy/FAHCnhcBKieBWHG+1V3IUzgm0evC
TvxAW0CfhUm5+5PBhzTRZjQYWni4VGqbpYkjtlxdKGeqvvpTe+xfLUV96kVOnSpL7bBilUOTJvYo
TqCgGSOZGZf66WGRv+6E0bHYtVlq9jtliXjgk/mmkCQ/DFJtllvhrub5CWuTcTZRnZnWIRAYgiJd
Ax1pwGJdQtOAef84C/FjrHWlKoag/cOJeQKZzhq5gKwL9p24MtOoEi7mFXbwNlyF2xkTyY9ECMDA
9CKEiVInhLdpm1JMtht0mZKjmk54eR/OK5jpPaBdeVOwjt/ED3VaZaYnB7Lvbqa3lJMlrTd1NWcx
i9swpcFD7arezJ/ytKDx1TFoosQ5bMa6q7sbODF3KVgc2V8uDULex7/LkVXNHMsXXD/OS+4on6kI
HMT1s8rgzFSWeT4a/PjXHPHkdFvqcQi++6V8+FsnYu0Ol+fPbHLK7rl4n1EerTrP6HEitXwmlkZr
GHhQp8gnc3ZN4JAEqt5VviyvbZOWAlgGAS8VBx8J/srca9gIrhlIhq1TrvZo8wO1kEolH24PsKva
Qx/AM92BMFRmyU2dgmQfvS8lXUU/wH804rhpJ732VynvnwHKhoMFe9LpUma+2xa3Uo1yBirmM8lT
sd5jauFoPUUyvMou9OXqvmzp4Y3qIELAhUGulaUfeJh267vp46qMDx8Zkyk/UoHY9Jh1iGCxOSgJ
PKPGKeWwQn4PR11GnJt8KY48sSNEKEMdWX3Dx/IQhVY+rNseghDpl2fi33NJhrlko2jrsYfK7+YT
hiKG2WDVVNfyi6IBwmHR2pZYUPgbI9fd32TFrwP+bcndiaybym6aIPHNBC2OcGwTCYYx1BuWb9XH
JUvz2CDCYGgAdFB7tP7l7vhGSxtnCVRs5tkzvBixexR3PrvP7EZ0p2+foQrxRJNiiT3rTku0qaZh
0NX3fiAa0WjygBAuPOZ4Ln4s/TWdvOrc+WPDpPfLU/EbqFu6/rhMJ6+6KYbKIyTzDL1riwcVGRe4
9FNWbtgNGjU/HIdWeEsrAtRyhThLq5pkZjLcIYpF1BFFax8XgWgRycSb0hJycv1vtH7CqTZiK0et
hzm6XyvMolvXnpDxjjZHG2QakNVIQIhd/nApxTagQa8Ig2UPhom+9ayAyy8KHhjlE+8a8BlVWmmL
lhRihDEXszjVwAqz81FBnoKr/ZdIjJjn8a29FjktTwPeJcniV9IXYyzQbu3gyQAmhkPFnKXZNg6i
NCoXcikiff/xsq0Dq4pVQqWQaLwqh5eze6aMWUHkcMhGORRinV0PhpJUja+R4O8D89QVWNsJQ/3R
xYhyMGPpazd3FhXe2R1vblUic94ho1Q8Z1QXdKz4Or8SuijI9/RoMNXS4xtdKMF3fcRytM20Ugo9
DOF1CfK+jceNHtey6Ry7riaJgjMf19lTy/ejdFwpvIGNpRvJtpdxqvpCkzs1JxsjkiNwArejoPX7
FAM/nAfRuBtxM3CklCw+4rBIDqoP51rh78EBvqoLgpvG3lUuffvsLQDf93uqgShZJ74Y9YoA7URv
S2jbbMNAQEFu/XQ4HelUOdlt4iqsMeO4W5M4Jtx+R52+EM6fklRoo3JPPEytkRKqaqYcPqFB7xa+
hrsefqDmqnO7Z8DgcWw9aH9cXEm6JG5NZwDCtqWWuBfVKwySjLpPHT9AoTf3VrIGu64WZuUXxyfM
Ph+wlscsUTv0zZyNzfZ+C4l0g+CpYn3RsLGynZtYMWPZ5ibG7BqiI6Dopyq1idMWxo9YWZD7x2By
uEFeGznvlyHCXfAKDBSA05j+LTjuHtjB6vs8nPh9W+TCXMXVFxiBzrU8yl9qHPd8ZEfcH1YnXpbt
lAaUDvj1z0W29QHhMIjyKiO5JdnpnvxVQLZ2QpwF0RmzuejisrpwQHIs/xqydtEaA2J3j3l36KE4
f+Arhq3R+SOd8C4BEt/ercA3J97VGrSsiYcn7WDF5g0Ukk2n/aJNzZrUx6+HJuXFpC4QSZ3mIzf0
v4hLqi+GuKl7H77eFBJHFAffU9cZKPTURSpREzRt2lOEtlq9mDSn9igF9yNMvgEpVKaj6F7nlWUE
vXuHaExIwvK+c5tpdVHV62CnFUwuPabK1vyfslHnA/x9rj2LRc/wYzeRLCJhjZq+Jbpe1VN0O1No
Ntl80UZYHj9i8BNtkhBybULASO8Lw9GMDeHnvPcnOEzlcqym9U0w4cskrpBTSAnYBoBPhq9mt/kH
vXH8QgqW4s2zq3KlEJg5hvwl1xmh0ZJuhtKjQOo7RrilraDghsSIdGmtNMpAW9rVQbKbE3iSOhwv
spCY/YpweezOZc2wzSCVcCWnk+c/1+v2ElkT2JzPaFstDgroAUzhsO7qps01EsZ6hBPVjqeZLRaU
j5ZlMWM64P7m+wP8BPlOlrOCPaLxdvowrnLRIpXa9cbEWYIbrmYjJnfShhQtd2xcFKPTVnweWaCr
cJGovUVeSygdbkfPtZjVm2Q9vmEo9F5LsX2FxqzfJM7eQuQm0GSsReVKpIin55MeRAeIgrpzZMW/
DT0mZxXh2DwmGLe2ii88GMy+wCyGk+xhiNNIdKnSMb8J1JE1W1LEqxLSCHvb3EfxRi77z37hpa6r
rBH7q5MQZs0SiqPVp8PSzSsNuLRKCGj0IFdUNQkzyR4prxheh5hSlj+ipMREl44bJYy3tvCqzSdA
LilMpHdOHz8f1GjVn3XtnGgOWvU157W6SvW86DH6MyQfcThPSz25kca/NH0Y5kmW7m3CRwSRO+pq
vdHWV5DES+wLTINaB2YLqOc+Uymg+xGdTtLfzDvbfpF/VDNoJwo2hhbWGs10efUW+tJpNXPrdhJ0
yyjhzgHDtq27BEOt+gB3c9rAjPpf5Ju6Qp6KlpeW1f9FEKwlyw+l8C7i8M9VUY+4YSVvHQ7X+s+4
JN+ymNqI+QXnGje/ScX19r933zg2s62jBzTS0WePwNVKt2kaTeWUynv8N8prny8D63c6phrnjZgN
mFFvqsHLMwydNF5eoclgNZCXCv2QyGcuTG2/E7oQ/vl4ERZSIsYmeUqwk8uTRqjZfTv3HJLKZsYE
LoL0K3P/OiIRv/Ahc6zpuGkp2vvHzEAVNAQnQ0B015BAitcJ4lckMJhunHuKd3wGHxu00YisEUQm
wfIQLLUqDPxzdWNaoy1p5N0fg13rnKl3T776eowys4hxTZA/XY3/vBEedbWADjdMWUtDacHBzqTU
LxNoJlTxCM+Ht+TJ3iLP+7MjPW1ukYmksdhIxWlMkYRezSkcw8kx8uSEHvXCUzHyCOfKLRbZNCtT
A/YUb8vqo/xDe+F1Rlq1SNIZtG3IVb6ZTG8D1oPZ1ZWFOD4qEc855jzvghjcOjSQLkaRdsApXIKO
/zdRTBguBQ531VOHwQgdIcOmO+1wKwjJqmDc27Xmwcm+kJx75nWdmtj159wZe2QVsFA1tSCnEOoX
X1UNaRDbl+fk8kZSGZQznUAxbx+HX8zvn78FJe5S4trRHu/AzanzL2oC7rpQVm2ehKDSsrvb5vEX
SLkzYjF0FX5IAbJSc43/QlyiTzQEaVD2cLw14IEhKYyE/gLiAEbDa8kO9rj5d9LqscPHQO37WsNt
aBbAbg9tI+svH0uTgK40QES8RkruFclOq3eAPFfjiyR63OE30qOE3h80IEoVhEU88byfejatgorh
WYcISc67X3Omr4H0RNFVB99asvA2uMInqdj/IJdRCqOvlUUHchqjKe/2DTXoRFiR2gyV5J13xYu4
YsAiAHwnGBP/507n0J/Yz1PEZOo2JjM9vPt2lm8IjrQ3Yre1VoNk64XqkWuDkNrbuGPSA7HWrncX
xMIWIPFiOyTZq10Ovjr7m9XvlKJ7VqLC2/j6/K+zLRTCQ0jKaxTOnHJMOMR4koBh3JsBB9o/El0F
DKeUxievRPs+kY6ZyXDE7QKtEKJxFckhrWmfLGvGzwI2hN5+B+INQOr58VT5IMCzphdt0vfpA8Ym
0KO7bXX/RvasMNMJ+WVWOewVarDjQ1BZ+ESON4TN6vRPSjU0IF5j7GyrdF+4bQGYqmJ+ViX/3DB4
Iqwazo+k1LxlDdXMYdy1cV1/tYKsTc189TNMjn7DQH/M120ZdE6IK6Ky7yEfU7k9FAvTYAm3mq3f
PmO15Vt5HQruf2hMMCI2olI5KQnqhqtt4+q1MSFMIWROvCwtTniukPXb4XCsR1JFhwzU6xme8E4n
CYSdHZ+jzGlFzVE3aIBgvTMtvVHnGIuZI++P3SJTpT5qXPwZnE7ZUX+4ZS2DJbkG6Jj9rY19t4v/
gvyThfGxyoQaN/nMvTnQJh+Xu/fNlKPxi5B7LtDJFL9QGOBxhHO33qyq1wSPqFU3SYhhvvy2M1oO
IMwOtGy0hKH7Rbo7k2xqie1boeZNyfZlhGWPXQ5UmfdUfPErKiK4eAH7eQTCaLgK+uErGTXQBNly
aGE1qmwHkfVeVgOz1J9MZWpAgEWJCSq4urnSXkqPz8uRGIDbtwDwgXBK5R/XFSzs/Nb9IQQQaRV7
VGGn/TL34mqIoOlrkv5TrtQn4usu3GGd8JH2klp6aJr79CdiP59EMdXCZQRKKA26g5lRhiMLA3ae
MjlLILjJOYapWEjDvyuSqkyqkHjnk/Pg/lwgAkdV1Aypy3EEJUf6RWtg02ITT5F9J4o19uutIy23
d11yYYksdTEvZwQVQcvSSO7MOGTCb7BUNRzy0lHbfva946rkWqFdgzkIMcr0gLLUyytbTqaKdVEL
E0vF+9C1w/7K/iDhGKCAUP37sKUpvmASx98k9S6qrFZw7acFE+BB4h5rxYihSx5xeRePLD9V5IlX
XNAsEt7yU7qHXyhCYnulipzqW5LUqaA2j1sP8lnBfbosQFv1EbdG58EHMGeO0IKgMduN3O7mF86B
nvEUhBUUCqwesq/C1PrLhAmuIRG14pzxemds+7x1IDL1Q7qa8zS2NkBEaYyj0Q3rQHfnzTbtMB+i
UelF4+Yhx55noB51+ENkRI1BT0MQxPPDWY0D6geRGfMqid8sxtpfhU+DtVC3Q6/E0oLF/uBmZKMw
AsqojM94bkA83ESm1msEQYLXoIdD+Wo+OceVyrNajEfpunfiRemxllBRN4PegRXoVHqaevosBJPN
RCFYD3+1qYb2NFPW3hr8/B5ybHbG8DOmcdvHOJWlA0O4CCVnrbVfOijXW39bblERmKd31DT66jbT
L5OoSI7UVFPrYvMMplf3GDaoWHniHM5t2wooIy10GZVcB5IhGEzHFzkbLjb6Et7cr+W2OWBZN7Kt
g5uQeCMFEFP4bnIrB3nsJALBG7z8YRWYxVOXQWOKs+5jCxuy/OJvFfe9Wc5Cqs9eDnKNbL92Tsth
y2NVQAYuviIoJ/xTrlx3BBELlPp2QDW1QCfQ2ceZYF8U5su6xaCyxh4iBvlpWqI0QRZJ59bn7B7b
inoCbUXInZzINmQ6E9SbiZoIdZGb+6mGoWDyTrbpNsncQLqcbJLJ6X5JXuQDPvAYePPX8TRVffw6
F4LPxDSw8Hd2h0G3Y+M8Jrs6EnrUJaqGp/YI1vYWIjiqndfckG2I7B7TrecTuuD0CkbJznGTHIST
12CEJn+VcVgrtTMk0pL8wVdTSPUnxQmO75HfpxI3sloNOxTgQdFfvqzBvp4VA71V4KYjmlKCPXIj
irH4snqhMAXJDJOxiagfYTESPHJnAvgPf/N1UepWXJxmHSkCs5Q8x7WiU8Fg4tyZszdEQu1+ihLC
rFiRx8N7OIvBUC7Q6TkaeJEGAjtHo0K68mmfjP5UG9l+0LJ0gccwDwkdYemhKQ+/2Iqo4FqHa1B0
VNmLUc1Wyeazn0IlPoKkU2iYW4VdoIzOfhN1vNgl7HQAP5X+BqPhnBFKbtze+OF8Q1zhcafQfeLg
UsFUug8c+gRzCQuVQjfUedCVtO7mhCbVkX7mYPl9yUbMJErJ7J3vy+TEVbH2the6xGRcaenN+sbj
hfdHbYlccT1GFeB4YS06l4j+TFl6t6Db6Nw8SXS7CclaLLDcxHNHgSWYdC/7u30Mw5ExCTXIelN4
HULrhfkAIhsSz8fGgQzFb0n74Y4L5Ql20yP1zqe3AEvym3Ain5A/7GFNhG4hvpPLZ9uEDaTpufQc
7MmrcDrKk561bbkMCowXH0CQ2J6oDHftprR+tbUUULdovoViOIoxAD3TUgkSRwWlHxbuvgB/Zky2
RvFFhv+3PNzJKqpgB4BsyoUvcTdTt6v4+VtZSO4pUseitJRUzpNaHRn2mb+vhYvFPXQv1+IZPRAc
hEyJYHb1nl46srvu5Alz2D51WkRjNSfnsZeDHdumN4JNV+2gh0uuA3D99LoQnibmx7uvljECjyXG
T3RYH6MLfwgC0/fnQQwNtHKxQpj7+dl0VLbq4fTWklZijCW1ewhCt6wmm0h6lSW2glZESyfoszCU
03AbS4M+aBTYAxiHTS11e4zGVQ1PTFcaCW0nYBQyNaV5K5aZ/EDmOLaRBccdf0gki96U+Qb+kaW1
7ZCXsFcgZ1nlFeA3d8KGPyX2hnPI/VghZlpTNuxGwgpH7slHo99AhRSgTJqWDCeyczfarPuwVYwn
WwS/KedNO3UaMWSQ7SkUJZel52kHQ+fyej3HyNR6GathQQBkgLbo9S8za+wv9u+zmTw+EwxfWagA
dQZ59E31JbSmSzbpytODgZ1Nuz0oFt0OSwn0Pu+AVrL8JKV2OMP9skPkDtUfCDzIn7+Jkx1Ovt84
OavrBHfIckRggRwRe35MeZcv4Iw+bE3QYeVXpKKFKmd85jUR30KHIQIxqYeFWBg0qmNFKNGNizVn
A6jV7A3WkXpco1ioUh2nrqJLVpcQtY6tr1XM08WL9xNss9AEqhb3RgH8C9dWjY2LOTJY3S0utb0y
bY8+fZYiM0LISkqiH5T1h3G69/RYT9LfbGFnPKVIsamzZthh7/K4Yq8B0tsrmc/z0HFTcH66F4Ez
tLYGv07urc+dD89i4vm86u0Svn20Tm/1vzbMEX57NBBRD91yXtl+YcbVqxJ3OBrPkjm7362kwKZF
HAMdaPpCve7wBAQM/vSxz8KVu/B2dyv0Y+q10Is1QHUQOzhL6w+EYrRkEiaw+2nWEsiQaGgWpI13
2qd4t3XIwUJZsuH3LzMqhTlsv1OVkzGsp1YjxE+MzHmmnkdV5LckSdMuvaqJdXIb7gDgpLmd4tVJ
39qQ1hjCArK4NnE96WWKO56iSJpqnEw2i3V0Rdx3sHfdNmp6ltEIHmuqoYVjkhl9vxdQr1kQiM80
Ou6cfa9jWXhLEFeyUZ0aumAAKWIexuoSge25lx4BNd9FaFF71DEj4wNKGOCaVRyq84zKq6cqXFCF
WmIV9cx45BXDZOxVOW8qzU/XX3qzOURWrDJSU1JBEiLzW7w6hpGF7NMX00QSJSgSI4+S6lFUgcOc
qFolb4Hhfe6UdfMLD6akVmG709cwtjcLunQMVLie9d+M4qFFhg2O6qevUWEFz7/2MTRQycEYEnYT
ZIi1Z0qtLRt9Ml4fapX18Kn/T1Fc1yt5jpRcuFzLe5ZvHRQnqKttrwXqEHEBn8dgphbLMq3+hOTe
bd4pSOiZN2behltMn+WbwuLhPwV3ex0LlWyW8Tfo3iluO0oxA9UQydasefw0ga0SlBnQFdsqYMuO
p3STRGwie1rVTHiwkc2GIEEJmjtZFMgwWpQng9r550GJ0MKXm+s6Ts80v+MvU1PahRHS0Nus5N9K
NqinfU6ILtiAY7xqcgVuRH5+oilE+IvqgaLfzyQfbWKhOrTqt9wr7y/LsCNxkQvOzHotuilUSd3Y
A3e6QSMV9PiadV2IP5BWpXPvxHwkBuQwtFcyCuV2itjyVrf7dK3Joih14wVEOAiAzFcOGbs6SkV3
JvZ1dZGTXtlkaHMeV+61hGa2H/UIQeLmocmvvIB3X1gyKhrxVxkeR5hC0MbeCyyAElqDdDOSQCBK
pXPNAK/m6rDrtFhPj9atv0va2Md8czPnEeAQqK47Ddkxa6mHkeiYeWm9O6xrQAOQtwfhoXlQwwPx
V1BXkjgEVG/8Jc9B6LafuShOwYlRJeA12ntIwZmNgb+nrl+znPKcrgb8gLsXurZBTfayXCO9zHLt
6f3a6w2MptOwttXGgyeVTo/MTqtxdiUsjOmLoSt9EgHhIbrWS/BKeEfKLSSrROor8OHZ/ruXaFZM
qFB7bcKvi9FQi4WphitAoDR44AiWs3XgVXTY14EGvH7XLWlb+hTj0Jqj1UBtUzT6LtdKDDXz2yN2
OThsYa+GDpqsGp4hAoTHkYEa2l1dSUrDOasQe0tsHqI59e9QrjapYBH98KozSRJMtbMvEfbC/CMq
0n6F2fTmJ1RnCEJBuwSz9wL6jV2R5JCyC7T6P6srMgD7+C1R1CTAg1x1BXOb/feX0BcdAXytAKqe
N3yJdVv0o1cx2FnFtq8M1p4miJtA0c5HHkucw2xOir8wcqwu0KP8z33mo4D6Nffup1ZjdzHnApxh
sAcHEDDMB03oJTMsYEneU1Nkz+xoKumdwceq4KoGiXpJPO55hHBnaNtFvU5e9UiSSDiu55kzuN9H
XrlFPWejOHp3PpwKSnInbFIbl8/ODW9rE2d2KoeyHDy3um8M76FFcaAbees/HPxFlJyBpFpDauze
Zk9T1IQGIluk8m71WoFqvbOt3M7NV9SLaaEuIUpyr0RNcGo0o3uS4tfRSL27a5kCfXVf89vQqqvq
srGroV+dcdA59g7A0Xq4b7j7aDiIo3UI6Z5indKOr6Pw2FKaXQCfheKR4hDGE7RRuzISGGWzrDdr
UsJrluti2MlpzK+ZkZj9g2Zbqa/zd0fy3bFijUoPweOAMhoZAQYKVrKuZlXFTjWrHX7w60Fhl05R
aXev3iST40iTe3AeJIvzd6k5kXCD8LkW58UOp4QdUKPSXXZgnI9rKMqMBm9Ggw4K0w9jLbdgvszS
plpPGQ9g51I3sfvwQPpF2OXDPTzK7k3y3ygMinPrjkHhjeghosda40Vvem6/49XpNRvffJDpHRnd
3lpVCgp5R9CnybwuYuZkLTqXHn85QD537ne+Rk+MTP+ERntMshB5MA54AnqqBY8IS37vf2fuS7YX
ucOwSnbJW4g08cUvuv7p+PhgrOFiR6bz0o3Fw2ZEHYKnJ72WgV4nRDsxapO+YfKv7fxCfyZ6e3WH
lo3Zu2M0F+yfARX7j4ygpC2n7/o4XJNul3vtfSWKcJy5fvxIsLokucIG4NyofIlmi73A2oKQmNGT
xFYkjDIIaEv1gYLCS1CCnyWyLBWrj+t8oFWNavIT3t1l+j5noLjpH3++zOfApKXalwaOglgzbVLE
iQ8hmSX94vMqL0ivpfPJFRVTp+vkV/WQR7O5DB2m/1Suv1SJinf9p4IGx/vfUIHj9u73xsXSSXEC
cWFeC59BFi+EJJsarS9zIyAU1VdmaURaQYRpsSA+cims/KnrOOB/1hWw602bY4NtcaU2Qh2Adaf4
h4gW6syrJvWwFhFA9uh5aGE2jGNMjn6SUCjIisZPbNxvWUEmnlRf/VdtmCGuduApgWrI75oi6DLk
3ZvgADoDXQ1/5Gs3z6hKuERQN3rOG2MPWzXYqGELfrQKVwZAvUZ3W8hAY6UeG7ECQRY/TnssQGEm
PS6cq82aTfdjVESd2myve7j0OYjuJbAV1Jj8PUfWBd5sRxcWuj9346JccsuzXP4/QiATRkNmLnf2
P7u5kLR+BXr9UiduulNmBHfm02XoZ5x0jnmudt8K0V+HN6ndeDsJvvnl7K7p6NlPqvmszmdpdErN
tNQgN6aHUqEbsI87WKk3Xk4rN5zJur7kAASPprO4LSHX19Rjhg7kugYWUmQDrhCjtyEdmLJB3S5r
GkCJWloyoUpe2/S2yUi+3GUSEe7kLLmH/kKY0mVz6gXwpschfozzWdCVTc+PHtXJXH4CFJhld4cH
FC7VuwgnmHf3W9dfnQVrTGaOpCnJOfGUyb99jci6fbpA1PKcXb742IeMfDSBkEuF6uJ9FTq8m4/G
No6drMm4lQ6DuYbHbO8ufmS14qYisz+JXJ8XYnfh2joR+vnM0QQ1EjqjMQZdUO2DoJeRJaJMSVZd
KiM+Sd0dJIdW2zvQHOXKsjgo0AsQ//vywbr88wlbPiuVHF3XxSSONPUTchfI1HpKgqXJ+Zqrui4r
sqYcpgsFj8bhqFXmbb32o9pY1hDvdCygpToo9q4m5pNqFFwV1pKadVJZTmovPkGP11p94A5VgVW4
GiKfkn0ByE/CKoOdmSilL4TVzukNm/Z4D6fG9c/l/CL6sEuXwKzdhSh0W8t5hSEr5Aj8nWUTwBc9
tjc5rmpHQGZ4ZvP7Tyhl0Ubpil2FiDLeqG5IWobF4wCRv9U/MKxFAgOI2psUe9QHr8Xb2MzDtYwL
zj/lxIzArsf1npYA+8qbwjUFuMYenQZVvGjNqsYBtomFuiJUvfBQczIXhww1vooB+nTR064vgrQt
roPIyMSNb5B01w/eJU4GSkXAnB+C5a0PV04wHfYzpUHykJ6Ukzv2//QFlE7onqw91EcT+YICbh1u
Kj03oP30JilxEsZ6/+R05eIpkprUCvTzfjImS41kaI5e1cd08mNvM2lwG6GvMsfe3B9fQjWlp3R2
Zo/5d5jV2QrQQkhoJxdM6NkVhCBhDLaVW4gSlJpifphOTaYGfG+MYvPvsx02wIho4HCtwu37Esep
s/ZYqU4mLOaTU2+c4DHwQrbx/koweOmaVUETi6sLdKpDCFda5vmNowKKW6UZmF2QgW1n+S/ik3oe
wVQTyfJUdCUAchB6TE9tvC+PepjGwdZ6ULYPPphXOFsoVTdch1u+v5YhBA82VXyoV64o8AvkdM0k
5QDt9VxORmaOqsPN8UJXxtr1dN/pTqzQaDqcr4trEZjWksRGmCOAGjUU2yr/Aq3MnjLXoScYqAK0
ABwORjrbbqkM7cZSM36c5TwZpVOphhMLA12xWBUHDa3AUcGMpyLYF1VlvT6bCI9px4B2qHVOEaLW
UKrTl+hdsW9heobHLByAOxh2/oBjjF9mgImgT78tNW+TgxEBlwAwZHnW4SO2xGqtLwLQVwMt1Qw3
lcGfzXuIWcX3mAzu4DyM4zk78Ay4++5ENjsvNnsYEU+c8nlm5hDsvvRIZrG0gZsaOcXN1dydAEVC
hSVlA++YrKY4+k+ulnjwtQ/zze3q55bFMLtriQVL3GZyVfPC8heMLkeBtDBwD0ZOi30aaC9MXAEm
XNP2RwXJevpGzE5IA6e189GGMEhukgIQLm0AP3SgcmskJ086IdsaUr6W155w0n0OSArdRkODypgc
702PCjhwAG7bCRyvq4RrasGpLzNNbo/FM1DQFPDDE+QNaFnzB4B7/qh2F3pqk6+7o18Sosx3Rq/Y
hnNnwQTvyFiCC3mPnEaAouzyjtMGVKtLau4gGo1PX7EKo389gNlzFH2t7mRfHPIC+0LNSwNvINlc
HT2GQk5Ag7w1zuzutCpl0UdLTaOqF5CqpXS8sH1N2fulhUibaQNpB8PZG1ba3QFiOXhi/LQDIcrS
+VVYI7VgpB5VAe2kjjzh+2PvAYDHsvWQNvrMTppNmTSQqsck5vpvSrZQzK6FKKEMSVXRc/hY8MF+
KtPd3r2DxktBHwYi1gtBVQrsS7MB620rww8SohexJIHFnPND1wYjxnCfu//GQvGIGTMORN5S/kOr
/WRdj2sL2X1Msn/AdoFvlLtbEHxkAiNWv/gyunV2q+iHxcGBek57+VWCH9Kg3jsmUigyCGLiUOQL
QrVvPEt4NPhl+ARpasTRUjAkaX3AS7smM/hjauNS0nvJJ83FSCZDVD3zIu2vXpXzK01h/72ay4UH
p4HrJv3AHc6m6xClfaABCny39rpuoHBaXLiLBtQRTJu3y8PzzNh44Hcn5OcxFbnFtnftt1nnt9t6
b7OJF9d2M4GqSdfee0pvCh/t50/hDiRAE97XYRhlzULzCD2sB98Qh+HE3UKtjcb+mGc0W3FJz0Oq
qmVJwHO9BXzJ0Pecx3AwQzXBy2bnEZHAXe+VpcfgCGhJpy7QnYObx48qYSHbaTYEvZ5pBtzuQaRj
rCfxfEMrQkcGD3N+4hwKSrqBquDFqLMxd4nv0xJvATvhh70VhAYjR/s4ZP/69GMeWmoC90UfDA3E
Uzqhsb/hl9ecnH90R5y8Lj/WLDT+xsM0oROMVGHbyfYeVFKaSwNvaq4uARkDumT7wXUBVywp8x7w
CXV5bZaEKBL7vna2zYS3DHuVe6xkMwCGdKRTHfxdWPxUD11+uRwuODzIwgu4j0W8t5myB9M1nXVP
h9NPfBGDJDAZ5SPGni/zpIv368rns9c9lQIFkGUTWxHCbXKe8un2QVcAVPJX4nhDmQVZjcKjmHoO
z1uP+FgUIpmqBea47PDdKv0Xtl56KSk2tEyiqrYqPekRJj/3qXBZn3+sDNkaqUFmH2c7DJx9ur9H
e0EGEj0AKPwyQG/hnx/HqviTJtH3eGcBX0hvw+LQNUWYnZN2TAcaalK0CRhhE+qKkiu7uke+zvGY
g+6u+Gs3f1czNxoqo414xV4hizijD1LnPxdmucFJgPVVok2msJyAE9hvBO00kvEHSCfQanXA2nV7
1QRDz4rRNBQQro2IoJwJMatPls3/9G1l710dgjQRsJRgxl8DaEmkkLyWXKyfcU7G5kcN2PkGYmb4
s0mE7VtsKwhhC7rARG/IfsflFGPf5LtSCmHAcVE3BV2TmZMHum7fYWdS8BSMQtKV7ilxdxYU2d+w
//Wxm1wv18crbb9MjYMl4soOrGwDNJsij8bEMU5/all4y3+0/sm7W6NlG64G7M1/EYbW12rY+3WO
J+roWd70bdRcDOV7Fr1cxLLPN2Iwi76CnRTFIKX4PGDjELbzdfSf+AqVu9MFk027LbCWn0wEWEr4
G1Wu7KQJyl9SKQyq2qctLTjFu8Bhzv0eXIl3gJKqeMZod14K283RI+R0QL2NPK/AN7HmecHft6F7
qb+oIFASplIqrpmp/+u8KwDBNWtF21TOMpZy8gqYllkt02c6RMe0TbfO2PbrvTFC9M5QfkqP9OCI
51u14c/KGITD22vvy9YpOfBZh9/ljyTCD1ygpw7XzUOS8NqjysMhATp+LPV06bJsTU8xQGofpaoC
WnOkN9zhKce5MkeF0a+OvY0bHXJcjZ7KQKTHay6+G+b7EdfDNvseHFZD0TfhWivgPkbhmHzVPog9
3AdRbrAYXc2DvK/z66p8dgckUauCfEzIJ6jK5Jlos4REglEnMMtrxT8vHD1SrppBt7jvFH6O1TLg
flEpKFS3OYo/sDB1xcOLIryzXqi3JW4M//M8FpumFq1a0XWVRNzNnWkUzXpKnNxK48Xu66cljXX1
yMe30E2ZwtN0nHfAoPbnjaia7ooBbNPv5uXxAU0fjzohEroNgk9FjZ3Q637dUwsG7vvAVgnwjyQ1
06QiK712UNlJ3RiYayb4Abbev5xJytk5rQLUm+V1gKA18EIs4/gpIvhb8PRiljxbsbFX3PKgMk3e
GZabEEa5KzFvTBFaSXKeZo1hkLAQir92jtjaIQ1hJsZCWXBQkp/atdQfN62PCltumKof6ZYhSaoZ
46WOGW1kO1KZYfDbiEoj1nLSq4huAgotOOVq8oMlUzWUfTmGtl3nQlLqLEUzUonttqrp+D2CZkHq
XAT+xExOgw2xf4jVGwPqo0RgQBdGOJdXlsKpa6ou1fmaCwDILj/uUNmtjuHRHFAtETTrDAuruNyz
nV5emoaH51nGfhuZL65KBNXlK+Ud09921nujUuESWnnb5NExA9y/3Qb0Ic5RHunJRYvzethxu5DX
E3Qv7day8HHsd07MgA05tBMoAObjera/Jpj9U+ib1OIcOx7D3oX9vcW7RO2n0cCKTpTEitWp5kPk
Y8JbRv7z6XuyMaIu2Gs2ivn3J8/sUNCQXgnlfu8+l6VOq8f42cM+8ZwcQK0Ps1xsjXPyUg8CgOaA
ZJ4kEdsGmJEVuhyIt+QGNV694K2OIISlBLM7WaCTHBZPS1ZyGZOR98rhBlKOVIk/6eEjQnJTZACL
W354DqacNj5UlK0pStwNPPlkGbx22OSmFsvGwvfT9pePOBb8Pxa/QR1U4FUKuLvGJcr1jIwxZ9fg
LFCRP1K3y+P2HkudSZRCgKR51WgRa9hYseydZ2CPhAgJTusCafBbq7lxnKC6iNqGPoEo4iLtE7FM
yaB6VFjm8yUQjZtCRE44031jlv2albteVwDoCJo0UMS7yhKRXEVfVkJq51qCrjRuDDeui43Drf9h
V6rX6AKRFXOHpqFwh/o5BsGjw9svixYAlpwTxQHqZlNKnksNKdrv3IUexY5o0BVqgZSx/li2fZC3
SCBdDbRvV0vFGj2M62TnloRr5nNpHyEy2tB/OxvhCusIFROSlW2IXu/qrIdLKusuJM9SGPfZfgQ6
J2PRJLIfEbLVktooO4qVpmXvC05eHB+GvGjJ1l5NC4Qc5k7PDa1mbggPKpEue00x5C69nhqAOADx
i+Ok/i4YN66MeFMWEdJhGIICYDpaBd4ey4MMq/PAqqd+13pVd8TyAlLC2y5Yo5P+vRdSy/wuB/W2
4Z1cjM38rdurU3CDOStgeh5S9h6Lhn8IWELViM94lAIbf7ygbm7TKiGrnhaUPoNxdA0i+xaKX8RF
TtE+xq/k1LkHBzFJ1mRhGhO4FaMYJ+CY0ynj4bM7giM+145OwurEb7TB6ut40v616rVDCf2n30UB
BkQtwBg5hO/F+c+3S1s0x3uXbcbBAfld6A/6YQL0erLzVLz437OVmIWfSTRehKo20aOhR57TtMBA
5S9cVIg4F2GeFTDuMB3V+KJ7ZgzlcNMcjOo8W5Q1LjJafKsyOAVy2U4LY6aLcKThlIMILxbAq106
048glv9FCFs0GoZ3AAq2QRoxR8aNB3RPqOZTXSu4UVXln27E3Isc2/RSuM/IS6Wiv70KdDSid74H
YbBOEv7Az585OTCLE9bY7sguyZ+2PzmWr+EEpOsExi9rUDoSWVYV7lSKMn8j5B3xZc3V99Ms89/k
h5JpAz3p9x/R30oDiziHGzbYXTC9SVis2U/mui1rbMMRfT7Nmr0ge5nopBzWcZJ33NHk3qppMtLi
Al8Os/rhUtThHprzl4KESKiJpZ8TxciQbpCgImlrLo+RWsblfiFK88gdCEO5r2z/J8jXxfLAfemI
LZiDMr4IEGg8cl+UIK5zxLRhWCwLUwWVW7/n18SdaovOg81nv9T48gFxsMR8zhZN1t9iW6AnBT3O
6GtPsp9/96FWxelRiNTrkoXTefmBvBOvOJsoxJIDeB/2qU4q3oX1rCsCdvJIEOD8BDJTGYaGEOCL
MuQ73kAgpBoyGhPYA6VjEybgTgD/D8x44z5360/3t/2VRprXpfXPRPD5ZUUbQlorMs8G9k6TxazX
SVPif7+HGnHWjRi6Su//mRBSi74X23LSMw1dVRlF4DHwCqhag15yzRpshTDYM7X4dgcpQ5tvyf5U
vcUqXzMZafqeLpYbia9lYfiIhfpRKDhAYzpbk+RoRhAtD/UrmU776jY1+ysyu1ta9fEhpPHP7sbO
IqTvy092uyFOtGUh0ctp1JxxvD7Qi8UWAQTdttXLTJlRf8Y66hjb/H4yvETfg4mCPGBnJiXvuOsB
KjifulUubR/bVGUW2282K+/hDyHN4gq0osC9haTebIQGJeGz3ysyXk5hWd0afIOOJcAb6kK69mMN
M6FZqlGJAoz4qqFgkE/OOu0eA7YjWJEyeG4tmym5S5sDq0ktumk1sjcqp0EBh6b6F2AVkNZYRRxu
cXzKOIIT1B60IelRlrtS53kfkFHwxl0qxURuwqDWu6P2q2pSQAABBeyEPIPPe9lI1yaXQUC5f5Ra
kKbuWGcdVByFkkw/Kx96nw6KMvb/iW1L1jjcUSs72/6v00cjVHMlOeUNkP6vahb0i7UcjSSngSSv
bibuowT4mFxdRFRk4a2nB7qjhwoDJ/MAEF0rFa3fM5EcCtxXaPYJhOSW1bD3w1iFKO6UWrx1X1ov
nNG+ce5KHqXBPJBHi8PBebnP2Ddx0IxagRVVG7NkMXOEdJJ7jT0+Mii2sW13Pv8Y1UOpzMAfV++e
xMP73TiLUfO9LOZMSDQuED9O/zrajrbfk2z7Yz1N0y0i3rdJ6JJ9EtAwYid5MDJ1HypSO3/lQ1xH
pqEWK9hT+e1X9dZvymdBzM2zCn/L1dz3OJeELhyBhipU4r/HlziNmVe0cJv9YYkecxHonuvUH6Bg
dWmQHHNcdlOSjbzD1k2DlHI7tUA20CIbbQrJTwfrkSroFRydb5IrqyQ9O9s7EWI/lESnmyYVLmmw
LbgoZ91hKFdGucu624hCE41RFrjeyFb+x8HOkqaqw78iSDhQjWMbprPORXRvr7DDZ7sZX6toi/dT
aZ5aSozWz6ZMB2y+VAgGX6GFfKL571aiNxH6pc/ubvlS1mvTF2HZYoahoL7Didnv/QrICsbw4P3D
8ySGub60ddvh3G4ppNT6GPlpKS5P8gMhNa0rlgbxZ96ii6KC6kWownqzDtxRGDzCnQwG5kkUHXBL
PskAhOIVWmcFCezUPxKkXcKTtdwAYBO2cX7NKvkVLT1yDsnHeucMIOXh8KyxYrwpgsM6tCXVN6Sx
k5njgXfOkL/Fdcy6I8FCvfa2TQ/8mizfifQsgUb40ga0Jgwx5Hr/4E30TJ14kdN9TGqSLHKYfvMP
lKSDAKr2Gp5dzlmSJo1q999uMp0CtmTgqGxANOxFFgP9lkbvAALigxbpYqk1pgYLZl3hzUUPoKiJ
LjZucD6bXGSZ0J1z7i2RdmQ6fklboo7gq/RSLqqtwF01x6Kd3fXP5rS0B3wrIxqGlkXE/eL7vyGk
OUOOyF5adFtR/096WCxMDNs7f0SWzgxG4+xnXe8IL7l8urScW9khVjMtuISLU0mNquw67AtveL5k
d3Ty3N9bf3wJM4fb568YbNAw0tIX7qgzhR8vO4ZcT9p9QrrsmsQUaZ5iw+0cfFI8MSI49ElCzGEA
Anqsse6u0K3MvSBA6vSe6oVsrJMPWEU2kr3uNrhr8NrydhNn72OBuS5d0AeuR5RdmBl9Ur7C1FQJ
BzUreKizNIiw3q6PnY9Zpu2bbA/xlQC65GhuXWAjTiOOsG1XhR3ExzCk5lNPn3B7+WsCKLWc40uu
zGmim07NL9YG6+OSD8wXNAIHZz7rD7oMi5UZAMcxgVM+J8L/BYXqYUUgn5kD9KlpxtzSnAU69sNx
QA9P7luyeiE4OJeVoL7fmq/rTm/jUrHPsBCJ9o58nb5+3aYi2R8vuUdXlOC0/QqN942AVfo+31up
Wsa6CNsIjgpEEZPHG56KFj1Q/02Y1/CzvhKfDDx4vLUqC/5cHZF5YoB8VY3yxSmHAE3fKZVUz+Yj
8tqf6A9HEqgJSEKwbIiBUkfm97anj17dQDkIkiEv1yiFBc45YpgDWUCboz39nL8UOkQUVqX4Nu2a
iwmP2Z6o0NfILgRHgjV3CUbUn5Dh6CXCntmC0Csenu6K/UbeVb1EqYC8h2uc1GVp5ANA6UDTgJpa
r4xx4yExCMq51u3kqv+7hiuMp8Gxdmkc6sS5zDtp7xZai3Da/JVY/+aJ+v5D0IX9az+C7LFncTaP
fB+JWe4ESFZVb3akf4+YIJO5gbcxCbcFtLwgnCFS6w8sqqBXCHCclIF1fwKGIls0UnyKBcj/An1Q
aT8//GF+efzREDXEnuPuuJX7UmfZ2Q4oAF9ZyNaq62OGGgOKDxnt31eAowKmbGOTCAC7WPgSii2H
UnJt7v5I6QjbPsL//u1oqpz7Ju4xldP9Rj3HF7bypRa8ROhAvB7GPUs02uYd1cKfjo87ZWFtfmcO
R+zhkagm8TO2On3GsT/e7Es4WiBYxaQsvqbr3nl+vdoHnkIXZF4Cy4AVkyxPJlgNlGwh5wG3cMUw
Y+mmLWpS+3ZhYaIdCzB6w/wiA0nbHFhUFqjrqaQ9aqWIclM0cgsZE0JWK7TpWW5UeUQsj+9AhQXO
WXXIvYDhNfTfjnhhAvJcKczz7HYli6bzYP/jHgqYGsk90LYKkYgHwgzJHA2jTay+gfv65wn0HR6Q
608TMKryF4hf4zxe83N2Kl0bSW/M2u03LWk0zelDyI08efggqDlyD6ZpMAEon9HFR1qt2iap5EGX
hs7Xa2kFoNbrmMCzwWLBrFO7JInngbYwERADaUNSz0Z+nGbOBoOTXghvCDiXYrx/WYSdjKJGYMGI
nW/k6ucnMd3eFU/jUL7rIQYCTCJnrLbbJvEBqeMjSyZssfK3UNwnNaPF3iEIWY1974ZqPSvF/EDY
InLb2cUDS+aTZPhbpryNVMjkTMW/uwoiD5RV8acpldosTCdaCY5WB4jF9rTuVTG/W3IC1eoTeGcn
p2BPVBNMsqyU2nfaFJDvknEgy7YKQYSWr2SJEnkJgXFeGhuUHqTvVxjO91oGdePWWxO4Nm+3oD24
nI3JSSAhj0MfPogG/BMjM5OkYYzu4BbQtegrUvFDhKv5bqVoLZeZ9ObWji8XRxzqNqwEpgRjvt9D
olcetMcZQdMxICtUlRSdQNWTl57y2nok1jTSNR+rNSOZIGzkifEwITxj/UsJmB6W3U9oUNs7Cgiy
0SA+Fx3e4RtfRR6QAturHEbvDnmJBCuyb/TYtd79/p7kcVLcAvVF08z22tvmQVTJy5GOAZN9Ciiw
Ax9aMCOd4egaVko9fD73uEz6M0YOzrzcmnGyAvZ1cdMGtMSCLKZPwu2VgFcjLiDwqd9TSIFCl4bH
njCuRkDpN5dlu3jkGpwRPnJ8axbD9GZcB8vk2A5UWPCta0cV3w1ek5+sEtpyAZdMy71F4z5z8UOe
e3GiXFsKMwDT12b41Rl9YSU38U1S9+0iVr05bAwu+UGYAqd1nMg5Ictmyjn0Oy/U9YSjbKwbc0ft
M1ngevxIsCg0a+GWpe8SC73f4u41Q8AxOOe3u1yFZqAFRzsTVaGvRvj/fdK3onKvmgCSvJfnNtds
pvHYVdRpL7HazxAT6rV/JbzpJtOkZsTAjQ0GalnLg05mEB+IbwcCQK7AQR9JHaWzEfv05lQJN8NR
2SCB/QJNdRpb1WywA16qsw7zcR5+UtVAF3JIX7HOw52SuzpQvpipxlhk1m0CAQXXJLnuznjrhHBt
sa0RMS9ZFdLoekNKAm3G/3rIfV4BQj64Q2uYqh4Z9MEVVH4k96Oflo1GZpxyuAe38fUWzcPupaSP
YQasPi+JWJJ/AlZMhPkflIBaP/nDHpblCUgsX5CCuYvK4EGJIvVGqBL6btizAQ5/NN6B/d4eiZWo
u1UDcAiUk/4kQiI4Hn2t9TXPz5cjhEbqdn+Ico8UM1/W3Y9+MTYnT2FlpW8Mg2IOhv66/2XH3LSJ
ZHQLddv1PAQJar+RI2DlG0DJOyUlrqbGjaiQOkgJesjPQNgSae8R5rGCA/HZheemOJw0SS1fxEFd
IOcvT5lazxCw0l+bFQIHiDc28Hr0r4JzEpBEEhq/MZ1DF93nR+NWcSzzXfCrT3ak15v9d7vOwBBg
F1/3RoT1t8/PQu3fRCTzDLb/Ho+lE8z/VL4P5s9d/+6Amhwwu9tQigQI91h25KDK8xKaS1uXu6NA
WSvp7synev3X0MBulyz3+zhrgEPm7+VCBf31AXFQCq9LjIUesDGnPnSg1wEJbX6BCw+nBC/lO+Gg
a1Qzq734KkunhfiScrgdZIWHik8D4yAFmDXkY+FBi0K22djtodCBnOfF7WQBBTmvFqA2XKF6/hVS
ZdCjhX+tHGVLbFeOtTe8RXUkyN0wsD4Vf/hVEsCCG0FP5+Oc31EfElzgmVwzYoSVgWzO0BC5ZMF5
2MM00GBOP+bPjljAu9NZPx/NcsCa54tau2A89iGYueZIE3qBjEjTZDBiEkf0qJDdIggci6IH/4UL
BiR+QmeWg6oA8Fqo2SIS5f51ThOP5Qh1gyosV06EzhkwO5zpPsZ3feodlbBB9L85IiBT8ZxG24Nc
54Ur3WAYVAoMZYH87lm8UlrLZWrb18pKw8sHKWnrCQCQY+MAbWdRjAqbmt4AKI2ZEs7t7wtazTKL
RyV2YF9fcSVy6XCLWXsZIi3ZP4rmFuRTfTn4pSu5PbW17hCUzUM42HHZvQU0oJSFhoaFCaL5ccEf
T0Vvny4vFCdp9I3lszQSXPIQZTr1eKYZs3vzDa0PO7nhl/13YzwivQ4fgYI6h3tWSbnKVc98zNOb
2v/mOn7vQbKtifXmFYVPOG05JCyhDvaKCPWYcF7785ldSBmDiq/BkMBbgP6wVR6hmv2GS3D1Xu03
OnkP2EVJ4Le23+327XS3YXRc7UtXBAceoNNMs2YApajlKLnhQAdCikiM9y6woODp1IbFCixda4Wt
/+1u6zpmPG44o91nfqmdhqBYWhnKmDWYHmQ5SpEd2RJv/r597Y4a7s6rj8J4tLQMfTbEM6RmDiVG
us0cPIf65P51pTHMrP9OfqxeKxpkuTrqMG58mxGDgmdVkhe9Nlt9fkRu78GMoqtkTqMMU/lJ3R1F
F3tvSnndYRkk2g+Aw80RJzwA81l/6XxwMTZqQUhss4d2G8BwFtgT2QRBVHKuNTDoP47FK4P7Bn64
T2iCoC975p5V/nuhjxguj/a3zzC7VT7MH1G5Jd/0Bprv3CI99hMqjEdW+85EL7j1BY1uQkU+n3zZ
jbRFiZQgPP7BS+4GdPV3pgwg78c2RA13Yko3vDmTE/xNHK73sNV5L9GkZxI9gwLiXlmF/nKEC7HA
VK3bZg8SaOnikGYr/5SD5ORBELxuP157uBGNN3mpOEXVsDjXU0588QoeezGYewCQTR05EaE+UgZr
6aqURAHXjJn1KPGUaIY/onw0dWnDKjP2v5MSqqKKvRJ00jFGjlDNkmphrlqJvm0GOX6xNFNp1xZ2
2YrZB5f5fGRNyOrXv1Bx6rUK1T5cy1tDsquNdRj15z8hlZNPexqaGRGOimnd7dMMDAuQcqr4cPYS
7W65KDrj5Q59svdNiRy8+cKTCYXg23xMxIPc1Sbcye8+NIRRhlw//X5pKoQwlabv1u9BCBfhigj+
i4T2H/GYsGAm93WCmcAveYPSjEylcmQ55OU9YibP67Tt1YEFTEP3tD4kJSyxlEouXEtxM9SyCVUK
yl3zxuniT+ESaPXA7ndejdaGlwSD/TMEo81eBNMNCwLHg2Z6e5h4ES6iPSBPj6WVyXI/e3IyL7r7
NB8MP4V4fSf17kld1MwcUJCGTwYHMr+6vAcAFG48ZFlwtIkf6mfT8ARMACeOjvWOvjeoDBTnx00R
v4PMtkDNJqHPjvYnv5HBecaY/98iKoaEgokpOOOPNP6xe7XfB5PYGf5OIrUqI8mylGETM4V2xFK3
7NtJJNaMuDiM2C6Rh23PySu9TaorEAr35TnJNuF75V7WtJSF3v35JkpwivF284WrcWALZZoqv9nS
jGksrZz05eNMynkOCpgYEOo5KZ3s0QrdyN7QpzwPslT4LgJZCk9T5MjhFe6aYrHHzD1tESAC13mo
QHrYbT9YiV1IuVdIozVpRuiZQ105I7hJf61Iz53OgFT057DcBW3TvFZUA/2fqaDBvdm8H77hNEch
q/PrjValZVKUa6a9Qn3j987FZLr/VuSAPrjz6+PP83vl0tnpt/wMZ8y/SNC0PhyB2bkpSICsNI+8
zPxdVMyd7Z+2J9h337tsrX0N/0ZuNvpLbG9BUpy3oVRDzTzjpNfjyYLEkox3s/2JQJqreqEn7slU
EMfxnzxMD/XGA/YFJJU9K6XhRhUbQahTZZA0tbEQTUuUwAoWjD89GDIPBj2EZHpmLIRbz6a2rNu7
Y9BwTkWUPH2L/+ZgOGUMrRDoCmqMr5D8J6AgodrTd7k2+sKUzT5VR7lIq/jUBxFYA7thSd18akG6
sshu0zAWrNmo/mMNcCCM/0WOOr2bCXAI+vwsbw1Q4IO4FjMntiV8Og2P6IXXg4chZmNKUozYw+BH
aB6a2F3C+XjDwWI/nMZt9eNJIKrzYZdaxD0qrb9thwRcLTIW2KGk0OQmhscALd5Q5ElEqY/MTpVL
tqB4cUqaH+35sVxW8TwEZphOu8vXnJiv3pK28I1T2N2D290i84SuOM4yCdo9jAksSzOsa6MmPLw9
2iUoQMrZ8oKMFqS81wdB4nQlcxC/b7u+3kvrQXNbzgL5yqcBABvim7vVMsCXRB3j9Eou+CMwNeoe
rd26PhLA8hPL1+Du1oTU2LV8EdVwe4ownc2+BhvYB9n0UnKZSFAEHesVK9Y5MoLRqcpVdy8RZUlm
cnSvsTTHcouOeeoM/SuQKVV5PQgpxFjUolqikBS+nLAM1tz12dwLYV4e1jfUabYJXbZm2f0liAzZ
C03k30FNqlJCwR9TjGb4GEqCLvoevOvUc/iSBPU3fQvu4FYqwF7MoS/gdUUlYGtrZLJHCfyxZvHu
F/7sXdfJ4uxNnlQXm/fPhXBM72TjoW2dIRhg4mzQh0qzWh+9hWChVqw5u+3EWFsOiSq4N9FCz6P1
o9IzbXdf55rVa/UwRza7zand9nOXauIFUqXjkh+tMDa8b1P8hIRmcWfJBGmIYYISb0OsN8KQtmZ8
t+EH7u+O2F6DiTEzjkVJ0VeOkjaF1mrztvd1y3QSFNb4weMcgCbtkcWoPUD8fIn6SNM9dWhs2QZv
Imp0xuAiqLb09VziMYnPS/dQfUzg67K3qy+sawlkHPpPtgqicmVpxCBjESWY+D3WUD8DVmmYKU4L
ONlbthZKMAmIZ3sr0+DUdUF3mhGbCAFiBZ9FUFtCyGhndAQm2HISXAGgC0tm6BFIDnYup+ItMmku
WLpQ59zRj0IpstIBklp/TA9JxXanEjffJH57mgJTlS++IxueQMgYed6AWMQqVHKm1+gxY2iaxQVd
Kh8Yvmk+/B9WmJcGAQY6FqIVkL7e1MwFf1laH7BkAZVCX5KiBo7LFw4UgIe+EufNrFohvAnoaNWY
Jz3sa1gZfJ0f3EWZ+7nV2fOS7Hzw861G3LjHGS9UxmeOYjUIEkP/L5UrqrZR81jDwWDaTGWJtZ0Q
jcx27URMrQBqXWvEHyXHI/f7ZR4S7rTVsCs6rBxJizOiNBe5OqTSyuYrRRz2zoDhn6i0jyYPDJP8
lnUMf6v42cH34GVO4oZmgCKnQz0qbjrgMEvzZcfxbG1MEb0/ECtlcTzVtCv8UDPm/YkLSpb5vZiQ
T6lB63XYE9XKbGPTX9sw/rjrGjbUEFLJRUbOqjtKSt2V2c11GGVFFuimrITpLy/FHQoKXfnTs0iu
QpsR9LRxdkhTKEGMdBE1Ld3NIepVlpWfdO7MP+rP46tQr8dlSDcgQE55waKyzm4mO7jMCjMMS2Y5
Tm35vWWNJtAgFNMG0xhzFMUROPcx9u/g/4ALu6/C40ttRbCtNpfDr/k8loWGWFj50gPSh8f0V9I2
dCmFGFUXY9ly7MPy3ZuWdo9ZIfOVHAS1bpBhuFPpO8BANGZnpSwJHo0zK58zDUd+z1rplraqtLat
rPm9AcgiOMfaslVFGqP5HeXZEQ7zhueKHxB7xMpXxQWBl2vjDCkJsw/N8C5aOsgq5oj2nj8n2ziL
/bR9UKj/9d/p1dH929erLbl5L8SDp7aX9q44QtD2Sy1/4Q5DMChWdodpJHD1lFTkbLCb0VIDdnhy
LVu2N2jEH/iOjdOb1DpM1jkKAAEHDTpIuSFvDO8UcpcjGUT+oqsXNs4EIl/S4hOlLYQ5lL6jN4kO
/Jh/kmTLjmB7DgN2BSEPAle1iMxisqSOaL/lEDjRgTZoSQPQGf4x304qPTcUmTVqTVwUkcoJDFtv
KXCF2c/rpETqzOXYXZWfhn95ibUj9l6TFlHYE3yhoHoeF3949q1B/LbxMVQEO/Urpj9lMzdffi4Y
MyoXcfssieSTAw6TtZMdAItF7VA4VA1ag5Ju261ofelrgSyIPcvkxtGUZeJwSpnKk0VNCK4T4TUK
8or2D0W4ECIA97dcLKlQPKMNfqVursj87n6ATSUpikLx3xGilFBuxmLmCNgJyHUzinhe4X143iSy
KndJ+ZA89XB4isiDWES++HEoDQXn4m1eYIqO3SuBk5iIrgCJhHfDF3/erN0bUQsb58ZRlowlrmZ1
1Ku806hm4/N7wsJSicbcudG7Ct/gWLLU47LbIRjfj1BM5mcrq8IoFh9p1c2s4JSaredfDnmaK2wm
7Ntdb5FuELuxb1kHoou0rgMR2sc1w2rAG/f/FiEWFt7sUGAU+j7znk1bvXL1e3eL7tj0+1onJF4q
y/Xyim35D03UZRdSBM+4YlKoAGMWJVfG+mIMEMLOxzlwslvpc8Y5OKOwzC+RIdmxii+Vh9hdwyDX
dbRcY7v6P0+PQRmb8S9DCVaRihXr0HOVSTx2+GpxnJKwVt13hI94VrNJYBg7XugDsN1YPnkvKMPk
amjVRsNYq8SZLnpj7rSF8Jn6siKbwPWAOExtiClvgOp9S/5jA75mOqcvoQswp3xzJEWSwionsYhn
sn6CBAp9lFc/RsCImS/AMyYBHleaF5IIibDvf1bT9dDe6JrzJ4a4cEKrqekLPnTpGM+mDftFTQdx
EwqpCpc/wQoV1htqdnKDTlt+3n7nx8LM8exObLlCoOF8r81CLv7pZS14it1sEqy/fKjAXSpbY+Er
Sx9qUqnhxDPfU+BOQoEvtGHhGjPArDYaZbLlrBXY9H30IF4D+HTSFisyPO1PDTYPErz+D6x3WHVR
kVrthuqPsMvcGgAoJz9yWHG5u3jti4GTzxlSPdEnFU7epp8/VZCxpdgWRNVGm4s4uER3SwuZ7P+0
XONZUydxsWpvmUvtuxdyVGTPzxmAa0r1d42AW7JjlHaaB0BQXaruRAiY+tw/xdT7Un+S0tmY4UcP
Xuljd2EOxRoBMP6uk8A/b0/QGKJjl75XMZeghpeS6P5CuJrnXptwxP/f35MOaoxYHP2mqBarNVff
+t47V8Y6Pj87dxc4S1TD8lN9Xgjdk6bA2Q7uttAuRUVR9vZ4MXLhhh/rsur0ZLAdFsP/++66ziRO
eOxO1TxIypklTqLrlN1aku9417KEBd6nTrgrUEysFQu6Y0+sBUn6EWn+xwiNwC399L9fmaTxLayo
C+AVf/+1ToJpJ7hLpG2idrgOozFNOxCOpZX3/jgnGc9p2gCCFqJk9RlELuTrnfoVlzlCYuHAv7Fu
FM4R5eLhu4+zJbMGPkIuW2hpeaNi0KXGCjeA2fW+peDh9fc6gi5Z3nZ6m0F19pouuKz7E+NQt7PW
U+9IiugAelq3SOnNU4NyvYskdpYK8wGIwN1oCsXgnL5IUQO4wdgfhNj1JKW36XEjYgMDkuEc1BfL
z6ZwZRg6gauVqb+0Ss/eOJOcKhTZ+gOL3ie5N3KUvs7ijDnD3MALWEENYQOD+hBtuFW0A+qztYM4
Mex9EEan32M2PxDifLVwH/47RkbgjX0WDaC7wwQPv/1yYsg7PEVazJRFH5NUU2N4RqGNdpzbKqu+
TjKibe+2eFv150ZwlHSWdyFeHZEAgALcsoB+p0AGHvWfIxFrGKUaUWzWPWeyBHZLD1gleDQokEwD
tCrJkdBe46Zflw9t+4xBmp77zsx8UXRkInEzXECbWw8MylZRtsTDH+Wh7WTDOFrCzhD/nKll4jn7
gXJ+DAKD9qqF8DvQ/Tkru28P1e/byhgTZbUFgvjv4HYdeVGE5q3Z6SNibe0oTywvVusN7NomBCuA
O4PY49BlsJbEKEHevUT5gr7puSuhfZpJRy+J7emDx56cC5wX2bk6lRCxRFwWsdHxU84qs/mEiDXH
guu9jm0IZ1AL7Hi/yimE9CL1wPeqXLMCDiDPJe0TXr1Ig6/Nn1/OENa+CgnydkGKU0qOxZB0TfwF
HrpNVfuLaMqX/YvDGKRzoM/6DUNlqjXurkdj7oGGfNm0/EVeH+ANWTdDZBU4zMmWS5fkM0CInrk8
4hNgIj30pXrmI7tPA/D3Q4yb3l3d+/8d8K4opzL8MIWFQ5wwsUdtyd9Ws0pMm0aRhoFy0a5KSuxa
RGm2y2inJpziNyHe9tWXlFXUa/1rdYmt1ZxdDg2nataZtt2WgoUGqJ7wx3o7NKUnG52s8D0a7umW
UPNkRjeK28RRLbqdIcYg+qA58QTzwGTW58NyWrIip/eEEiJ/18tRTlnD16FRM2WF+Ku8/+gw2/8k
cALRP/guZ8gTSwKGlvK5QukrVG/XJ5143X7yzYvwebIw9Y5zqCSR81E6R37vPRqH5yVgwbCzPCt/
2Ap10H8dBHw4UZfiOux7/cl1ZpiqjvvZtRpGFWuO7KP1Q/zYmYMAkTmK8QE7e4WIbP9PEb3kgAa4
ky7sGbqWH2OSaPHeDr9Vbe/xMyQkTdD/FRz9JcMoHl86goZpsi3ZVt8i3UC/xe5oMRogEH1B0SaE
/MOP93uki9q2R4BFhE9IkPgQ0ZHjL4e0HqycMbyd98EjSy6+yBqypjS6a9WXYivVYG5hKUUj9mkA
EIYzHZGe06tbEuk0Z+hrARFyEnNxXH6NHHyl9KR/4SkPg9sHRH3qrSIFr3AD/F0VcEEGQots9Kx7
oIMPjZ5fHJ6i4vOpGilQc8VaivOyn/cF8BNz1XI5qWM5HXvsIZTFv/JrNdntvsakTpOt64eLL8e5
4bLJ9wSs1UNnNV7kkzJXq4zygU9CdmawTH35dm3RUJhPk96Grwhc4TD4pdvdC2Yxpsr0pBAM0u0a
OqHY6JZV+KETEnYTXAbAg3AGhcjwNL/1GD9K4sTkLXIYyxUcnk96EDV3yUWICNeGqTfnahIgEjo7
fsx8cFgW3WFVoJHX9HqlyFW52H6P+C4jRhT4faY1UdQ9GdhC5/6jhm8a4NtxlKXerlTZLMuGwuBk
waWRZgaQyToGYmqP2i6LKoh/8vzuocNTPqd9iMPSyFWX75SvXb8sxxptGItvBH2z9MHad069qnSE
w5mG190SUt0vOMtl/vqc2JORlmoeMAWZGVaAkxQJFrpAxQJ/vAnIxDL7rUi2kmm2Jq35c89rRKH/
RhT+COsP0g6a7vq8wFsmfZYMMT+O1sn3WBykTEv5W/oGAoMgCYM9Rnugk4CRRRA3rgJLSurzcJr+
Ain1qs31+h2DQSg2LznleWAe1m1D70+t6sHl89DwVJrWp46eFX6fYt0PI36QwYWTxsS82FyRnDjK
rKBhnzRBnOCg/zOdvSENy18DawlkhFqTZ5ZJrTNMii6pNnVsxqXhNlI6iXcrUdEpM+RnMIUagcVv
UaTkeBGJklCcQABpdyUlOii+tz3oeXDkh67gYyouczvOj+WzJ1guvgQIhyYtff0ssRM4hnI/KHQV
bfD9Y2bG0D1P26GDM/ZIK0bcyLcQoAW6A1hSZMEiHcLQ2Dmo7sR9G2R6AclKrbTV4G72aqf6Ko9o
X/KTTdk1qlWbQsEOI8TdfrY39+Udxya0GZCSrnxDjTkHQiT1DY+0peyosD/T7IbVgUHNF0fA0+64
ndrjM61YNXx8hU+l+iUtyIN9vBicdzm3EjQn2dxJ/FL8DIs1G2d6vA+JTgW3CLG8vys6aaYWh6io
BIo1kjvUagoFuZQCxNM9AWgSDk0/HI02kQZr5Cr0ledaY8WjDb5H9giHugjfj72OovNuRiAHV/dy
I3DFvBj4W1JIf6Qb3iggeexGtpTzzVZ3K+eHuPG0jLEikFhffl0jbdOmapuMOH3jKnOdk7ssVwZH
YtVoSvD+LBLIsAzH4TwjI9To9UyeQKXYFMCItYqRHIK36jUkQyQ7bAWQ9PIBMaRPqUW5eYRsuS5s
dGq67tBJDURF+OX/ZU+BCJfyetaa/ZpRPN16VpzR17C7gsuKxl8boLpuv+IvZgS9qLpK3cxN7dO/
t0AtykoYq1cM87X+6ClZxQKaCA8PbK4Ns8xWqcUQ2FiS1S8+JcVHWlRMQ9HT0KZLFjrzRboOCxyV
YnjoEawP7Wz5aDwvo98Pp4vjOwHOoJbKQsB65DvYEJBShWasiJG1go+FdP4YS0JN20vmIoJxqyPa
b1JBT6+9BVvRZ71EDd1KIvr44lUe7IET4wEK8LmS0xAOmgUd5trCylISYQVmQzWrfyTk0xe6yPc1
Bi2RwvQJfuVp3LdCVjOllpoGXiU8f9+87/61B6BsGc1LxTytUhtgugvXc5iodD+FurcqPNVQFnA9
WGTGap9FPg4cJFQLpWtELKNdrpDKYaIX7oEaeCjP8vOywp9Fq3Bczs8bBLdWS5hN7Obr3PwBdqlu
08WM5e3FA3yznrDu5VLgrjrAIvIl2Tev8QubIeH7gfArcl7FLEpU8Q3NOhW0wMo43uFsZUInoLpm
56HOubpVEABkW4RaDGSYtSjfdj4KNfc357guWwrg/Jxz/nlT0G6hLfSesbSrvw+81/aT/y26f1Aj
ghTR8LcPG8qmf6VLG02q/zaKAJktwBVeZd9+MjJaRlKplTn1NiiWsjzpHFa2ksmNfb2WZA3/y2tk
5Al4GvPLjTaKcFxtI2m89UYRcxUUbLtXA6xjgZPN3FgOQAxkKoFmppwATxDdPw3FzGtwcXKeR741
LDZpdZJwTya2cMKl8cgxa6f8KATa93rLxi8VZIdI0E9QXXao34WVL4PvkSFYIvP0UfUwQa++mqaJ
aqNgWXplXe07yRtQX3NBr0Edc+nNjghbEnVqEXuFWYmjeNo7GseRIsaZnticoQ2CfX8MI2CfyQzj
E1qBbfVSNIHptQeN2F6cT5UDV0oSGz/hzSBqhAXAxGUrth9IEwuIpQ4OHF5c/Vva95aiuHEikh7p
pFNGakshmjgd8NOq4fL6VAhX5k5uUAAW/tGQdH2H/2ruSU5Y/QgXCgOjKLkxfxDzBmkxVnHoJW9y
8/3g52qt6vps4V36M5wUxK353simCw6VXQKgZd2CW3CeYNGRtFcFvTt+o9CVYtpBztl1cDznK55r
RjFjoTXBZ37dtB/Ky3Qiilaz+XYQVzZNhMuGW0FZMNmdufvP/N3NCc7YiFtSW34EaLVqprpFscwY
eO3+sdaRYTTFNaUFk+t3hQjseNgpwNpKlNwPnjGvh8hGDNbUFih9n++ENyBFUXq53gurTnKbOj1K
8jd3ReT7moEucIgMTcBMtHZkD3mbN5U81KfdoRV5DxaLyewt57//czyN7h9hj8bphn0pYsMej1G2
3hKdq7S4EfgYWTz2+UHfc/Cb0V4tSnHDARK03/ZIuo6BbVKFvN6SiqxHwRecHPMBXQWlFXM9DOHb
4f7ZR2Rl7mKhSlpENhHzgmqIvsdrR0qTOylef2FnWwT5pFMH0OpncOdWyFcqLoUiuE0XWdt3JvmB
V/BJ/FVL2EwtoGnyK9oGmgXtgMOec5fFR/w6jI9KOBa+X2eBH0ILxTjYIWsOugNUmtMtovlcGLGZ
Rp9UmKCzuo5G6IGdoJFa0/2y+RKJMzKH88UsSjcQGEQI28nphysyUA6HkCVWlNuP82mLlmj2rYpb
V0MVNS86qNHHVpZq4ZrDPeqTlcE1moEAJK4/60DVawiMi5lh3c/RJMvwoEIWq4VckHGugvu/bMU8
+td9n3VeDVHLWAHbSzIVhsBP9Wbn3DojFGJ5o3RwHfEmWBzOB6UsjMDUWXP5xi2BOFqzqdIKMOFY
t7fN7v/qvzYeL9qtPEFmXerSyh9I4Og4hF51aFpiIxteUJvWluojmgxIDeQdR4A8kuwlV7qlH/IF
ceDueDXnXkXqdt3kHD8iamrtA+ro8BuFA2j8Z27tP+rRqX0d1jFq0228wP7owC62XSDBMak8eD1J
ERMAYKjO1KV0UriBfAGwErIgLhdUHQxDKPS7g3MFSvjicmWBT/d6lIgAPjdhRQLgSycF3S6eysds
Yf/np39hqGznNGwBSZh1teqBeJj1vLdaz5YsnnaOlcKU9bNHvVdbSeDKwump6MCLb5lluBqeImbN
8iox6f8mCJZbITNZ6hXWqmDJfbKqfDm6ucF5PJlUAUY0eWxBsZsDQXuI2L60vyTQJiNoXnlILYmy
WPNHHka+s/UfCHCRbo9Wk/3yLx1mJWOvhzRCc1jc87fwIRqub9siupdAeFGxORj6SSbqFcJlME3v
VHcz5mbY0YkqRZGem5IVUXxcpz5TZ/j0fc9CkwHu+8s0g/hFVDUJIPr+j0A7AVys2X9A0eyjeGiz
IH0ASTJPJghdHl7Ysoyweia3UMfCxiYBX5Bhyhd5bPbKi4YAm7bW+nFCSCPHkkTgtawXXzJu/MH/
0DaDLXD2kestbRSRq2fBE/ta/wcKa7YRclonjDAQE37+bWOUojQjMOLp/XOhZ0GOGpaUDas4o8tX
E8RdBY1n4FVkb+TzOXYeR5zJ3Mgx0yes/MK8cJNiOUhvVybEmKpYbBkZL1yegdJxwIhlXxcTqxzg
ycQCYgAvqf72cFpnN/T+KXMxDyELZ/ni1R1gI9MYNVQAEAk8oZiQ8NAUedc2LNWyZzPOz0u67TH7
lNACTUozRmy9POydZTkL5EVIdYjwmNeT2IjC6dyrLKbYsEBDLykwK8Cg9HBoCXFAaIflTHZRf7lJ
Wt9kUuXh/Z4rv+aw7vZ1lC4piOrUmzwdLgC5o1dba/f8+53AR8/7r1XyufWdb5b4wJPD7c0x7wY1
wx/N4rBWyWNcpONZZuEhfoRl2M71a1vR+/2iuYBKE2gn0QeibBr5f6L/v+seX3mNgeWnL1Ex68Uz
Sak0y/O4thK76qdPAIFDlnzTGqpDhwhcZWmWAuYrLznOVA7+dRjrE/gBxD05kfMy2hMYAYTfNM6m
hpmgppLL+QKaZ6DNkHiWfsw4EJBn0dX5y2vP/Dv0afBsRIZ674NruP5mWoSWrbwHjEfdUeyTZPf9
AX2oSkaULMNM1mJfg1btB7dPon+K/6SLls1L/rmZl7VSiJS/QUGfM+Clf49WSdezkdNht/Tnwgnd
SkY8otRd9gwbIBN1DPrR0haKPphvESAjz7YOvMYpRJzuEe48SdBnkQGptZiDeFAw+vCHXo+tq+w2
iOrIxgE4yytzieDIL3YMQPu3/wYkdOQVkYhhem8/4BCdm6oIo0px4rOH0IRGJuVoioZ9uCDIbiHW
rNmNh0GCadt2zTKH1v06HPE/hPWNWs28k7vDaRmLEqfVAGFtnT6GIM+ZhbZrY307FlWyo/numxa0
2BFHWPzsk8x9RTiDQplbFkbRrmgMVVAOu4vLxDEePwYvtwy3hYSDkiSFqhfkKw8eMctDl8mGSXW2
wi5zlYnm61dt5P7TbYAVwkXuCLKhd9m4aJSQGn1IMVSNVSyNrRNBshTtvUnOvXP8KFJ2dR8J1AEf
KHKh03C0iY3Vh5smpaFRUxwaCg8jSNjZaBvR51Fom/8+puVEEczuJ84QnNpGQ+eTNkjDYN9iTJ1R
wPJxdz3o6+QzotrHUHJTqxJLrwpU/CSKv70Nrk2oAv76//WtaDO9cI5pph5kHcjSumXgg8oxPTBu
pvCA4pgi2/7Qu7XtOjlYp7u+gxy2R2dp06eGJrK2meVVKvTvPMtHKDT3fZ4bHdDkj3m3u0PBp29W
zon/KeObKB2ywSIBgrf4vOzLrvE+lu/h+IHbwGPeDFEjrM9iC3OizLpsT2YgXFREmnb2N+EeQiey
LG1Y4cILXcIZNxU1Gpd9mGLqAg+9vag4E4tGOEUwX6Ic/eLNw5DP+9wKJ8yEjhti+3K6AKfsje1R
Db6zyoLxWJgTHa85JpGQ5mOV0GG5doEFCPrO03uFy8MElVBrijtdOEnK0PccuV7lIwdmrLuaZo2A
6bUZKc7hJQ33pBvtQ7JHovoilecNWt2JC9t6NOi8xfyplxdAY5WSLC4PDkcIaDDMTdzEsOY5kdPs
vwwHAJ9vDAP0e9aVgcT4/mMti9EgB0+2c5tLGDEpIDK5Ha1ufVXQai1BMd3NUGT0qifF9NseEITm
ccn4H/5PXBvWhhceEiiTAB3IFnevnTZYgFSMXzrBJdgpuHAGBN7sWkkHlcIIw0/mSbs9e5V7g5zU
ExIGUKjWrucxtX18HpuwLqJE5wGKrAwkl+zWYXtxNn9rZ764v8YCurYZ3NcQmOOoj0No/LgJ99wI
eP3xjqVNQl7Om/B0l2FEFCQxv8TZWt4gR4ZeJc/obYgJU7TGzfnZV6yzdcfeIBSyKdR44L5NULMC
wvVd0HtWrFbvgdb9aHgpN2gnoLgp8dmkjgbGwguT9b0Jsx5D+V0IIqsQQYnqcc23tESffHahjHF/
8B2IaPlLIfP0ykiOVss//Rvu4PacK1oUb5smX4JdnLd2m1KiNuhk2W7U5KxxEED/JVovS5+2yDdN
kxkWJmixW0EV7jfZ/VfLW3kHlhR3d3Tb7zofGjnZCNjHU0Uw1NSYxe3AVe/KQrCJMpoZ5jpJmguR
gTzIBDbBvN7llpMEqMEW8D33HPDuQwbyEHmUL7SXaC1neJ9+j+uR5UFNnIh3efEsjeMyLZcNzRxD
QhohbMfBlu/oFVtHt4JsdhCn7+xNbtoGmXM3OHKmwJpPe0BKJdRGgm2199C0njNe5Gzug7CIwjVZ
FLJmm1zPm8wX1s2xmOFld6TA1czuZ0OUg5++C8XiY6L8GbeOtWkrcGJPyDMkUaOsKBv3/yVe4A1d
RWAoQdJDlzuss2mXSYC8qa3meL7CrMjqwt2y+mfL9h8+MMVqgjEBD7aVAs1aeR4SKicfUYxlRFGd
YWlTpQn7cE7f80bnC5bKxATvVkDCA2QrM2FbIdX6xTQWuQw+GrjlQR1MDhtThQ/X9U0epxgYGItw
6GX1i5iv2YMSx82JSjphkilECvyh82iOmEHTkB4Y7jF2X/kmnTbfbZbZTBpO9AhyIdwDaIzjr28G
nNEISEMY5sJdVfo9Oux5eqPKQIDGR5D8f/kTCbHTPKfHC1u+hTcxIij0a69LvKX1SxjUJ7Rgno5F
00mpyolWMbqZXI6sO+JuMaZ81PjViOz+6Kke3u6XHhNchwnWUPXhvUUTUBRUXjq61rLqU8Gk8L4G
ADHJ8MeVr9DLQmSXT0nbGwokfiPtJ41g3H8Fwxt2ujxavmKlIgevufTCYRpeWw0kWKBbGhK6+T/n
1Ul9a/phSzV3KYnLZdUgcvjvE1HPQ8HB7WiBUB+ZOuC7oOpMiyAYd5P6rLarq9j+mw7b4Qd6+Hdl
7xIQVMFLTahqx/IoOkV13fwZ0pQM57wsrr1f7ZcY2Luuqezss4DvixqLZwFHfyR5QpHLF8sr651E
ElpMp1d9xDoVdXyhBSuAsZPVnP6n3xUQ4Fie8ReyNOvMOWCy07rgUZKcmJDvH1txntkQuk3BPG1j
jQ6hu9owmAfZiVDElxhPoIFrl3dE25JsA5F7XjPFo/x5ze8WD0bBrSxZxdmOMVciEbHR7OqOvjAj
M8T4tzpkmF3igCCnVWADSIMerPQTH4oauYNyXfd9e27VG/J+t8+WK/ZaX/V/t9OukE4z5SCvXN1H
1iYy5+GHlzymtucdVkpPHEdif8ONPUUovx+6g/hca8Za7uD2Gkuu3KEoD8XhFHU87BmXx9TFjcbd
NlvhCx3z3oclShxkVz4RVc+3vlYRTBg5O4Ik96toRjPPvPuToKmBEB15ly/xsD70Sfwfh4hN8KUX
eKU4NJ7ozSSMkz/Kp1NVjFP/RXBaLseJNrAWlkQKIhJtKXx6g2RfjWRwjpXfJ0z3NqVKoG6SP+oJ
DwXa8Kh3hVFYEJtW2gYYcQCJdY62GGj6AEGx45VQ3jPjkAXE2b28V1sRpt/CMWxk2AZsrfNOX+qy
50918jGM1YNqVj/u0XqTIeKNknPyRcKdnYz2MYsLH3e6ADZwTR+AHZc1n/mH8SO0VnSe3OeVZZbK
Hp+TPmO/f9vWfz66IxdEvBLM/LInTNKbgS9NJ1yr7VpGdZROPOL5jZMeG3dJh9mrtRtYRugZhNeR
jZMYRrngSN8BjzYLkOJN0NfVzvLlW/cb0Jc2s3G6v3Bxf6rCpOrnbClfFA4++HTZ/WLSKzWXVwnC
foDs9UnOPrjtuxxdQ3hKzOWymlQ2fShMQCCXSmrvJWiTfkDycfkwYBDna229f7/MVzA+Z8RRmy+N
EREqdUFQD1WJ1KT7kubwItTJhL7hILYE36jOR3y9IHpJr0Tjdq11sY5HgJbzb8N40AlhPvAYgI0w
oQ6G1OpAmZ8SFzTPy4+NlhoM0F1YCUYZIiBMhpTfC+sgnkuPlj44iJqwGhqUIS1Y4pb2JmvgrR8L
EpAZLMuQHge34Eb8Ng8nOvembps/hny0k02znrQi6PC5aa/mYjRLLCFh0W0nMWjqfT+99BKVhv72
YevuvajaHPyEZB5cpOQ2tDugsxsrdJO/zTmSX+v+TKNb/EX6ACSn4MpK5Cg3cQFL3VKOnpRYPb6v
bT9nuFzCzb+FYgXc//sul6i/Hl+v5ZEgIZiDKR7QeLm6Z7VXl6zcErO6rftO1Il7vpqu9tS6SN5E
vPHQkedjln8aY1sJRF+x40i0ud+95YWkAXPCysCsECVR/tvhxaMv0m44HbXatVDNH0GJB4UF6O2J
1F1hvKOwBFfkBf+1nP52HFawQNbL6xRlAq/upRJxDNJp4RKLfg9we6fzAcCMNOCH2lWbwRL5hguT
otBEQwSXG9ogKtFGZMnMF3r46kYY+wFGoY9VL99klCm6U9+P47FvqdqR9ydiQO+ZXVrUNPm1Otf8
Ei76f0PMPDS0r3FvmtJ04qi2Th2kwRyHHpc19cjAB8Wzm2cdHEXFINd7W6dmrxVEwjZMjgPkgwVj
nbU1QVUQ/2qZQq3HA9FlYfswelC4WPmMhpnQaLfWNuaGirb7+Bg4BbNdC/dd8Falis5AzzdY1JHo
9BA+uB59Yx9EbjoNxWgHM0dWZdrwruIRctJIThStljTnaiTM+J1MxVnZht6r1vSigg46K+eo7m+r
66cG6ZesVQJMRXX228mBzb6Pnei6p3BgUxACZRO6RN8hAEmjd7Frh845LKrf24WFgiUjPNG+XLsW
DL63IANnBsrXiR/tKVVQZkl07eDo7BXuod/yg5PLD9wMDcM2ne8x2stoeDjU3GBBoPwZHW822xs2
HaFcrMkNVBeX807rg+F1GdyEbxux8X+0Ug8GoUsHKPAvs7NuQksm6CQI8KopZLgjqg52Y5BYpD2T
jsATl6QTBGe4n3+n/k+1InAgZgc7RNNrC5+SobB9x5xPJUt3UqM2mBVnIrFbp9U8OMmGe3lBC8Wc
WkL2GT+ogmg7fBs1u8DHUdp7mrT4mPxUF8aPN90ztvbm/ptyqy6Ni0S4rB2aBecICPom67wRcqq/
mVcx5D4D0bHs83sMjbl0STqUUFe9hRRwgLo2ax42E393tDGRvEmEIXiVrukHfP2LjbO8n2LMm6xg
TrXF341CcjL7q1HSLEIPuPQ3ZVNw6ddUVvCgprqWAmTQs5rsMF5NfD4F93AQeDZ7DENpSe9TzgbC
HJrw+9NyQz3jUORup3o6hpvzarg3iY782rdETg3B6VIy1bG/wQAHd0FIlXIXPfZyD6hy98aTKrvi
IAZP/MZ5u7pI93ZFg58D1xLF8viKoNjKwERdIs/iJ6lYoHiVxwY7KbJrTqaLMmzR4zbGnrtNi7si
YLhCfrhqSqBmdLmm2iVeIQbrbuKu5Gdhzf+m7iIbGlkFMl6j/FpcERqI/EFMscm4LQH7kNah6NCL
I/iZMDGZsf5CC54PWZciSeIUrn7ql5qQsEEtqj+KxT3wdO53HlcA77reKwbytgAvT+yJ258PYws8
Qaib685rJ6NwcYc2O6u3aGrQykcVlHIoYK5/hWng+PqMM3dnfHOKyV27tTynA6pDyQDHYmipBoIi
8+bK5kl/nvw3dYyJIwmz8+F5V+91JwDKiGdnUnP4t2YypVcht1RKvUQlczE3wTrx0QgURYz+vCtY
WymC0zWtDjNzBtJep3rzjlH4P9iGN8zxEqBK14bsO3mM/38kiicp3+t4+rTx0hq2s6i7lTxJsvgM
uXWsr5k+cGQ24+fQF99K8LSzIWVmDYJ1eVs6tbkIX8qH42ux+NrX9Ac8yrboG0h7CkY5o67CVQDk
wcKfN4CtyrZqZa51/Eikh4sth0AQH3EveJQOiswS4JdQpJwLgTN+pEHjBiF1ONJuQf8JC0+1h1py
PtwTMi7uJdwA/G75SB6U9HqY+vDqL7u5kK9dpDeVMrb4fipBjcwzNwYXFtJqUuNFvcAHUqkwmuql
rr0RSANQ5OMG8a7aB5wwY8bRzUKOZ0DF7H4Bybycxtbg+HXHEe3+MKEljoU7vyBR9AuxAEzw2QAe
u4Uw5/daX2rtEWQX7Tb1GP1hQSQqsEi5h6GPiP5tUl0ZwkQv7rNermEzAOU2Wkl3ux7ZWkiKLUBj
99IPFrrBBbrd78J9TMhtHoojQG9OcoWp/oGMJ3ZAAY5WWT8Fti3RmZSVx0FgPB6u4DvQRv4QNkY9
uYv0t6stHICFlVXds4KzsO4rVvdGN44kG2Kb63dif4D2lV8W7SI8D1Igtgd+70oZFU759+5zUK/Y
w7nsyQp5lVdpw3H8ILa+e3tzyUXNtfWacQe+tERkUtY0y16IKBqL2tR1IpBkqV87+wXvBU9Qhk7H
ktIEem0sgzLtz+LoLowE+OA7X4VwehE2fjneOeyDRzwqYmWMNcY3eEG0VF0M6/A7BMZyJ/wfIxGg
53Jyy6JYpZgJubLj5EGd9V13l7uSueG5G5LC+I7JGZqa4OugDcSFNKh8+OszIkJ7Xr8e/SEVj+eo
LqZFERq+pX336hyHalCIH5P3QkRcWNGBJUvFdVWu0qkEe1PV9AeBsT/1I6ZBYlobQqK3ug2EGqEX
kJ7V8Bxg2IV14ahN6/MJJWsUI2OTcw6yW1tJUUdAhKkmEbZ3H4DQDcxh5tX9z7XTdNZMFGKzWWos
EPuKeV3o1njX2dIwnlr/2cR6rM/+4flJCVYR8rUywXPgGLidMqFDATDnuNQQQMmc3zDV8o9nYsdx
872XYRZJBz/H3kgFdgfsP7tUpif9cb4sFyN3dJ/4miJX/b8Rp2rv8Y0u3uGQqWpGvx9ILBT8ARV4
l4KsgEdAcTh3db6MXxqKAm7zttgXqAfhFJW+Y2wUIpDZhIUxve5kTYxbPjXUxluQCADjmdScHwgY
1wNehK3SRabmjUILiSJErmAmQm8ofFvNNPZO+9//3pdu7D6ngPnAAmEpf9a1CwVPDA+Z16MOPbuI
xxU3EYXTX1bxlL1cx7A6ZlbfE0xaElZeNfi246XemiifNpeTNEK+/esehy0DfyCNDplvb0F3a0ru
WtOuAHGGtwi7R770kArMfy3HsDJaHqfxUUM6QIycIgDEbBykGTTksQtcfthIRRY6zLopciVdt8+p
dwcuvg6fb/iVkKg8oxb5qaD0Cx1NxB2/rs+xLj4Qg/FukycTxq7UgdXIJ7XIr3cb77x5cutUMSDU
qyEZI/HBgp6lpre0Jz62ZZ046hRHpM1KC9aHn4KSrHXdMJCXmrzIDredF+/sIh3k/NiQZzifrWFd
0IBt0xH10SAI90KJe6PUDx/z41ZD6MTXLZifJpN48BMEuTHVU6JF4FfVDvgJH0480IP+yDaguKxu
PFjfLhMPO7wy0PjYE1YsLU9GvSTqpdImFo25QkZpzVJIXL7Bi7QBLdUaz1Nhq2pN6FgSWt9iXOuI
2/KpxtYPtzALAn1f+amxDhwQfA90TnF5OKtiCf4EVKXoZLWxdhnKv4lTPewzn5qjqcrgbmgwOzcr
AI/WkEOVGo2wHZfuRW0Ps6jRfsI2WXtpMdwoRmtwVrFzb4TsppTCVnstUB46omIzNB9/soRZzDsA
d5BbO/4Vp4XtBharSeS815vcG9ZP5FRfv+ssnPzvfPGAL8GjlriVWLb22fOo6+Ve9OdlG4Y3eyHM
G7VUKBJPDCqWmFmAPGyI7B0oLxVByp8Fgd8CWRjkafooY+LOLI8cRWk4T7Bn8JBxPR3Yeo8zhk6M
kAqde5FrMdZp+Q8YqFKPhZyNtL0XOns0SgE6wLF02VCqhcTXVhwq954ygNjzvNAQ+p7PUBTN+K40
g9Yg8bQM65onk5vOZHY/7+dNyCpTGEvwjZHScm6EeOeawWhIB43+lFczeicPTXsIFGlAchAA9ctI
+v6aNVriMQIDuAxufLTrpDM6AP+shj8Ft/WYs0kYlpAIvsm/W/5/pdIoSAtIfDq8lnBnxDIDBX+l
eIjdN6IOniciQT+aK/Df317YuMRX1eU1D2XQ8O1++zhBm2SWWsuz0iqA0tmmg51oskN4TY0M5RNc
3AZAh73lI+fmyp3mK/PwNkC8o1FN/6qd1LHFckWTqaQTg+ueydrGOKXpvGkWoWG/YGk2vN74wKoR
J+HMiXrrDsf8TVGIWISfhQNdeUHG8r4SDmi2sHKl9UbQvm66fVtpL5c4xD+LWbuJ5DAE2oeiNLtI
o8KfDkQAc55S1lhWH+k/HdVHd51RYsPt/IMv92W9YWy+urkfWfpWqaBFdRPKD+Eemao5H4RlxI/V
H3FRTTISINFZyYHToKwElI53qyn+Rab7QDz+F8CpVCAkR1T3M9qvOoNkePHd4lT8i7OTLZnrzEpp
nH0g3Ukmof6P2oklxehHTI2VI2m1V+gWPRLT98nJPEM6jlQ5g/xNCUG7k/3+qVeFYuDenELvU5yw
RwQ0Ju5ouWpIetPsgKRmNhQLwuLUDr2m08Uus8t8JFjrmBYKvwh+ZPgy1vydW6jOnXZDE2EN0eEy
YTu8AKPYfWART3tK8QjiMbDgrtREk4Ws+x6lNNhoLqGGnuIgD//3QFTh8n8sp8NvQVAcbnRByqlP
3qn6Suo8vfyeG1GFbSjf8E77DYjJU9PciC0yVhbgbfYVQeM3vlp2WlgrS6tzgHMnN9+k4UwVZBSD
OshobxFxDcMi3MTKg0yYLUdddKAQ1T4ApPz0TyGc0taejUytJ92vQbCRc6rrxSe8Mrg2TH+B9aw4
GDQ+vf/1CFw78WKQJ803maEJgRUgOCEAYkFqV8KJCkvTIx9SZoh5+A/Hl1fR3NXA4LtUeCfUL/bL
ia4QQdUho8Xcp9b8Ut+VGTL2FM1bzCCKyaYppdHWHld4ilRF7WD2FdbcGAo7X5X9MrjHQ2bquY9Y
tA4KxcD+F339ZiiCgZ5uFTzQTeCSCTi6SQmeb/RLgqTiJifCwyU11VUBegrpknf9HlDjMI4flClI
0MASAKwH/3PLsjfY4bxNURFF1lQ7V6rtLYp5LBjeTpiiiWxlslNHbvREKIdewub+QQfJYl4/F4YU
crvTbijkAYTnhtRaSGQYKoGK2UO5JHwuMCLUKHHnS3q6KmLr67qPBq7n/cnDP253X5MYcqTRY3we
Aq06gFG5ExnsrkYlzhDjFzE6qti0VsMRsHiNN7VulVRUHwBJ6jRrfigpQ4g9zitlftloPgag7NaN
YAOeDBuJ2PZQlSs4UV9C+TbJHu22B0Kya3MSgSJzmG5NJuDsq5SDA0xY6mpc23iBPwO2WKNzY9An
u0BJviV7UFlEzYItF1y8RenCPDCQCHvyo+Shi7fND4A6GDgANsBDNQtinn6AfyJxLp1i7oIHWbLW
RYqdeRp2NyaCvP9NDN95besCaE5t1tZI341HNFDDgOsk2uWruXf35dBxPnM3XgAm+EVx+755B+06
B/NYGR0VSIWdWkfFkCH6Mzv1rk+FSbkkRpT8RTxOKtFWX3OQMHWvJlYt3lBujTXNAk0RLruMKhGt
WBdYmUvXjW42+FWUU0e9kxggwPB/ATYoyMOh3JYpSpcLr0YyCAu5LdkLK5ucbIDAZqh4TZnwM4UY
VoS8xNNfArgQ+MtF1CVPlZkdWB/dm17RcCvpQvBFiJDX4n5GipHLezEu6wcRfot0AWqRbmWvmxXc
ATn8dNj1nrxMUlMMm2d6pP+ZXIvPMVke8ns1q4FZifCrCOkY2ZjWmTI4ALSjTxR/S8iRK3ECLj9N
4SA92slQToO9J8cZsqPtpCd/nJBXT4U/syji6ld3RS+AFwOXaQiqnAAlZUJ4zyKVblndLybfUz6i
DnOr6U0+jPwttufKqbBVX6JaVPlXqfwmDzTU8qY3OlAw/f8hNLvxQb+2Tuh+y0Phs3m7smHjX/nh
z6yCl33SA9rV+dfbVodyaViC06WeUiR0pO2MbS/M/7SxeIjVfTBBKSkPqDx5+ZqUozs2IuguG/5G
n3vtsN0FDJ2ZbFZ6UiRpgPZ9DnbjvGSpvFk33dAo97nCT3BjHY7kP3OsMiTjqdB0ZTrSndnYhZWz
QCcINT8ohkdDfqxE8XoM3tAayrMYLKNfQAm5abRDij7SysnegluvLdh0vVl32FtiZ3oTFTrQYaKI
R9rb6UmRxMjk6ZrlUsOwMWlZZE8yRYsvp3Ut/zmNvprEwV+oP7cNZ7vVhYhsWLLh6DyTVlX83JJ8
JVtRNKOQA7B9Z3KPM2pEHPCpS2zqMpW8s37j9w+XKXEValSUpWol/VJIPJaQ5JwHtdPsReTMHvwS
yAr3JtFeLpm7uZT6qauWfaR/rZR0xdXaVRz6nk3CNL2Q+zSNy45a1JYMonT8PqiXIAEimDXlPwQx
2PLfSJnqARqi2Bu8epnLG1luWklEdydhSfrPbOZBKLLJ6T5yQ/jRqbIArZqsjC3PI1KKMRsQ55yh
kXhYF4aCszHp3hekamfn88NxxNvjrfWHdOd7RPqtsF25+GCiEU9X8iAeNAmhcr4mCC70ng+/VuEH
sMg29xdpzzQSoge/vTM+0vT2G2OgL3khPerdzmd8++DXLoEQ4EkVMXWAoW5QQTE4RNkmZX/KjgCB
BnG4yb3LGUGoTSzXVnzxR9uytqp0Zt7842TzIfjILQEexFCIZgxjlAEmwfJ/sr23pj8hmB4I31MH
awcPYcYczc8n5hMIm5F2RB46RT022UO0wFJX8XNOvSkWF9R4/ijzWY+L8qRnDR7ywEJHRFf6HUR/
fGtvaegu2w1h49Yc0DhI/gyIIV0EwwLWULsD99b7Dysc/e9BZmAm8nVlqOJWcdeIRI91r6O1QvLV
Vus4AX5bB5Wb0apUaK8fxHaAA50Xy/6aJ0mz43Auek6Pi68H5PG5cKd7aA3LQmP3XKmGgAHgGg6B
2RCdME1RSnhhViCe3zsqFiJqKtTqolSOo84NHAOVqSTuoRS85oQpvyeLam96ZFAwVA/ScmZBjkbJ
wjZDJIf6KVLqDfLIWDXq1rCRmjSP6bC6q55MCLasAp9+wdD2CoGkxCenRPHc5E4Zarjivo/Lnqyd
N4XeScKoO+SQjfkMuLS9TBUH9NF4Mf4vOVP/tcXUDrLw1jMkJOhpoOEcU5E+o+fO8+6skVafoCJG
7d1sTLcatpPSmc0p9YrNxS0VC0h5tIT8KGl4DAEJAemzsL9ZJ0as+MztQqn4VouEZxl68XQiVarR
e17tp+tKYmlbsbPdDX0SL/3aqNXrdEsVoaXJU6j/lYrLnEoSp2EY+bCdwkF85nAmEqCM311wQOU9
XJfd8gTHK+5Yrd+3WJixYIcjdH4ZACvy+cX08CZ+w/c58u3wJMzNlTmAkAlJ7H5HFDdUW08+UsCg
QmHEdwFzFnHo7mVjjg+K3Y4yz/7fNMAdm1k+9r4MjE9UC2Cpd2AfrXF4P2PCORHRnQjBK1wfnEHG
oSdnUfs0Fjhwmk8p8OvrqeusQ2T1qT166lhfXQZiTkirzrzDIiwIDL53iMjgWGchA1rYI60Z5j70
chdMOS/tVEQMWxWR48FCGiCDqxuHD9vjWPr4LOVl4SxNyXK4QtuypmAAAzLghLPz21kfc9DHJ3C5
7QdxXEFsFoyx9JW4Y/1DS95Kb3KE3x198TPWb1H+MO9fuCeyVdpRzJafMvE5ouK6Ki+Ab/O6zQaY
AS/9GaBmBrxRA8rFUyPQXMisqT30mTmzsSwEnJisQ7+TpErhTVknjk4gkkj3vbQRtEHym2XrJBOJ
1nanp9NmNihGQ3HaiYbeoLnT19Fts4WyAkadvIH++Awh0Nt7baH4pqy9S0ehRWevJ6oqnKhMkr5G
6M9oMdozQVqqBXoFiX30cze0hok/6fU09sMx1Tpky5xwu5vXe/oHstexz+LO8X7+hZ0K+y2v02Uh
bZX3UvOaTlmyW50SGucVCIYSjBC01+I0N7r08xDPJZHxY02NIFrT/+bFajwWOrRn8hHuKrneoNuL
xaYglQKqF6s2gdEAtqOxRyAer77c1aHfNwCu3lBhrW4vUJE7T7IFMT1doH8IsmsrCeS53Sqz1b2O
W6M/uWexqvWmncf5SnEujqb4I/OJGGX8Owo3Zw+avdlEyFMKfXJLV+Y0U62tt9bq4hODo4qrPDJx
dm0kO4D6Bz+XEUTmetDTgzjXovw+MZ13m/Iq6/wKDbFsfD83eHnbne06gEKSqboOMMktNQ7KLb0o
8MpneQ7LP+rcYqCG5MGEkSMGZzjYfbZpkuuQ1n0m4IjAbb5CEgWjoBB6DNiG50de2D2UdVlU5dMk
hE/BpUUBPyQ8SDXntZpWS+m5+ZsER3WykveMXCzk+2OudJSUdostOI6WhRzJsBVkmwln1N7ugiAA
jzl33CYOULaTHGRFxdLTNzqUDP8pbVoZ6d8IWEgX4OGQ+5YTol1velFzJEaaR6QuyOEK+ziTK5Iz
wIn7VTv9L24MSsWBsFlXy9voA+vqGlPoiErvidWCPo+055w7cCC3GmFzmuZB/TAIbyzIDHmrRPAa
YPMXBf+uhwt5mrvQVQ8gCD4mTmR/62LRn8afX13L2EcG5QSpJyNznCSt+pa+dMAHIVFlYCtciPrr
pKN6MR9nrqYoJp677VLLjfcx8nwjJ3VYH0qMwyhIAw4F6lSA3MZETA8SX4b0mHVbhIMokIAs1G7j
3Nb2JKSWSdwiUV/dPA6iu+EzJKAWs7gcWEQUYoFYkTZtOHQ0V1WRRlrcmlf/u/CPzjGwIfZxEq9f
5+kuie1Zk9BkuYiG6MB099+CmNqhPTbQ4zXX8EovCuWwyGT0zz7qywb8fHFBwYhKSvQOv51xzVZX
/bsFk61s9on8laJlxnACsktp9lAyEUEheuNQ/BXXFRAQdPHk1tPSij4mMSe4NU9YIUgaW5x21/E3
lYqic+iIfeyWoHXcrsDf7OdLbVQ2z/FRy1UWGbiN4tWvYKheC/qG0MyN4KV/h2sZqR/loi1vLFsN
EEGNawASDmenrN8oFil9moube4moQZd1sAD0lPvw6t9vT+Omi/jb2nP4ydUdftRDON73omALnS59
zLF7j0/EYA9jXT3/342q05EShpoeMkVuvo62CxFyLMKiENIyXMHHvTG41wEnOZ1vbWaGlWIsPTh8
dt4fE9R7w4rrY2PBylUHubkJKXsR2bznFyagDvyLTOpJolHhn4qW0prLVFqOGuZ86Zir87/wytNM
WqhJ70e/2G4ApfBHvXoM324QqRmN2b94POgRGeS7UT9hWtjf0LVj0S3DFlIv1pTqsoEU0/Bpn9Vc
XmmAG/24f9QkviLRIG40oSqh5VBCmeTztaBl/eERYSCdGPmY7fTj6yela1eh4rsL4XDPascYAj7B
qMYv4xWBDrtgg3A2eJqKtQTwWV63QoOjJ98UtDZAOUMEfkapyN2h+m6Urpt1DgkOtICHfMwqE+5+
+1ITVso7UlMu4VmhNXgCDY3rYP2ISGbmL4VtI9GEt1jDp4R2ouEBkbFosL8JIb7y3Wr/BK3ujra7
1B1yxmn1gzbq8EtzJ4XhOo3AacJSrqpzVE3R9sVruNscf3bGIyQs0k4DdDH5k27OyDOX0TNePuQ2
RgeOEgCzTjx3cTkEGsrqUah+jD/9EOVgG6RfdgfKV7Fxn2ES/We0gytYvjgNQimRJ2sgBUk8Pv3z
qzOD1PHnwX+BlJ4TJIiz64qnCcfDXA24R6/Bf6WkQ2dz1G/NY0GlYvHJNIvm/wTBxnvZ8785OVa9
Hb5tA0e7HoT8zEgbzAPGt+WAgyZPMgYFtcvmxg6gD0MHOjn2a9Ra8bCab4WFpiukXCS7R0OO3LZF
kjzeO3ut9G1nGK+ye/KQTbkibF/lXgDY5HXumEvYUZr8Dh83VYSy7touTA+uvEtW5p4enIfXDijl
T6Bw3ZBJp+zhRUa1s7vZ/QZpSO3txJaQDylrevsPzlKRszXWEgPxIVFRUEZZhq4O6YjbDugbXtrR
XEYB0EbO5PUTDBziMGrWoYoCO+2NjpJF1h7yENP+nOo2nkhROmKxNj+rbeK+S1xWQKsuPcBCuPAp
rUGKdKsGQ/JstsqGgQX0+2BNSMytN3b5KugqFlvlmvsgCYcrBfm0EioovER+X9gLlJ1oHVBl2zmJ
/5fvnp1An9vq91JGZUk5bpAmbA/PbS/XYFFwjBwCd/BH9N1IuNeiYhR6dvNUcPIRfQjmdjYGdFjN
EGZTigYCHV7kO+6EI0WmIIKN9AzeM75i+YbSFUXKM0kjh9cnFbaYux4feCZN/x3uYSSRjHTsD5dO
3OxL6Wwt7PXBOp5BiO5SWbV2G6WwJeEspoEiGMGdxHsY+O39tIJDiK5b7oD42HBT9OgmoSi4QTWN
+YgvRReqTCTVjJsnqt4SOcFq6ILVfa+HWXo+dVFC6f5Z9TVglYjBu4BvN6Ac0q1NUDQLn6AxuXeS
iDzTApdYa7joBo1kj+ArBWMrHecIXIv4dyAXYg83SdmGnqrmg0mc7heJX0P0UiteNFt4e3IxUDLl
lfXZ7VwY5lB3b9ux68k2XfUZ76ba+QIeM5eHd9ycbmn4QAnX6uh/Fi0qUNjDMBYGQtXs4ij0nrv5
c6dy3zsUg/s0X3wnup0P2JgUEy9iBucw0lXbimVXK9qsTcnhS4WIC/rjjsmXpaUsPGhoOa4U/+Q2
3yR/tEVVo2re0PclEGw3V2wpV6iLrXP5uAGWSHVNbpJaTgr+tRmOePa+cbScHgMEuPPYOhlV9fwo
mEZhLNH6dwRjWVm/L7gY8rYOdabHxD+5RdAeBc3l8vzlKA+DUI+ufHHEZXQwAx9VhF3m3jrPuMKt
Rij2BW1DGbtutC7qqzTZ4YNHsoPjjaqQ9Y1BRavR+0I8r0cun+xGQUn4L8hVFBuFya8Kv67eKMNL
OxbwaZcQCIf3KrJ6NRfFS5iyX6AEE1B80euj0CuZVhegExaZH9N1B4xgdyJoW+GcU86cRFxNRvVK
Ffi+ZdrAxgNLDyarBgFW6icI9e3V3r/xfKeM8BB5DO8AKhuQbn0IzEr5/XqJhh3unlZPoEmedjXj
SGc38O9m0UERY0ts9bGOo73P562KaBbfk8QFrPfCkIUX9/G7t8qLyEHJHUHbssZzOZE2UuMwxlaV
X0N772yA46+EasqBoN7jSD+iKOPEkP4L+eV4RvXud7DnrjljK4i/elMZYunhmqaumSDKbWte9UOa
o9gVsQc5o1YIE/khjBc3dUP/wrI3g+NY4ZN1awv/cZRPthuyu7N36+84ivrOkZ9Rj1r0eP5APFyw
qG2/dnn13t+kYo7pkXsEuN3Uud3NTHmGOuGrVRAbHE0mkQfdeeGzbxz70nk9XN6czK/2Zuip212J
AFJUkZ1CjVDg1/q7vUwfSdkDx1dLaY3pkjzu86zbDVuaDeP5ynVgiJirnTG+ZirAEcLRErQB8h45
yqf2Di8b5KzZB2yQ1Vm90tYZvUGlqRHsycrxZnSfxS5S0iuktre56GWV+fqRDFlJoTjtSy7nFS+u
ODi6mWPfm66XeT8F60fFO4goR7m/m9LBkitBDYAeAxU19l5G6Xi2mJSXoa13/2l3cPBRP6/zjw55
qVgOyTdzzsDDihODJjqYrjbKzuGZwhaId4Kuj4RZKPU/wHcQ0B2LG07DWp54/I4f3y1nXnqkLEzB
qCckmOYwrwvMvTnEGSxpLJeQbt0nEhuut4O/zA985Lcp1yPWfK+3oQnRsMj8tz6EOadhh3uFGWAz
idbb2qXZUAmO+U6E5bSZQatI2iB4l8LxqHi6YsEZAHxqP6u6d+m7ocKuf6gawFvuOCSwzfG5sRTc
UDwWt2kx5RanC0oHQ+cT1PIcvlxbCkg/6caFYFWZDyK3RcZigTRoaer3pphDXSjMIul0eybdhklo
1ziiayXDgqtW6iYAwrNDCdt1L0BLW5b7ViAaOZonA7paHdfcgoSMuC4ewi+xFXmYXZsjnuXkrW7Z
X4AHljnNkUFa/BkEMC5swP7T9/xXo3kDpwdI8mg2VXx3aoKsMvLyfDUftTw+4Pn8YnbzyAIznap4
BT5jo4JvS2+u9mKp6v7ptL3jqVzFge8TrlrWTNm//LbkNxc0MUQHBXa71g6R7oD7f4HhnFT+T5jo
1CtJbxLRmVHMvuOuRGDry6hQQv5PGfDoFKQ6gTbKUPyG7sF4bZo9z1QTbp4iWXtsDDzlHYYDHuL3
w0l/mKiXxWv9b38yZMSRskNL2d0WHMN/sJn6OlZV999pXwEWKAWQS6sE4RKQXRIbQrmcGn5PJLTg
+viEARTTO7y9nV9LQ97nFgv4c11TPmprC0pd6ON7UqCzive3tJMlG3X/4EPqfL9h5Tjg+b/HiFcS
uUadJ46AbLZkwL8wE+Xir0NYM0reiRk4r9kgwmJ+t4pS9BZA5Uvmf2EqKqoXhzkvfrrQP++4qEHd
xhwXvn03xngVOHnbqJButGn2uzXl7RdYDooTWPAptqhdCwu+Jafp9cX41nBNpXhpDrZ3lGxZcS0I
iL5BneftshUs7ORl0Yg5oP7FoAqx2cT6vAqePyqTGq8cHg5eq7ey8HXhWKt0fAeQtlsbuXHx4twG
NA0PaITDBPrHUwxRSmQJf0DN2w002rISurl9flEDFHJKoJBAITrl3fEWDS0oLXzxQPaHX6LpSte7
lC+ZGfhEiwfdfEB38JhIcOccnOmU0wRGzGBTqP6FZOLRidnolyXvIPLyuIWIs4jHjwMl0BnnOjoC
gFH9x3FrvzwDL0HGqrkSQD7ak37ar4zri0TqGO/gfEAnaB8U5MK+IjWXquWq5jqOaA8XEUYv2xvw
4+19Lfqn3bMX2kZx03DZwVKa2BoNjn/buSr5fVcpMBOKfSVmlgzsNuQEA6gYcw68xcJ95S7v2o2c
0m51uUpC6xJTwyCIBqnoGDOn4pXiwTg1moWoVhIIxhDWaksbZA7frYhXeKsIflulqiYaXsLHZFGo
IwfEiw8hfWdiyHi//4zr3/9yiMeVHJ5X/6ijLX40Xhuh9gdrDkoxXZRukxIrBhP3LdN6Fyh7vCYm
VImbAMyUqyeAgr/XqUvQhklD+KmpP/whN+zjs1ch0JMeZZkQooWj8VPPeyYbRm3nni1OEq7BL0yX
DPGstzZn1jBCv8qPiDPMQBboXd53HykCm3QN5XYujTeHyT909Lbh16JCT5AV0OjIRXNzJ4HzI02Z
NIuyILwJwxUxtAqs8I/7xZotI6oR/waDME1zw9XZ/Yd1R8O4/gRcZeoLuzCsUCvsd+p8amJ++vqv
30rMICC+dqGYkL9PF0aXI+sirKet4LbuttmfJdRc0PBSzQkbxJtiYTdDHyc/U3+7T7DdCkP3eI4z
zx3KBaykfpSoExi55zC+m0qN99wjAtsobVuf34/Y1m4EMAEq8iK1og9/LOU/JnR88BvQmU51dp9T
StSJ9yMybzEWTGCK0HvtnLIhdHSIHQyBVWo9/s9Z2fibsSlSEuAXFpnZWZLwq1TpeIBrHtLi7f3A
5chhf29VQILPzLcRacudOG6qxW6pLbFVXj20njuU1xOkTgSymus65WcqbOeFYy92Z5ozUYqk8RIf
FiK2XxS2HbqYZ5RvgKKkZXbexBOgjW9ho6nLBTCGDi9Y5U6mXh0n/f0zcQBmklse1IS2Ra3w9BTe
K/OKdGRSkXuYrrDGJiGMm5nBTZ2vV62hkrr0ByQaCkPL2KqMDQRKzUIiz4ieUO4KQ8DwwtZKBsqZ
UG7aAqjr+1GNDQw7fu3OhqlzkZfHUQAAZcVcRIcvu2wSnppgbUx9PG2FclxCXOuyG3hAUHYkv3fR
jwgfa60KmNmfWzDJtsOcMs/UQX0I1G6xTlH1d/r0izpB3Tw2hScrC3LUg0YzmcsdNDOZIdcBbeMG
e+juyauB54NvPAo0Iuq/FWnFup0IXxs03PCtEJGxpa+c7voGgUbKg9gO1P/Mi4LDC5F8AyNwsqIJ
RPr5LHZSjWHE9Htq8v29CjWDA5nYhsmhzxkX7Jqx/rhqrrfzG/3UFoG6fnuBF4TpZaD73EIU/Qgl
vr2tnVHCLDpaZekMwBUTtnXsa2iZk34QqecrfujHitH/A2bcaqaC81kKWYTmdoxFk4pSkSEPhjdO
fA7W0u3H6f8DYmEnDeCV+KDg4+xp6X1/pfpgwneWiwWxyOHtp2xGIfW74Fn39vUboqmrd2qWZwtw
NwORwfbCvddY+0VNyzFwKA33tWJvWut2uXmwAKH+zzYDkzNtyLpKz34IArgyhCxyyZqbKUtIybTY
C4uVmVrVQiHc3F1GtxT9rQoTt5E5bxbzomX2SumCa0yabkJccHZ8fdSMNlqGtwfCySgeabEoj9qa
xo3NgX1+Au8qNY0UtLg5o9BaASsmnU/z7BJ4Lu3m80UL4FSVvzEwthEnmUjRJeNQ7TM9bA/ZZFUl
09PZpBqtLI0bnRZyb1z5ZJk7v9obq9yIel5NNeNS9253FJIXiiBjdzcSWNCOWLlZRrdnMGSJL9kN
EvwtBjhab8f+eIUnRSxxUZZVgYYV9yaG8gcyguP1TpV5YDgZrBRVuvOYm6PmhtZnhbGqN+iRhKxp
5AQg3y2lxTySatP1SX/7c5JRP4DMbeEFLvQeKjrmSjJHzAh41+yOzL3XCYJ1HWhJnWp6Q1YMXl1M
F8uj7eAs9kmudlfVQ0L/vJG41JZ0qlqhsig8oiJfYKTfuPnAqqEhVChiY28GUMouQtCkuCbyWfjz
09GHJ66Jy2JWAhLrY8C9+7A/CKVQHv5Zsp1AdMVeeQBQ8XP0nmAUhiuW2xVUBeGEfPa13P/o/SYT
rXUYLFvVO2tzORQys72JSB8jBMJBMoB/4n2FQB9JUrNM0kvPEdsWucONQ8jvDKrsriWpt4fHaN3u
N1q813rDY2ImQ7E1vmPQsHYdmS5ZUyYattrWcI7E8RnCqSllJN9o/oyflUI4Gdlc5HtATrDYdbBw
5/4yEGzkCuydcs1A/doZIPPG824hPIj/kJBUzfSA6w8TCYI9NtAkK7fYOUa8MitwztW2YDMVsHPY
VfQrPGLhD8nxRBDzdXi4pXdQELSN0AhsU/1qJ/t8ucuCEiJiatPqJNhxakov3H3Sn9KbBSkt02zp
ljwNQpHolh7pHOyam5CelGasF4Q0T83NDaT+xol43+IzAnKajOogS/uZrEHEWL8iwVFD8cGKhG5V
6YOvjvPakPYZu3WVV703LKS4yTrJrMoLniPdQnjcmc2Aoc1ZU0LR2FWr1S52Era4MIcqtXHm7XMO
WY9WFyAtfbExQxCgX7uBzh+yYw5bCqTufuXgocfKjIAMHa7uSRiqc9iex1eW4qYRvosJUXtTSVhE
og9j5h8eXyXrENGWTRyWsincHTJS87HI27lquU/IlipITgFMY2SHAz2WIjOEGmKH7eoprD1WScGw
TmZHSeNY+OItwfQ9ZyU5GE3pYo2TsxTvQilkD0SQepcnCPH5vP5gykupiZ0qemRffb4RNODNEiyZ
S4jmwM/qU92xS8V09TGIRoqfT58W0ET3SdQrwDj/HR8Yx1QqtN1469LLj7lXkOkALHXkeQaX1rAX
eTtgwm+noWaa7MMMuRKrWPSfpqkwVgbks8mjPQmDsImfVrc4yworQBZ4RfJXjE3r/wPjMTWFFRJo
njEkl3MXh9jVXceP+amQTYayLhgY1G3k1OW9Ar/mWbNm++oC95wTzMqhYYnmkGrj53t8nRL8IjTe
8fIdLuKVnpRja3+0wO1/xvizik2jcNfNn0d6hcMZ+cDvrYYbYpur0BXeuC0qqqbuZ+3JkjYcYk6n
cqArmO4gpl8AFexcTeNVs7DbJC8fojwRI1okOH1gxGxDE7V/LJoIrFh0nubIs26QacISLqK4p/b7
lgB1sANjtJlQR5F1rXrFB8mXH7NIsEZSFj201akxv97M0Xoa/rfvMzw4KReFreizrKK0trQT4WAH
Rxcw9U+a7Z//yxON2+g1vLj7RtFILEUELgl4QvVjSE21EHemdY8+gHXaeUxH05b/dNQhZRy/wIZ7
Nl/M4Go9GHLdcXDThjcg4FxlgXTJENhoIcYLQMtPoWBse5pUKc1s87YKz/AdeHlb0JKr/ZVyLRoJ
9BSkYNX7fgAkZxtJjLhhBNoHOBKHsm6TlcjN/ZpX0qdbV6hlUHokowIfeS9YzgasXJxLk+ZDM0SH
YyQn/tdTp/jMDJY3Z+Tvgez9U7EkIY3zT9A4Fxl1NAGz4yDSswii0LdydppbJcXHdqR2gKbwlC6s
ff5zleht5uigND37V2wwyuZ0NCN+EjCox0y3ANVTz8iy/mpJomEJE2rZ2kB7CBga3zmlN4oyx3Xi
wHeFknABzuWeMM1jGARq/7UQCfAN8FAwlpV6kEK/6w2gT1ct2/sJ4l73+fxuVEbntxFxpWmbpp+i
R3HZRhKhzC/PQ7AUlAMxOI5DERU/jsRnUUS0kjWnJd1xWCk3KlNPwPtL/2yqbvEPhcMru+zSsfAe
uzGqD4C5A31R28jXvmUGTzpH6Dif2ckMespzDveRD7bSC2EJQxNZ3ga+lWO8unyx0yU7xuaBoUcl
yf+O0NhkhdwbNr8J8Sho3fSPne24HQQtFO1C618fjzfoVG3dC/HGjNRc63toHjAx6W6WTimuGILd
fQK7hUC4OATPLN6GqepWZMFscYdCo6w0K8VtEw+aX5nO7Ci0lDvYMA7CSxU0I9uUtPlsTYS6QSGJ
l3dJ4onjJWC3p+6JzdwiNZA4RdDlL/+3FkWyRIiW8DoOJssXGfJR2zovPUJiRght6DHUbFskVP5t
qWcr64+tG9DMKN1xoiB4T7hutWXPLd3EJEJaT76M9gK8E0XY7ytwLIhPsrR9qiG2D3BeZb5Ie3yb
cmTgJKwl8Wc+r+zA0+nkf00HtPAUhbpC/ly263ZJ3UglB3W3CCBbgAV2ciRrBCr6JaEEA/UxRpIk
/KGvZ4SqDpONsV9yx0jQfKL1a9HmemhOO5r5FtzW2PLFNFvTbMe4Xp8Z/lA8KAqn6ojtLzybQT3s
6nro3G7HESNPXqtvtIgdEkkNa5+8kwse52vKOma+PPX1UzCybzBJYAyach+fDAvFiQsIG+mO8pL7
I854e8Lo+zgPuncrzxHPw+fcXk4e8fvXBd2ymgUdRk/Owg/nCjZq/2f57u9/A3SKIb8M1E5fgaH9
THYwBfGxcys7A0Lq2HoxfWG2QPLv95oer4F5BNbfmIDFrP3LyWWVVT6NfFotDPTsxTBbQlwzpR4A
OPqxiO2D2h7LMHCqDrN2VrjIrF/Ja9hZ2AWvjcsimsMN1Vy+bTeIfxrJUayQMxP7QKbeUfBL28v8
wEhn+xG6QfDxtlxdwBpfvJXaX4XASN9ArDzx5pQUuws3FegrVV9Py54O0sgTflh9uMnnZ5zBgCSL
l7+3z9xUfbvj8c0Vp1ky3Kq/ALZ3VwWgEaQQ4vmFFItjnnsMt8YK+rDFBIcwqcjvnWasqmLFWi1Q
oyyk9wmBPL8+Jf8kj2lUhcNSDm7byV2Pr+kXKL47OB8E0ntX/anTVo/7e8E9ohzBquzvV6vwwOYC
urjce19atHgoZE5RJgug3S1rEzOWVpCaMhgZzvYZMpbImuc7GOaPWVTbR2X7EUtYo4mhOz9ONYCR
iVQya5caIccbE1dppppMT5m9vbLQtuA2+ZWtL/9zTP8GvabE3XuvR0LnUQd2ke1P6JyQ8hW20zmE
Tsr8RklmednfV+FON1CxocmaSJwdAOxPO9nftG84YEe0mWMFU8q7RO7Kl5QR7Prsj8tQ9NuXgPkk
okHoQgq07/vqTTyZH6XDfL9nc6B/D7sD1xQ1vEbWe5n2vnjzAG4pc09NFyn5+uDBBIdc0U48Gyol
VKdNz/pKphymTZAZSwp0aJ9D+oOx5l9ztd0WkeM+nByclxwUFhkivFfoPonfXCsdvRq9uGs5xdYY
qIFbygzcIgvYx3/yZ3P/BU+VeJGLO0dJvij4uMwgtOh00SV+zKMp4OYu88W/UgywwlLQ9ttkuYd3
0eXy5wcS68SMEHsc/8WOonRxStPi7v/V0Er8XumyP38BeYaXDIvncMaNFQztXwN5s4AA2z2mmZxW
G2e57S7snW6zwmbj781KhnUeZTbu4LVo6YtiAq+TXyogKClOFyMIU1PXAWwV8oYW+ybXYm+53N8O
HVrajhx7kE8NfcFQ0+pLit97zgGDF1yhTVlEWlO71UszaotVVKw1QSno/eIulkYe1oOvcGh8W1z+
OzHgqK6dFAKD225t2dCAzcZhwcXsrxQO2WUjjIcy/bDgkbkBkazEx5B2kxVgS95tFYlaUlACwpvY
Bv6eVLy/CqNVsVb+Ga0O7ADvrKpJnZSecXe8sANrHO0CNqw6drjg0k1gLeXbx83KYn/ZQvRTaSHc
ZbG53npcWnN5//utUs8ENVEtbaJyVCqx2AwPf4FCsQtL1JPuAXGZZbc/heStwrJqjj/TGIISTwbi
dmSlXtkn6SPyxrk2t8UUlc+EzfAekrioSCKerUZuL8JwoRzBEM6AxETBapd5mVzWtGtpll6RHqst
en8YtrC3DdjSSCyPJ1WB1c0w2x3azzKFcqW9SIBoGrJaUW+/agQpCyewiLihB3Yo0ba4i7NBdzpI
u9w52Z33NljnFrUUtNBVtZ9i7GU+kcC1smUCbmHOfkBRKLBWxBFQBYbsSLue0hQtoaH5o6czVECe
Ca72pCQYpqAjRp33quaDz+U1KgG3M8OnebRMFxUGtnwffw0VAauaiO0TYfWrznaQhJJyv53BAvYS
TYh4Y4hjwnWdGA+EHjSRDAcCNXWpTfaFVQ2466VKos0+EzFMBVFjiOVXxKqCbd2sgvZJA04dezUm
PPIRAowMnUGHtStWzhDATtg89EzdwcvaYCRYUbazbPXgTz4+mq+53WZSUxQ08hDgg/OCOnPXK/X+
MpMO7qkKXSrfKKZ9+329xVUiwu9JYEO/7+BqZMhVS+G1ONdq2P71/jdzuXLGRXlDf6IF11xOlYe0
DR55WRryhbgnh7stXRx/+w5Ym4IKhWMnXU8VzI6XdrPJSVlK9KFp4P3+T4i4GsfJD+wrTG2HkjIW
hvt8XL+D2fauJiogaLh11T8eyPFhReH5gDwsLRRkJh6nVu0TtMxa9C98K6usJFn6C8qNd5KjE27u
syERSv1O04vK+Y+ccl2g283+mcvZpfeXC8NuL8/Bt+K8Dhf7A9son5+zbk9uQdwKGKN8jvEIf6oB
tVirL6F6zhwwhATkDO/Zag57czlla3ipwmMpOdGf4Wf5lRKHnLN+UQcfvRgthE2TGPofZHwPe3Lw
yo4GyCBJS9Kqa04hMMvD5GsrWWx8qtG/MC8OuZYc32SHYMs/j9JkEPnejcxpH7ubyvkNrfrZ8dpt
ALNoDRo3BNtXX7fCEP1vZJPNPKLn0uyMyqwPTKmPqo1w3HWLy6/zFvZpl7jWHJkUpL+tYL9Xb8Zh
wCscVefpS06pF6n34HiFbqQ0sVhyz4ek3PGA/uItfLGhBYDf5NYWdG90g5jttN+qHH25VM/Bdwb+
HzL8jZBchjStL8DA2WtiNCGCRbSzog1WJi1MWk9bh54esYHrh2/ENEsr2UmNNwXG17HML/1utRN3
V4xsHmrGydL0S/SjGgx+NlHq46p07mHypxWws2QHQAkhCTtDLMlDKP3bgbmDPOqumpfmsj1n/L4t
rnlWiSfS+sWEMbcPAaXXeyTY6s0sbshuJ2PAx1dLN3/059lfWE9LexVDIzDgJGLoOOjLruqZY7Gh
WqmfuuxCj24Fo30s8j+kCAshJpr7zifoJMGzcLbiZ/yB3I+GQ+sooYBAPBIW6IP3xhLu+hdLqXqY
QSem6mx4ckuiPzRSBAJhutO0qbxwQpsUXqE1JKDfJb7o9SXzTLn2JJmrqFarBFhtUREdHKFboFtb
skP8apikPK2cD225d4GWAOImVlsxXvLJ10O07DLSBC3n/DEvWI6RjSw9s0SDo35rfPh8O0YIP9ch
eJeF8wan5o9M5Bg+wnsezghu1FFDnPajJTRCeytd8govkNJe3ph8zggtyh4PZSozjPbjjhbOg3FF
GbbIvECcANk23IgAS7A8mVhHIAkkyHBpuJVzRy6HRctH/m51laSEJw6JYZcxratZx9Jc7/sh8REy
jMW77zA+Kyq0d2I1c0mOv/lul9YmA9z4D/QbyJsp4LUUNF1t4XBNrWfKbhOwD9OscAQMAqGvahtX
avH7wdjvGHTLUPmaxQKQt9oWd2E2HkHOKrEPYYCFWAuuYGrgfkCVpZu2yWc7tJKkEdsUl+2qGSQ/
pUWW+w+7aLZ+5ySF2iy/gETGZN4L42fv7FU2c3LoNeOoM8e3/LtcgqwHvjKJBXCa/bWh9nN9UbB3
PzeAU/m28erALEqERhnBMM+z3KuCLqlrH3ESieapxswhQ/xayppf8ThKoC2nnNrNMlH3utjOLUCA
EnH0AQWa3OHo7FIyGZy9jVem4sDl4g1ggCphnCwwgGyi9QPkD6KFvBU2wEca0hPzVyF3Xo77VF/X
UvJaWhH6BCWlqrYgRpIlwedyKSBMv5tZrPlHItihDA7NaSHi8P0FAf3jwIFGFvM5LMKbm83lSAgc
nhcDS1Wgs+i4+/s9OQKCb2LClNJLObdSOOJul3HF/MsKqjeQ3Ji12VWuQtV7RJWBz/0JYiWr4UEG
7Qw5wL3x26dDqidF8nKBixazaKccLED+pk2fUiYDPGQrgMFWy3DtbsJzpfu03heDHzxbwbFPjMeE
fMOYNmpiw2svWeKKAQFefHAAPx47BTEdflSiCl70F/C3vhqYMh4p9CkwT2hM3Ql2IITCwcMjp0KM
0gtqcmyzi/WWLQA6QYymN5Lk44LOgMAK9bUTcFnlUYSXJ3RBxjpBcIJj7hdwylnC1AQTkeO/q+iy
zl8j8/7WRxlqVLMVDPtM6/h0MRTiT4A35LCRFUL48IyZvCBnhNCnXOOlEhgh2sQsU5p/O57VGZtT
7KN2BNMVsScCCMY8uPnBu5h/4LrK0Z+Z+zwSyzlei6y3R0dgELr24mdUbKeBkA2YrtEk4Eq8V5E8
at/TprYz6t92OLniv67iOE+WgIDexd+Iiq0+gvNU4lVSU7yUKTsXgnehixAocFwJL3OAv4Na/4CI
VOz9hYqy/qyB6/tdNAK8Fup0ivuBoHQBWJm1eh5m9OWybSCdfmBLZsIQnLU/j/epVRbLCe90ghmg
5XgprIjJcpAifNG9Ts8JGO7qSqB/tdqiB9wwcIH0lKePI36iHokkf9TUHXFtydhbDFZUyCT/iSWJ
i5JhEHEPtia07hX1pEs4jVO0tIbJv1NIYRDnHbnqibY4gF79TO1wUQh4slBnNkysYieHANQc+Ypn
WyQrczPCtAYjsCLeUGJK3c3VuJBNAe9ssdHY6O1Z8G0GW0gFFWHLuV78LPFQJExPwBukn46o6No1
+QzrQdImDUWDITRf2G8JJ2Ndzq8/o0IXo6LA5bx9g6pc7zCkPPQ0/cpnkToBxHeKZ35TWOO4+Pml
7QcXZGOvyYuLip4AjyrgTImtr1jl8nxSZU6zdNFyU2q5oJQlbNLgC4h5bBC1Bqpq5CLAnhr/4Mjv
MMS+5oYc/11wCtuhQfR4reYAVhqjsyDNxEpfbJmxh9qXB6zesOJ4B4VK2TN3V/1kaVXmQwJv3fIR
w9qum4fXDJ3yqChv2LMbgbCEvTZv4id0p52nMSE/MUsIaMZkb2yxC8myXlYb3akpgr7OvtlMBD/4
UpbDx6VuKR40I3TLy1bkFwrkyrrd82nEZFUZc997B0Jq806Ib3r8HmhKKruiNPchcWf6dMlHoq84
FDdvoT2be5mSTfICvunVmtVGvM4IsT65LB0uWnuEaFls3HGnbtnrLXtYn47cH0szvVjiSysH3veh
Kj4GpY0xTmwG9mo0Mso48TefJtV5vgEfKTRP7bNP78HWAb0+3pxBm0oZxjFLb5v30/7LMoSCYsxS
1paj1Ev/YGEWHRf/Bxf6/R8F/9525otsBb31hC4OBwwxM/o/BasFIr/AznI3ReveLYSyfexCagkO
zcdLL8KIkT9nHH9lIp6hqXO9/d2ZCQfj13ALv9OuhkJsp36wPenNaq39jmgNvGbfuNAx785+mpLY
Dx1hYWAt3Ygk4umtosjuOuZXmHRGtXmag6zHPT1V7l7jqmUzUZ6/1thAONYt47oBIWT1FkkiwId9
QJiE8ehN9gJGZC+rd+eYjel4nf9HloHd2/pydGrW31bPlU9jiH+kauUZTS3ICBNcXR39+v/C2go+
3HgHfq+IxOIZ65L4sPMb6AsoeTCfcD51L99PVBjQik7GGlbu4B65UyuSZVxDUdp2McgTkogc3Vfl
GuaIcXgSRJiKA7LonNAaokTnrqqttM4xL1ED+v7WKkj/ZVTV/R1AOb8pDlYGDvJEYNksqUHLvP82
z1KMtwigZUonRCUSvgPrrc7TusIXrQnQ4J9TwMSTuQmUjm9DlP5pu/UDPBmyuAVNCB0q1sIJxJdV
b1mpFWbjJAquKt7vooO8XED+9lJQU+noIm2dOvveZAV9Mg+TVv4UofK0VadEAf/RjI/6sI9vxUxm
3d5aYt5rwJNpN5M0ZM3ATkFu7sal++1USi8CS4G0RiyKP6q+zUBHjsU8MkSFM/XfqaYQTtlYRcll
NVNUCTIsAoFXnrTiWft3gAWuYxSr5Ab+7gQOPC53smqp7Vh0is3rIaIQC5P37kLsjrlcUWMk65jP
BuHvpwMnq8tgNeN+X3Qqe2IBa94EEacPg+Pf2y53dU2SLpW04Z8nJTnGOwbOjI3Ij79AHud4adE4
J/3bsXqHtb9NWrGNA4bhzdba45gMhmHbXcFvPKNhzYmjNaWgzSANz2fDUkYTRtcAL8tYL9LyK4DZ
CT08no3UqgZxQMIx3E9bObEmcnn+8q196l9+uiNOThNN2Ro/xH/k5PkBMw0d15pE6ldBhU+QppJv
PDgpfUddTpAb+Q04PSBGAiD2xbKeSLQ+dPOUfwGp+ZnLv709Pvrt3Hcy41r5ipxbQNwjcPRHhQnk
OpTUK0rIi8/lP5zzLIo7AMPFU046MIER/7yteALAOIX50VLdCYDxFPTMQ/H+D7LNeN0/NxXxiv3H
VEBaQhOarUTFRXXVaR9HmawZUxOaFdZWl+d7MhebE54AJY3/E3rIqz1JOh23U2fQaTZXwIPm2hLF
yKkKlSe4qqVaQUR2QgxtQyalwR76/PGrlBSKPmbNkmNfme1LHN2ABqfcAIj1TN0StqCVVQsoC89U
HdBSMYuWHmoXrG/RzZRPXXvIO4YRPprAVghOxovx/eI2R+S0ro4g4MUloWL48M+aHLMBg2kR2p6F
MzJi+JoVu/8heL2mJiACZrNpK2XPzT+nfjDogcXLRF94+oO+jFZqB65QJK7HdtJzTm9XhsVqYxgb
PHhVL0HRYxBmQxKK5jYbLzLM9f3OEJCwVwK1K+VtWY+IFKot5PZfL1/bRkvIWWmahpR/lB2V5t7W
OWWIUxg4tTfzeSWLNJFsWwC6xv61Dve93PDzmSaG7CVJxApScBtHaDfV/o2PjF3APh3lEh9djcXZ
I6/GUUquOVdrbl+XeHt1pssrm0HUcvgbuR2j9gfdape+AuWP/3lALSJ9yhxA0SET4/PQFV1Fm1V3
PMwUpFv9o2AZ0WCY+cIJ+YygROB2UFx3Ihkf5iPxiUZAnhAegS6g96n5Z1gG7h0rciacVOOtoTxg
E0N0Wq10CzLhbBWkkb9S52fwyQBXu+mkUbfVHkD4zGUuC0wYZ7Bz9ArU6zYzAvRk7NKf1LEFuiF1
QGZVmK2sdANqh2ERUSXnCzEzptSIkle0NbILKTtKvqKhsHuvExd1B2BzkLB0eNR7YQ5iat4kaaCy
zGl+gkp41ZF+JysRZD2PjPGFI/cIqjG78/h6MSDrTY+A4nUTqwgdU7bXzBz7Jx2fB0CVyBeBQ1ic
zKorOzYXXSMR2QOj13CYpOIYgxReCl2h7bZRx0IKWpa7MUQsqp143qL6EVtCKUxHcyO9QlsyxllR
r9QGnjS3trEkcE2VA+CnwagNJ3h6etccLxSIU48Y3Kdx0lZSF6j6ZcmXs6Jnq/NBL6UQXwNyAaCJ
6l4ZF0gdmYH8FtYQQiTURjkyjw6VPHof8cxP6d/XqT60PMxwasqqz+Yi5GNM7Rz210bywAeAudji
2uG1jdqfnkILExz/pm9u9CKhHqgEJ8jpWVsWexl2F1pQLPhjCGnOclEoj7o5rs6Qr79uGXFeMNe8
B+g0ACWO8oVh3M0jJtPdJAQJScEBLahy3Prt5YdPZYjHYupSYkx7B7yYfMMB6yaaZjgmR4ChPKYt
mfV++PaR3mC8u5zg+WttMeahVVIRNt4gi+Sl5h+Q32X1EikZfkOMku7DPWLayYBpQyZr8EnYv16s
61RtE91dn1jsxpVyLxITPFcOfJx/GoGlhuwj/6XcyjwAoZhmLXPwTMyrx7op88OE/kybNWAbCcDd
i//x55E+KlR0JKQ8E2oDIJsv0i8OyO+L2A4NPsVjJdqVvBAvd44CxWI+BDPaIenmgQD7SZAeTOPI
9sujNX7L59y19VpL30sJw688KTKBONbcmM3Oc7ln8+d5wa+c0RYF72QsF4uyM07LUJJ5oBRQnDfW
LJ8OD0PAQZR4ZA8whJYcrp9XEPc5VOtFKMivt33FGRSStF4WL1m9EUQ3sMOxtaPJlGZhroYSeDMw
eWwpUt9Prl9nnZ5RIbsAqu/OT0SWpGnSvJvoB/fP96TZq+XrWkV925mwZnzqjeMMjsMEJPsGR4yf
kjE31iYqPszLSqc6T/pEl+fa9EZheMdV9KDeQq13JFNU7PwK1Le662yg9CkO7c6lZVdB8aGSo32O
A5hQr4JpU/nxKkV3+TyP0H7hFhkcBlaave/xInqMR1sgJ71YHJ+Rdr92CaKvks91V1at6DjPPDWf
ZoFQV8bjcB1Fu6bF5qpuuTp42i4jMXCpN1Duba6pvKIGU7QiQZOB/eL0gUH2BHo2c8wfSRTHqpGI
G3yx84kzwjYp6Iknz9C6Qn5V0fVFR4U0DyiRQIaZFh0JiOJSmsBCPv5H8QYQmXrv7r+uG3K1dNI/
+j7qHFOyTGfNiz92jnWBFSObcGEj0I8y3WKjCVH7Mh9gUbaDiITXoDDPHFHyBp0AnQgrpItMWLOu
LRowG+nOdhrgvZbef+fHboTpGlJskFbCx56yIrmp7c3X8ttliDVueQwQJYgXTWs59nknBD/Bq3Vt
loWqSeYESyXaQc2x/b5Z2IjDaJfx85qZh+ujriMWvO3eDubSLFbc3pxLTzkUXLDpSoOfzuv/qqXB
Wib2aJ4iztxsvbxyCaddgJhyVhvTJQyKTzd0tEXVZFX2s+mHQ/fbHOIcEoSZirDW6/GhykYMB9Fe
sQXbMOtnkPvkK/+Dowd/Z1Zeof1dUoAlOesi8vGM6Z4oJv/7SC2fymuSp1UTar4Ri0JBFa30CBmb
jP+upXHmZhpvc2Eznv1wIojCeb8Qwfv/IDAm+GFClZZiEWUihj5bPKBh6M8/uFgS9sF3Rw+ZH+3K
cFc3KUYKNgr3QE87ncCZX8q6M+ep/uhJLr1afVHyZ/WZ37GchALHj76DePnqBvsD8YzneBmE3Otl
tcYyZQSJdry0FYnYto1QkVvBTKbb1/Ffzvg0s+LckxApBBI7xPX4RoqVDlGx5SF2y9uwEQbKZ/E2
gquA2+tQsALxwBYSXuGKk8udgoSPL2Lby6q45OVt613H1R+Z69XlNPztW6QTGmvtnhK+Typr41Z5
+CkHPcovdg+/S+xkL9Hf4RO6Q/pg53dsUxAIxTjc+S0zUu0qR503auk46PME6VLI5znwWlsYGYwB
7raEdeww3DYG3Tjdjpr9YCuQFufNIlfFs2GmqvOLJ7EkEu4kL1xNnwb5f2YZ8xLK69OPJvVKYRj5
MU//QAXX2SN8TOZ/g87XAbaQeBjCWP4tt/rymKIGIuAUE9qv+rpjRiCJ0P5Kb+mWFvKzw7NOZSE2
3iwjn04Gpj/mGCQOSWwqTu5eFpwGT3jlLp3lCduiJxnSroGaLorlNyoQZjqcTlciwtljY8S/KAKc
zc+5+YIMNR6xjCr17oXlOwS5jEANgoy9dviafCCl/NacbPenA9jTw60vqcimjvk9zD3XMFJSUma9
9IQsLKeB0WD+uV4pOKXhjUo2O6HPMHmFh0v2lSE7dRSX6IaZ6wQLpNX0NgKcxHhR2bk7Ah12MlCM
+8XPYLSsXUskEaEfPNw159mFWhapksVQNbeLLf8ft+cdjFyz9BAlIWsCTxFKl34XoEFVoq2lPDIU
dyemta/KNShwUVr8tMta+NHvfzag///xNZYDyMHHpTshluhBgF7RP5Et3hkDUSdIjr6wpqI/H3Wv
TnGlhs0KQtFz3xYcuyS7uQtiL4+htTnNDxci6eyTizEZTWClwz5U8D9zHToZ+6qtwKTlV5wxbl7H
1ILn6RWIEzclUDDj7tLo9SdMZZfjKJS5Z7zBBSJhvxiB/xKoG4xSJ8qbo4oP2YCa09aqRer4ZPux
9U2U/T0JBbwl8NUqPevwxC1g2uxvnXU4NA7mZvk9NagUWCtR2gMpg6TOZd3D6kIMkdz2aE6hjzAs
epQy1r6nBVbeOMrW2ukgvP9OJm9o5yWCovrLhdcd7z4aaFCMxjdjBv/tp2LwfnUFbxeW1qzLhRvG
cYMm8ORgui99sRikazhmCUsTPSPYv3KA2wGtZpQPf8HMeuCrjzQ8vzTxibaw84fj0dIqh4DH4xYo
7TNm6LgUZZf0J5MY3zWDE3p2nMnrar/D7eazk29oDsirsOoh+mGyjWAX2dmiZcKBWuIE0M+DscA1
JstkmCb/TXQTtqN379ntHog48FawCz9cRwvkHwS7Jp07mHgyIY+RgeBQHRonGdkDLxUWXDUKJ44P
N8ADY4lPXbnRZ/Ubm8BI0WkwFcIHS/4Lnwf5NR+S2bd57/ZRsJeWObbdXeOnUstzgR+5JlttFv+D
uy6fah60PSH9I58VF8+77fGz+g954mvrdO7SkpL3nPMF3x7ixi4CYRchNmBpTMfDY5gMCzD2vCMo
1njgB+l5UGPeJjQRMhfYNHSQjLzpK+BFO33cfuWHARHT2rjmsVLviyZCO4k/pG5G2Q94Ezamcz1T
Zp++XHZ9XueJ/rgTg1DewmKtTtpd4AiQ+L+RxZr6JrPpme+qDG55/u943glcy2pguBY/QzU14rLU
oe3wzIZIsdmlT55ymSQz0Yn34c4rHERhRU2lR/GTv/Zpr3XYvQVmsxbTimanwSOKjPVlRngSyXBj
hodl+bmR3HoKLpLYGgN/YPK9xzIlsbLjTleVr8P8KxJ8NwPhaxrABVFQu7tnj+VpSAbXlFSfDiKp
QeQZtx6opUQCEy9AmPsjVAPRmQ21AmxgHyLEeyXoXGZOYzV3QlrFJh0361lm78INihXMQSf/bmYm
lP4mPQ5i6QSxI7I6FRWUNuw+rf8+OkvdfiknARAhjMsEQympkykWNufm05R1o2LrkIEBWfzFxjYz
TSLtAgOPGCAZgAtbV0gAVxZ2+PDlnye3xUBXXZ3k4vDGeebwjNjFTCPaCoDw8GXb34C7VE2SFV6v
eGf2S5SnnSXyVG0PZpWRdQ5Lak2Z/+D92SiKz9zA67Q/Y98Zzw6w6MkElWCSv/Mtcll0eoiBwRTn
ebgSZmGQq3+PtChfUXYs9dJibJ4NOB0RzuZUh68xDtAqF443PHNJdp6FlBfjMAyymnngk63/Zdaf
vCR09DWfmCJr6UK4DsPwJU6uuObyh5TYgPU0do/1HeAIVZpsaNSU2XPpIn6YCO1rA6EfnPs6ZrD2
I3X5UCfR+QBchXNW/kneuGnaNccNichohrLRruEyY3QEgk5attq16YlwZ4Ru7XLx3M/NCTfl1qZG
NZd7vATzJsUoxOwkC3PwLBo6sPACooPTAyoryBufn96gu3sLy7gzC5996xXio+Kj8U0WrxhfpW51
Uez9iq+o1HXDiACNBXn08WFAgDIuEfBhALFh53wSTzGSaowwCDHLN2ugTCZOp8pRaNSmUIRafbL2
k2IbQoHqa8IFrzg6PaxNT8CBVQQ2e+0H+h0Q7TcbyYG1C+EQrZkd5LmfL2UpDbYg/47Qxoy8M8En
5K91ZiCCDN3vZEhJRn0bySDD55xGuoNPYYjA1u0WdY/KjMWpdCuPTmjXW4LTMmASeSWa+AOhWFYR
wyOnIIyTLvc7vd+LMaxneTVJ5Uk/yFfFeqNneJ5SIqAJ7cTKanGHm3NCInKgyKX1uazkGFrLIX2n
vonVloGRh5TSMu/aU4qXRF6izG5xh9+X5IP3n7OkmIWSvR4eU+16j/0nN5ND3dBpy2SNoBcHkWvg
39x6Q1aFNeV+gZl4vJ4dj7809fO8/n/ksuXUUmBdb2MGh8mMBTTzYsg7sqw3SmO9h6EkC1WRS5Gs
mANp4dNJaUrPiZVi2fJvJCmpxzQFwogHlp+GnBsH0dkIMtUpuaUfmsTFjxRaXQXWppPXE3O1F9i/
JKsYCr+LtRpTdS6mmNrS0Z5e2oDXKIS6l3qLxe7B/Gu2QEfAtDTk9Stg8mXXb/xbCOcnOZsBBiKR
QW6XnpOqv0f0CzI2hJkbPFhOY6lr2ICMbb+cYNwHXzXRlgal85OnsfPX3tPyABSAn+n9bSsQ3K1G
ZMaHOAWIVr7Hz3uCk57jrGJP2rM5xDZxuq25NsYAQhmdzDjFXvShh9j4uf/griotWQM4utjwzcrM
AUhTD4+OldAGnlUMYtcwlQ7yc7Qgv9yWJa/R/mb/inPfKuZ+1JShm/lkuIuJ4AdVUiRl6ZdioKc7
vvdE36A88Va/Z5ulJ5TcoR93pkVvKMIY2LfNBAwggKcBTNisklIKsY6YMIiuZWhoMXyN59xXP4QW
WDn0hFWb+441f9vfgs5JMSvSckt/j31VU5v7TNhRu+BbgKtzu3KIbxZlxgDS+ieJdhUIELnmaJ8L
psyWhu9+HEdRBRUs5Ylr5h2pLyxglOBIATx7Oe1AMX2/HswbPI9b4deOnJpikGSTKux+hnIS1+p9
BE+QlDcb1E+u3AE5IkMgAUoJa/xO8aJe6cF20yftmawROa6BbAovggPx77Wd+4mAZc7eGejfhXtV
wBiZjpI2IoAugCanjralY5H+a4otEG75i3fJxF4km3id8fN5tOnRwx+2/RM1cfHhFogPn9ELdSXf
TOqpYlWIqrm6ntMBy+O0srQIZa/VYVM5F1Z5gQQ7EEuy5Fb0PvR2/3daRyshqHntZXguqJeQDV9c
mCBn86urNpEveyH9UtpXwNtyZfnd3ZIgq8wbBMYaIAcs0nIkNjoD8p9YLve4DgBMHQLoFGpUe6Q5
0xzBgbbJ6K77Vuby9C41zIf2yRZayZOBgai2uy3H05iqrrbDEDwZoTYWk8EhNwKLT3WWNroq7vQb
iabxOhEw1DRH+BY9+GOUbcBuGo4TudKBlO1r27oGt+NpgUBKbNBtcEW5e8vOJVrzcF3vpsVicCk3
Owp1K55BKGXUXsnVYwRnXEEHk7VTKiVBCSWPmtN5Cze0mgaogVHFvTanqzeJGw28sQ1a/J6O2sGV
Y8z7KE/P36wVRD/dOfXePhZ5d0CQ5QbZ0s59MsdI8elGpgQc1xAoCijce+k90bqzRfQYBCIIcgc5
J20Majejm8T4KpDiWzU9beHztDARnP/v/XisU8dZgbV2VhGFYaiWhCTPsysephIdsel+vcsKzyOO
CK3rxWPcTQVZ47o95cJ+7s6AqY5mYu6Z1rA6BNFTYhlT4/8xKQ8XCSky2Rudnvv7K+0l03DlBGSS
UBq4S0k4waUkp8fzlsLLxDjft5j9EgQ3ZMF8OYUGPmtDGKTWWEQ0ry72/H5Y8WlveTvX/xEZPqGO
qLsxaOR6VPFR7OQysz4klzwIrd8LF6w04KjipFjwQwRBndjF//rgprgDWvCcwL/zKt+xkxp94Uoi
cz2UKluO9BPgHC8KioOv/AaVeSAVm4B+9RiT9fBE9zmUiyeXRDlVwU4QMhqsYBjP82LYkI4UIigk
bjA81Yvf/hv6k5kAJWmT7P84UQ9J6h2uZ8dWKmU4aeU9euCXkLfNM4AvQ2+PG6mUXu52yXlQ+DcO
L1L50FC8JfvpqnFhLBA5kgzz6cDjXW2qFvT+bMarzyfIH1kSR/LYbI9oKNVKxpmnMs0IVu6baJiC
169F+8IGmV5fRNlc150SXDeC5H9tRXiqIfsOoeB8FjhprhT2rbhif9oMeX/wTIoArRX5vB3dGa+Z
X+6UKcCLUIDLr+wRvRHF7NBkskz5UL8wiBKGCt+aN/BhwcAKQOt8n4fgmMfvsZkKFp5ghJXFlJg8
QpAMdM3AvQ6wQcRJYh871H1gkwEfHqQy8PdLqpcFBrezVe8v0mBPTJb3qAMncWZBZ+Xc5dNV9yiN
6PJj/PgzJkxvI68RNFOKDhHE0rFhPki0C0ld81Nt3XDKpvhnaFxdfj+gCHdF2yVmGldInyZnfsDl
r/w00M84FgUTAjHhWZQo7aBxCiR9rpxJhPQv6YyXbHILETNYxa4XalhgCkkUBsAN+8KbcrDSq25c
8gfXp8ryqNrScDkr7aEZ8CRj/4ujCv7mW0LD2kJCSUK6lCoPvf3n5H0AxcGTp9mXy3sq6zVTXdEk
xT7MfJgynkym3A1yPjVz9zDk9mCWVKwe+9a74ohZ04cr9T8BWidZ1U/k5pkvyAkpGtjQftGD+85R
zR60w2SuDmQK5v/yT7ffk49ZO8coXvHhYmizRJg+Kh4N5LC1N9hgYm4iEEFO7TilbKZ++JgJvcND
goFIpFNXqCLBVZyGOV5E0JFoO/4fI+D4nvcXWXD/jGp1+sMDiyyuzXUeKL4I1CM48p+ALOwsVgt3
2cpVmodOCnYhU5sTWvcapIvrvWaJpBFOS1UdNVtieRUjRG2uf2W8X0aeMPhsIv7OaTJG5oDcpDln
ZMSJFN2m4hhDkC9T0nF/DDG4mxoqxNNsK13Vz/qh2tHZIwkL13f6cI/3r37st9Yw7c5pD35HTwG6
fc/Tg/PEcP/3CMHCImoct+pR99VzuodahEX8cZgRQFmc/I6TnjmQV8hhvc878x5/AMChSWRWrroJ
oQxoUn1FxKoEaNfV2M45w405v+ir2cBLos3ig/UDmVnt8FqMFoW/mikLxb0jWWA9YjrU1hGtCQww
h3223JAs4nlJM+xfhWzOc51jQBt9zg3BDTg/wex+TZDWbF3Yuq2vfKw9/8ZyC4euQvp21DfREvpT
IyyIPKkQBhiQeB8XVSXZhwYjYg0SrIYga5/pM4yZ91W8dxrHPk/8AxWrcHXhgIHWEkVwIm2Nepwu
r4B3vzCH2uFxB27gox7hviozZ8UbPuxsFo3oX0ntjKIIxfRj6n69169/ucdsdF26912liYsDsSiC
uTfNPHQOEV+y5f/Mz7G2aXZ9DrVCzb6gg0GMk7NA8hOWZNHjf1mJ5HktxRn7g/n8z4kHLyP8kr6p
rWidGjJ0nhav59jAaoYwSCHvadSFqmGKqewlpBKSuJbHWG7CkzCnZeghHRmpTtq9AXPQ/bbGhYRe
Ncml+NWL/vq5s9Ki27r50WWfOJYTN73RpmWBBwHH/L8jevAVb7naazzjmYrvNoMiuX/091OQY8jD
3KryXRx/ZJpU1qClfr7/rpm0mqRzG+OoqZelCEi07wa1HjfP1IYoU5qJrOPC/eljN4VDF1w38VeM
C1Uv/UhcA5CanBryVqeJm6LKSXUYn2bS+DvtfwEQyvGhNOS2OBBHMF4ahua2w401cG/+uux/zQU7
cgC+0Zbp2Mk2t01AbTq+A6Sx826gcEke8SEdbZcMWtbkmn9BEwR5rXTFCNJNrwnSItVbJ38g+cM9
QLBxLsAuXXOD+CJdAEUL+1EGeFr+xthnWofC/oEI8D7FgFKT93Nq5YlGV0gIoXTH3qGyf8SvlcJE
kuti+mcdVZtBS7EOj4Mzh4ikgxtBCEeHt18ZoZFjWK1FofzDafNcMi0vQ8JoFzDjF7RZ+2wiHdR+
C4bSv3xuv2LrXyShEBa1wzYIfetGW51ngzEfsmZrAXjpOeUJ03kGLDQyjG8y6Dtu1hhUS2ZwTpiM
gvlwgOKO6FSR5pRBEyeIeV3P9mXNwHKU74jhlGdM8ayGcEbzimeyMGquEQxxu7JdSQz5YCQ5+wKr
ZXmd66vrYi9a+rrj8TNOmvAJZxbC7fBixwn6bUQ2L3wHntUX0ME6ACwzn4ZY2ty+OR4QIQbdjmKW
HFm+sprztu7R3Qc7oTj6UT30d1ndqH76fs2F0vZFjR4984Wbt6ZTa9L8t03ikYjmsspo22Ae5ZZl
MpO3yCKEmfqNjhlMe72Guh7GrGvkTu8TgkPH5jkX5WgY8kmCltNUuWI4l+a5WMAaSYjIIUTiIcbA
Z9Tpm8R9zqgOwZGCDiPQBhMOdga0NWZnPYz3WnMKdoe6RMCJnmdyuiegq64ZIBrRMfaXnXG6AlLc
40jCHLRBRYKMuiCoyv7QL2wR1t/qPzCSDsW9rZ5OxaobJv87wDAvWGyXqiZnACje2jwgNRRN2tFk
J4W/V3J8TaTnDTWw8EKtv5bv0SoggKVpFq6CgFP6UpPAINLbkJ8hl6YcsPr/mfQsDQVfgJHD0ga/
8RuMdcvJfyRbf7qKbf97NSN0yKy3z8+8jdzDKqMrRmNic1SnkGPcH4Ubg+QaHwOJicLAmObRqiFq
LrGro5wQOMnLNjtmTmeAzAFR90oafLNqy4cqCAQwEKXeaYpWNRfTG4/njE2hf1alzTizufFeYiKH
qQB3C95VK3qA0alB6iCCS26HHIw+64M7GgjeLRt1jSDaaOE3XgJtUm2JP/y3ygIzThqL0B7sU4JB
OezvHcPzedm92W+tGf6Z/7vVUzF+t9u5HXTLApcXNlg+keK2j92e2NCqIKxatAMHi9o9I7ZfOWz6
C7/vQ3WG0iTWjDUORK8aLn9MP8OKmxk0bcALfNJw1Vk/VbEzjCaaGHHkCdsdD5tpWVJWsVRhHYxF
hq4iXqgEAdoQr726TZ9p+ZXLEKNs2mkW4GRRUGLjcxgcMD3wGHQXEi68cUSIwxBTEMUQFnz41Atc
/Xh+7O1Nufa13/eG9Ny3eHyDOEWCS4JLFrUzl2GSqNp8m4HfWcZLPxT1hC6XA1wwB1bhns6OaJm3
CgEaSpw8mExwwoqLD79G+f54HB2PbOGDNq7tLDnN+Ke7xV1OJX99+v34R6tpBzejCQFcCHWAOnVO
erwbW51FB6XtyzQGlyNgToHfTQMgFKqkdEI2v3h6UE8/JjBINeB9p0V0gXJmazJuCyY+/IsU4CtS
8zepCPx2H2lxSnBpQ7OSurB0s1gJSRkVsExO4Qp4JrCVK9JedTdH8c0JFlHZzKKAFOn4jV1zxNF4
6jOXO6akgMUizNnvWTPZTQp2PknwdwtZFjxny2uWVUZ1cIKJ6vVShrJlJ22Vtsf1fFvuF7auZCL1
AnVkqg9O+UH5pwLcSLpEZSfCvCDd1DOsgsqu91437vJFxoR5gJ6+ddzfpXjQg2D5UYngvEm3pEzI
5rGx2SO5lCaxtQKweys1AgduxLuT5OukSLY75QBXHeLvpGHTFODXAVbybusKPR8LhG9iFxZaS/GI
wA4wYha4r+sMkpwbB+WJFE/f8ZAaWAAm7Bp+ohg8ik/jU7Kuo++Enn+eTwQQucHDptc61XcUKFQB
vIK+WzkGA8HB/HTR12kOM4UOxge6kcMuXTxIu19/TdY42GpfNbx5yE9A7WK5aRFC9t469e7wJXCD
eZ4qpW3dyaJ0AdiSNm+w4FW2upyrDBzr/brwtpZmyhkC4K1y5GEMcKQKhl3b36lAeah6THtIbZ+e
hsu/dc6AaC2sJO5E4as4hJFel+UEbQ5UQ1eAUz97NpayYKL/8D1RYejyskFJpvMowSPiNjyovGi0
AK5ZMnOyXCcQjuuIbRiy2Ej+GQfPGhv2nkV1aPaHtyeExqLJvQGfgUaovEADbIL+SRXO7O3rE8Ac
7ga9Ix29i+Tl2VyspFhYrMloEFATeunLu8wFPHRrayVrGGqjW5y7q96xpTY8PCceDkUU+6N7xWju
jnxOsFKfCI0YDsiCP9h5eRDI5RZHiG154wAZvLoQDnwKXlsKRfojrXMXcZAuys+nSlB6loMbBASZ
rIEzHj7fVSVdawhI96xJnKeqDEGSX1ZHIAtsV+h4sHy7uj0QeVlPmDPuOYKAzAsmkuWhLpw66c1n
HaB3N/OJBcrsUtHLLZH71k7ucn8z5WbHmDpBZZ3nifk+lpmzH974D0nsf9EW0S81uLuUWp7LMVOh
SyN7nVhxBNSkpgUBc4MT6vLsiSGlll5f9Zlfl4fTpvcar7hsvc29ONB+uN9tyEgrmSmZANKImy5u
/AgBmeexKqC1sj5mnD81h6lueKUDcH8aJV8+Maapa9H/rVYWKqDpCLQoQES9pmuLwEyS+8WhgUv2
0zlN5T5X430IkVmKkJExtya80sbiKVmpmETV7nGcs4MqF9J8jb9p8991W37/Qq0SseMU6rdwbe6V
SEtP7jNcheru0oEY+lK3k8j2QVmUF1NXAm5C/DxYT7iw6a0mTRzjyGAj3KtkMDFsnC4WtoseMcFO
cAipXRR3zG6QxsluTEiXFyaYgS5McSgFeXUmE//aAbBTGtlMfwkFPszjnc5Up12Erqd65sSkLEqs
Q9eS0t1Sk3si2Er5+6+YkUABqkDkvJ6EgakTNdIwbVxeWr58uQcmzbUeujwTuTE6yNN3SqAQQ1dK
aKMWQpM9AkHhfukuT77icxyI2AJRH3LF4OqWVyQ7Za1/FVvCAh92l3xezJkgblcM90X5ChyfkRT5
pmHYnvN1an0FCNOSUr6V/eT5eLuvNUfgV3JkZircEtHhMMTvWysxTzkM8/AU7TuaWM9IGMLcJ1tY
77Uq76VGzKX80T0BLEiC4FqRj8Hbc1Gl2AJF6mSRPg6XjOHCcLR8lN1hU/L3rKB6xIrXQstNUqU/
qClG+rdqTaCBBbyfMxOzFjV3svplPFs6UwgxuoinXUcYY5QylcZzNXDk5yJAvTmrxQDe4bXV0JWn
VTse1ZHqBUPyrGQatZM39WPOg8oABGhab4YoRf/7j4XmuljsjsAd/53yHMK/EPcPIF/jqzt62pLK
pa4RxFo5Njw/bsfaZwosZD8f0T2DLVFpEz4pvvKVFBvVAaV0j84xsgGWf7t/5L4K0M1VvVel0SpA
XvzCOJ7ZZvcaTbtVVxUgOVOxr11ytp1/OgmGezj1Z57PA47vuT0SbN7gB/HohUwq6xJZydidAfY5
ks6HT2OHnR2dQH4t6g32rTII+E3E0/rFW1OV5mE0FyUDp+au8vXg3rlrfHjQ1/83hITVLPnU73i7
h3n+z7Ewd60gQ5Vj2icZeM1eFaD+xiKaIEdJ0sRq0RQ2R9dA9PvjkNs1wzPDg6lnmvYH92Qy6geZ
qLDiF3sLKuPOz3LAtIQRmSP1AvTzO0Sz1RudElIlVHNQ1LOjfJz8f0Th2Q2mvjEOlAbC604FvoY2
iO7C3XBpv0lhUuaOnSuzl5gPtjLq0UsHY0e43j/ql7YRAf/QD6hBJSFcR+25RGIIXs2DROXo60Qv
pG3gwTUbBsp+LixDArOYoZNHR/wHd1FP2RwUjjkF21fGMdehx7lGYj4e617iZALDXMOO9pUYZkB1
RBJkE79EavWTKNwveOe79PVolI3IGEJtZAdMnQh9Tv2Uc/6NfoMkE+y2tkTVBDeNEK8me+HCelFs
5gKDZqI84TmpOvL7V8iffy8rT3fjEiGR2bpSmDz/V1ZVyGrtz8srOOwYqtb1yxaVp45TWDy63HGn
axhoAj1+io8LamqYdCIkVuZlFJQPCANDh7MpM1Xwl9vmvD0gl/NgFE+5ZYLUD0zb1gNZtQsYnUQh
zYYHjAfkBUGvInN/vZsourT0t9CZY+/lzRKrTK5+X0XoDEJOUwC3vxrTkjEQPyWognVRKgmB4EmD
nQ2lWXddwitq9UJO3jYl6cxjrLMyEHGlXESyTmgVwYaT0xMx1Nj3u9XEIwW2gYBYjyl5I0j281sv
qxPBRHXIjLHfd8RZYWmLSmDwBrX/L8f031W8VMzN1drGxBUR7ELlp+lZhW40VqfAuiEdOQ8FCEG0
x8GNmyl6SOnTRNCxAuiHZgprem4179xfV7ZJunm301NLzzgqnWdDp9V8ihYywRoMsdtYYf5svNxR
owDPmJcLTL6xgQfj/V4XPxQbXKRVNOV72i9GkWDwV9TQd+AfWCkIoApt3xSe1BL4+M8gEQlqU3aA
i2+SFaEy5asvuuzSaMTRZdxEL7KgQI4jl6V6o0ryHWX/fcFv0n5KacBZPDnAblMVO1iUyoKMOaLE
N/P5e/wrnxHHdS4prqqC0eSUABxoIOc/VwDhojPijDfeWJtV47SGbneW5RJy3QPCIQrXkO3hY+NO
rh04ULBwusm1/yRL4w+AJ2GSKQBDN4iR4C1oy1IgP7s5jHGQY/UdikgCMbdOKzvBSHPsx7NclVpu
PCd48OShD1AAa8uu+X73/P+EOfKp8wy+0qyYesqvWcPoVwGOE77uXRLq7A+wOUfse8iTgSrV4dKA
Ah4AKEE3ge0bhMfCaXWrla1zPJ/JqbIEO4J3yJllsW6+HfvVVYTSGXFgiecQSTdCBugkQmefLoox
VGzuOXLXrvGKW68ozGrB/tNTYUd/Q0ZHmso+nnoIJm4BggyIOS4dNlBy03ZReQX2rg/prFUr0uSy
33JbrkCds1ubJxuk2ig1rTJhFCe1cORvYsVfTE1MGYoxzmFO93pLPrszV/+rG+PlmjsFZo8OpJwk
sNcV6xJyVka7iLKGaHErKA78PMKFvUloCUbH8U+BGEuHHp5hpvY2ycGN1UiNnMjtt8zugaduuDJv
gcu8d8j5yXjVQpo/CrPX/3G873pofBRHMIJXxrC00Y+xLP4sgCyBS2ShZ7aU0GiqHcO8ni/zSWvb
oU6fVDU/iTAyLeuz0adi9rtxH8ua6KDXYOdaLRCHrUknPKK34ouIgzImIm/oqLFghhMTel0QhAGR
c4dUm9ztfgtOf+HvuSD/yE8XZMLunqzin3uQUovPe1fLUW5x+R69VkDgwntK6/ntvD+w4rr568oD
RXYyPg0SeLG9CJO7RQ4JZgFKVWGeP14POAYySyc/snAeV1VHGzaOCQfTh6R/9t5QBOJuncYOsN9p
jVNKRo+KiBeq528dOfbV2OR3yIYY6RIgyWpYsQf13zNoIS8NG03SnxIjqQSPyqqxd5/P62i+sly7
QvIY8HYkQcI0eaqdSccuTTCZ3uGdRM59mtyhqB8AUtrNC8IYpkDxfKvht6h9DFguwY9bfASMMyH9
BHmQ52OmeiOItXGx+llVWkPU9kL9v+Bzk1pgZ3g1zyCxJuzHpg7aGd5zCKifOUzRcMqb67d5WMhP
4A0W+OhqevGmS84ZDmjc5SaPGUokzmSofaOEimSMavoC6xb3piV4OXnbZV6QH0FyADaKfeL89zXo
g/8c8W+t+u7IuSE+VhELemjuogexOa9mv1PXHEetRgs+ZU3llFOOnz2hvogNy0VaFWYUys1c7/SB
eC6kxUVB77glNFiiWZkDsPYJ5/Dn2oXTr1tQVDMXcE0VS2qcUTF7kXmaLX90ktcn1roNryXgFFYX
bxGg7XzApSXPG8Hml9wW/geHWki4NBZ6eY26WYM44zq47v37qhflt5hFzkh5ms+DmIGe0KLiJs98
71mIET5OnuOny9Sj7SNPFkzNRH3UptEgMWCbef8xvtxkScqNIXQ2bBBB1ywgrCk/8vIXJVfToX0W
d839IBibVuZ04sJlmixAfXN3reZbr/rmuQTr6ZcsCbxO/hqrT//+ig/LqWATZD47UDDnKB2Rvb5P
uOYyo3zqqNyhUdpcQUyxiKxpHmU+O5Gv4+7spvgeyUSfXTIKX17YvyNL5m0PdETbzBpEXtbH3QHO
yKPIJ0HdTAkwvHUxzgpCCwMDprcXva98oDDaIcYuEBDqPfroo/apbMtuFDUlBFzmuG1RaIVD5vcE
BU7Qs/87v+e2jSKbjlRnMx1MlgMpn51DVYNMMM1N48q9HVbtDxnRVaQiT5ODllt5J2yXGnPE0AHH
UJdJpramkFdrnrevCX2n1yE3oOWUTjTeOYu0doaXtX/puIGnjBLGuQlf4GXJquoOpoeZ+tWflsco
XvmTwHWxBEApdF3Djpk9l7L8W5EyqMC1Y6chdy9v7CRF48hjx4pkdYgJzNZc7kYiuUSMFhMVsmHe
ptirrCSvnBIwiYs91nbpoHUVI/fgzb82YruoC6XIjnO6S93Fvwy9s1N2auXoVyD7QkX6DMvQda6T
/yyFBTn5DETn1Ns5pT60xzAb8AZL8rGXxWhpbOPYel7+vQfj9ygByHxGlOwmn2TxNaQ/cg4v2dLG
A2Pvq5Hhy2Mi8gGawihF8ZC5p86U2cvSHDaUv7Hrf5T/M1uWYaQYYkInut/20gJ8pWtYGIWMh1pu
v31bOY262Rjxx8P0hv3tjoyTsdmop/uh8RPB/ktfkXRLRQuEfHu1X9z2DuUkBidsPgTKdoE7Fe+H
XLHXgkmxzLICBpncH8tkErRuWQ6+5Isc7tz6wcuh3+XWZv7i1ek+WAL6K/++ftAWXRGAK8fDB/UC
ewqSkA99/FNu/L/HwrnY3GhtQLu9CjbKFHJzIBrL13QGT3UXrJlEw9PNyECER09Br/va1KFGqcth
ET0RXrzwar8yYXIInZ2Qw2X84DXA1gx2e7trB/Y8XBZSrpgWWwKnUgl9rYNjvXIJOOr8UaL0ogNL
4loR67pDwFfRNxG0b7hkv9tICS3kn7AN9j1l1zbWTtCquNa3a+74uPrWgBePMsPLJ1rkWcbNTUS3
zTixocPYkfQZopsgaQ6Ls1AiDRyPETL1D7A9vhF5O7jfJv16NWE9dgGIeBdF7YTAgvmfVa/2eNud
iBE1XO+Yaviv/z9YlClvt3djKe133+etofv2YmpWdrN2FwhH3JsRdZ5o7Kgvm9l2Gg1tbO1LQw6P
ADXOlrs0ohXLuQUjex8Le0nvzB2DDTweiFvgG1XZVSpyYxZU/g3StbnPY9wzBlP9Usy/VpSdwxZm
A2UFTrxCYLsg3t9ubllrnGXOl9gCn2UsmoHceWWbofacZCBLlONzM1L1dPDTTC9CFFvEL94LFSEM
Gf96hoRhauIuJVaZojY25XvVrD1vJmLzGK9kUuG9AIYi3EOpkWNrt9a/FUQDaQup4xGvGVtOpJse
ne6nWSh8J4qLPksVg0l3TGmgTIVWpfxWxIM45h8Pr6ARuQCA/ShRgvT5HgIc4s5mU9ch+OSUaAu0
lKTnQuCFLIYSWhco5glFYNm3wG94ecKicIz2cCt3QfNp0+4BAEL2vIm/IxPk1EjOZMAdMdcP1Fxq
DH2oreWWicRaVIH6nugdk8I/DPb0f2uR6a0QWrwTCSKpmdVjv/Zd+pXyOkjQLGbtOXB9WMhGC+6b
9gzevzlyplMSz9OXOe1B5X/EIGVmba/9ZwmLrju1Yc7nSXjQyaaNJPciGCKQ5vViTYPGR8Roc+5d
03ZQ1cuJ+K5rRh6YXzS+AV1QcXTjyVr0EBskolq2ZGO3r+y+O1LYGe7eLA7aNdeGb6JbO9Dd737w
rPnrueHIcKhGchu2f3+BkNOPTTTTguuV6V6YdqRibq/tcF2GOQ1nfFOrAIY2SGy+PB26yXTWqIAv
X9/NZZuGJvmQhzrgfMLfxW32aWwZKerz/ImyuRoFxDHrwgtva5TmArYA7ZSGYNAs3u9iLgFt5aZO
CLyPXI55F5EG2PVmGjW0MSKGTnCoR3Uin1zS9XwnSspANmWOKNhiduUSaUCOPbSCz3X2YOGdWj+j
1d3rb7JKczJa00zHcrO9MXsqFJvoJ8gwty5hB8u7iVFbwQDhsFEXEtF+ZpKMhbX1am/xVVw1f1bT
RGNxqJ3F6O8UKy6vopo5uvkBHZyxvzxJ+f8YK8zrDGS431jsyknNjD35FSXrIC1EUW8vrrktS1ba
Oygpi7nZIPNCpPbhfncyKtPQMjX3uMfYY1NByqfCKWTqt5542QNxx2BnRwcoDzANIgxSDNJGuL/0
fqujUzgoOkhEGrXlj0RuhtyMeMyTgDxBodmsHeV0SJT4n6xsUVKeqh91xG1io0UMimEGuN3GygsY
MtyXsa5UJahGdYQMZ85AM1IBnfDyH1tIIsdtPVkj4G/2kUCYHR7x+JqWfvedxMJDjPiFAO+MKoZD
j3UOR2BPJBJjBFnIel73PjG05z4q9aHGNcjmPyQNR3bVfxnEjsA5UDWN5/PcsyoFv5R+jSlZge1N
IXXII4LXX+TxVFhMkmtVXYfxjK3MVmZRS9dV/LPF2shCVDaDOCNgynQ9XKtS9ihEGnUbB6rEjbHJ
zhk+VpIPTlp8QHrBDR9JVdOrFx1esuWrTAKMlzXxpD0H8D/pkp0INMpfI+o78OzwjQokY0EOXQgp
jlX2Enbq0ZFlIYfy5zV6cqm3ysX1Gou0ashloDgEeHGjEIC0WLHO1O6ICgZXvqtZRpq+GriWXp3O
FMqnX/bDEoGP9c28tSI4HYP60Qj4WG79yC6AB+GTzq7V27X10VCsWRVhovT8UA1/TBDjLQOjprbe
h3PX6+Y6m+Gy6d+QVWHopt+Ve7b6cC30Axq5/Oa+EqtdIt7hFC8meIaqEpQczVcDvWrHHzI/vAAX
jRxelRWfoLOIb6iQBwrrjZys43WHDJw+biKHl6QSqEKHAGhXGtOGmUj5M/H7Hg6bxsKjJDmcuXco
Zli6/7cKOma8EuIQDhUgncFlfu9E/6Sjjfau4TOJsDX+A3a3qadudrmhRI1HgVPQ8OZseKuD8kiv
PUt+lVHv3kt/epuxNbWvOuikk+bHH65+iHKPbltE/MLcxcsWTaENf4kRFJ+rqYspll55imvs1TH6
RWV5beFDNhN+wzLrnwK79X26mpMM/KbvD8dfcmVoFRM5I1Bm3BxpEXg86btorDpKp3C/KAn+HW+r
6MX7oZPer6wA9Afs78dItw4f+fo1qb1iKE5V7jxsNExqF/M/Ep8IKoOI+OfSFE+O5aIv9G6aU831
6ikgx8DnKT2DPgAee5HRXwIA+pu8pjcbXYxyB+TlIpQ+Z8MC5YbAKjDu+1n39NzGOw61cauWIgKY
C0PmfSXJB1vOyEpX038isnzXXGFEY4bTQZKH9yH9APfDweLhSiNQc+iGiy6cCwHn9iVD/mDUwraD
NOEfEke1rmWeVZMg+yn/AeiDJ1sVbfeX547b9p4LX108G45BwhSYJ1chnRaoxAFVgsESgejwuQt6
t6CkRjQn2ghDu5jVyf2gOGCAD6Unvizc9pK0GmwsmlH6sZun/qjLefwE8pmlshCLuTgFXqi16uMR
RjQCq3b/kofZV6t2B37mH10qg1tR1CxciWcgugK/0XAOPAMDJQY54yhRFe85LCuesOrufqqVujyX
b2c2zS7E8fAfESJzoa1vBk0vZdGBkRn4fCvqQwZgcP7AkQFavdkkB4/JB1bGGavaG+8UQXHhox23
I9x4/GD9mqm0gWgQIF2CZIG4Pa7NW6OsAxg2GUVxaZPToQ3XK8WOrpxAofIZLvhQnP5sFVyio5lF
2sPoX7EkWbGq0EVlqC0K5V+ahAhwp+QfxQzYehlBKTVgTkgbpk4W3NGtod+osTraq7Hcy9V2FXRr
dDgMH0nnFeY5WO7YY3Kzf2p71o/pWQPZodvDPRI6sidCRzuRsvCjbBQXtY/WStY/23/vPCk1ZosJ
N51CBJbZlcw3Y0o0HwGe6P/LfyO7qaX1iYcu4/tQ5VnrkFMNrnyoNR/Z//ZIvsBDbPvPd0PpNsmr
A6OI4FuQNI8tWNZyGXpl2tN1hWSGAop5Qpy0kwocUlsW0U9ylBv0YqvGww0LjJ/XcMLwHbQ1pLtm
8TUUeU2P8ZM2ESKO6qjx/+P9MjrMdVgRNLzhZ31xHux7eEYVvbwXek2gKrtLvXIiar/qC96wHN10
VhsN+UKfie6dp2fI/61zaYaTNhLhjC6UoiFLlsPr3Yxq+gcEkQIv4BpyAdSWW/qGUH6/X2wLqPb6
MPd7gmwjlnE/HSktK51hyiBu3thLLODCW0ndkzEry6gMbExzbelqteQVf51N9xv5SOPX3sDMngYM
hlmJrmL6yCShZZeL0ahnFhuYEWGDTl6uXpGLhaccOlhpcXnZCgxzssV4j1v8h1ppCo9dPVKACly+
2dmDRYjm47IKHvXOMwvYtgAfR97ZhFI59gDQewRbOMOiwLUxy1ROca5bEvkJ4Uo5evl+wtrPMwVW
Iu9mnlPwVzNeS0/zEFOIJ3MPqS2yRMDEU+TnpPfIkNQQRQtyJQuj/1pqFEWCE7T2aJU95rbAf1iy
xUru52UIkQj7VORCifA/lyS5i+x+2VAnia+Q/sBFIoPEwmJY3b+SJOHcGEEXQywf/vX3wvh9YpaS
iIfdkRwKMUil29bqk1ceEzCfFUycnpWmtNIoyHpU0IJwCh6lW7DyIRb6Qo1RX0r1+ugE1QHj3Yzp
DlpW89E0QO5XDTnXPtC+ZqoQTlP+xMuFU+sabg2NYGeR0w1WYpWkMlMQyYgbQPT47EjuEq3heAsN
uRi6h16PcSfnPfKPf/eAqZx35Nxi78hreQXeiEubgmdKfKFRrDiDt7/O/uDdw3DUVAtrMlw2NzDG
HNmVkCABNO1w+iTCpTKcOyaw7feePtoipvz4J6QPpDhwKjD8cMzH0UFchZovB3Lu1TfS6NljoaMc
3kVMhYBUkdtaU06yyjLaLGvj4u4RK22c9oKo4ehflT5EwmEd8kXnYlVKmnqrGuNqVfTiLq0g/bKJ
XUxBZuKp4dv4/PcnHkdw5UDH6ySfKPN6i4Qmhxc9j4E0pox6+EC+5ThRiU58HdiFoRJz3TkubobS
hjEaJL1S4QZSadjkARoSK9po+ILaELNJab8pG4Z9Lhv/+lyuCq0oMfZ9RaDTANjVSyKnjQmUmCfQ
Jm0a4UwfEB2STT3CVKVptyiV5hBHuk4EAs9F4swAv4fqBX9gd6ZsAdnVEw4hWStItVfdFb4ZA/vm
JFVEnoK8VWBo0zprQ1iKfAg91AqfLK1Qc7HbTkhTMIonS1EFYzq18UpxZ87dlJDlobTRXSOLB0LI
Rv4tu7GP9PSbZkSgGpYpl58m2Dxd82LFQcB6wOYuNSF9s4OnZBvCyEZ81bknqpUm+Mf5gm9efyCs
JdimhuSeq1Dd2wvCyb6XFdVP2FTBKFcgji9A6cfnWrm2GYKyT6twjTZcuy8CAJdn0F/LC+JXsolg
YW7qAYCmtopgg7RotPsnJUQ+N9P+nRQ8DAVIGPdqFBfNxlstguufLLgMnlOcB7L/EAL4ptd4shLn
P2BC8LX3walYZ1wPkjAXUPZPjFiYi5BTunVmREyckufKdCIl5ksVh52XwH1/NztpmXHS/Lye1KUY
CMhWoalF3ZYj8DF4rTL42klTe4fqXg/j+i9Za63m11TJ+LauIRu0Y0VRhYBGDxty0oJ5Tx8rv9sx
WZhYfe0j5b5XYtCeFwVqk7Zvlhl55l64qWocf5fNCfGreCjXIUcWOjCrijXl/Cxqq8J9N9MOOg+E
Ap2dAfGAS5dr85XepqjkRqOXhlK5pW7uZOP9yo8GHNvFcmghafmwD9exZn302WLFcJeOUbIxrHzZ
Ovj3BTeyRMLNbOHnm7ZLF7f9SUJFjoflIo5zhnFps1vufkpp9eclKlEAk6JJLwT0ggbaoNMz5hp4
ZXCrKUal0xqT6DDGq1aHeuNdMEdZ542EfQzUGrxZAa56EAYRofLk8aBZqHzMswRi7WDaS34v7d2R
hA+wteMvAcmiBlp5cs8ebeGJp7+/i3OZq5IjdNQWMDN1Pyr9DUzdtFahtoCAUqKx3IJMRguQa5db
g+9drcCc8gdMLvVbmoyh/oh21tZs9h6xnKnlI7NiG9YviBeiQx5baiBwISU4bPHBuH3FUwO8iIjf
jP6w4mCLKCRHoaSgpGy8PFsaR0kvV2ZKA9fTfXLueolS914YaRTZTNCVyrg0/kMwIY+mlNGEqsOm
SxB3h4UzdOumg7Z2O031BKEcYd8OXOue/wUnwFaWca9MC/IQsuNrEWq0pdO4YwyV2beoFfSjKHSi
R7dIuihzjTPRT22kiWrOVt6EKG775joeuLJ2yw7JBslzN47vz+GfHlUJYYauYSlFnFKRT1h1d7kJ
u3jyEt20XOl6yoOv0AvrEqtgaunU7MoJlqZfA+ImI4qgeQiUR9RLBcfRJYlqER6xfDtvFiZuIOVq
mxPvor8d5z+Fi4WbAS97N3aslYVMVEhFFv4Y912zHfi/nNps8008+Cudtwg+bCi2sc2qcPnYQpy/
r5CPyhhmfc3NpG3+qNd5BjNba6vKeClntguLQg1QcnX2YliYczen9h5vSldkV5NP6PVow+qC1KPy
72EZV9wCKzu7hFbqSc+yrniErFjbTamm2L98UXbtOmt0jNnVAXsbkHxZcIMuKkIWFYV5CCx0Wj+v
7GRsacCYsJ/+l5iesxO+Y5Rr56U0+hqOLFOl1lvO1YtA+l/TlpCXQv+PTbS2K7Rq4HLIQhU8npLt
jIF7QXu97SIXQhR+JUKz0630VyjTyCyNTqg3dL0oHuBRD+8Xc8QRo95079ckBNvlNM40rYTDYYvB
FpNLeLsNpZFq2+hcCe8HB+M1FbepIYy+glImeH8I22izbCG8Q0bAsVOm4XyZ9a5U9cUnhSc2wOAr
JOLC0QXKdgMRCdLlZCUjNq4wt4iauncRFjsd/x75prS4jtjSyKu+PP1xK0FFPkeG9/gQ6fz2yhH/
595Y+DDmlQbuXcv6K25w8mrPysunzx/H0wBg2PZwRLR3QkIJPuykCXUC6sp5kimyPj5SBPGN1uTL
c26n2Cl/aPiVQaNlMNSuMLHsEqWrvUUBJSlm8T7O894BSw0F/BpEsvPfZgZntIbVRyLSfOGbGL6A
/3gplJha/jF4OpMT6rk80hOWFaFfVhQeyYpypPvytvmOc5AV8W/GpF0RVMwyaElIY4nI17IiFzOr
HU2XrtGXQuqCEX6wRtKflwFXvAIzda4WQo5NbqFE8FQD1sFnTTdKarI/fbQwTEmaNp5iv2qm0gnC
psiIQkKiaQ1kFKKv1LC+BGO0r6aFOMfR5NWph9tGMRvLkCe3ADtks5OXn1mr0RPsHBoc4O88qSvq
6xX2FSmtGnLoFTtCN5M/7aBslo1Yr0j4qjZNTw7ew9tpD6RARlmagwmlb1HSjyicrGIZjhnmNN0e
Gb1xc0XHYiQn9wjeUoYPzuY2vE7BzKk0ZOOTMFznpmnxRAIGMy6cx48gti3zC8iBpN1RcPBQ9JDO
gBzKxRbJlFJtR/8IVdkEbyIRPJX/5cIjDDQ51ikqvLAcF7Nh6b1W1asI+gYg577s6mJYq5iiRdHE
cpj3DCJH5N7Xqo4iXJQPXMuEjcFQ5Q2r7Az7QhQlvMzUKNu7drOVV/ChsP0SaAhpmyTFirClpvs5
+C32RLoG59qH6wOohlPt9pNuDbCZTifk2EZc0INw3WHiv+JKPjY09htGK5OnbdfDslAkxr5kq+Y7
IQzy7YzXgqX+mIj4gMhNqxgB/YKNCZgm8NJwtfaFSN0wRY5sAmsjR8VImFv1miKRAUTy8rTu2ntG
kZ+52j/mSnZkxVS7Wfha1g8rwH0OhXvQkC+JV2sZ8EFtP3zn29uIq9ItoDXKTbz0h8WX9GFkoW1c
W50AEcpc+fxZ6rKKmR3qFmx0o94NKaYQ6S/7vHjcFCS4ThcscE7KZQ9vBQ4W6k5WjbptsZDxC8jz
frdxBrDAm9mcHZ/VCYGUSvG8eUrBYwBySa4FRMYDnLb24QAsSAA7L1DaJ1l1ja2mNWQDvJkAEKN7
j/DEb7VsWVm/i4ZV/AVvS3Hy9+MJraLT0/r7WXDqCYj1+vEFPii1PV4C+lQPsZqGzZ+rbv1X6hLb
z0PIA7kUQtd03Y6xHDUQzjKIVh/BOYlEq78fHpHTx2Y9439KX+GgTFdMB+2e1o+JOCTMrKiB7nrt
1J097Q8Xm4N1lALeGxFJlBWmiZly9EvCfqItRHnC/CAO7zMzppL4yLM97Ger/xLf6GCin6BFSp3Z
0T2eWiE2m4ClfzJbEQ9tqTVjsobceitDUo0XHed54p/BU9b0ZBCu2v5p+9Ve3JAEh93z1VhSXzld
N7qqZh7aKH6k0WeSvTToE43LeIzK9oU74UysZDXxbbWIow9exrHe9ry5x/b8EaVekIFKdSM8fGKD
P7T5+b8ts47DGcnmIi0kPR4wYxrIBleYyxXmaOEl33QzxCHHByvaxyKbASnMAfxGKPa7Cd8Q8ntt
GqKfwe1Wbuuf5CthmV8ZSJMCJrzw6L9Bc/axWrOgK4IlTnXgtlwHvunHQ7JpfZK1fVW+Ki/9IqsA
rcZgyxFb0cWy4eFpLpqOzUwRrwU+aL6+yGcuzMIq7tQlCM3DeT2H9qbwPxLKt2RVJW+gkmBWUArD
SvclUB9AH2BomMqlr8KhBzoP4hJLsfueciqhhyFJ3aB0l3ixTU6VPhjT3BqDfHsAThJFc32CNdWG
z2sZWEE4HyZ1K1bc1DYKlCLwIVpv8wETvst2NEBQEI1L2n1dN5bp+6P6kFhGJBBM4Q6a2k2XZygz
Ogb5QKbp4oOMg00/dsuxl758/FFJrQ6rQItr0v20JKCOO343ddhw/QC+lZdaZ0vOOwkTS4GdqkTU
lulQcqAGYXnDam12Dna1+3ZVvy+t1287AdbbzBrNkIVHvqKShoJcRgEqbW3/BdXRGi4cstvC93lL
dgnGxkBvkxxhHg7p//G/18ErTmSImaH2tWpFXygE6zyVrxbUr3UWNxVT/K6GQll02AnNLL9nQJ8Q
YL4BNYcMZ+j2zjfMdECIiSZm2klhliXTpvweGYZx1j7KHaopaAggD7tntV8M7uirKcfwZYWxDs6F
44OkRnfvD+Zb7xG700r3Dv0jU3Ou45iJLcwb+9Iq78YWcXx7cjEYTZGBoCVYc0FpQ5ckHOuaXMxD
fTJP0GkIEXu1Ol6ypxr5fcD7Hgs3RUQYfP54vi6ZeYzC7abjLJgDfny4r9XyDNKn0LLvtq5LIDX6
pshQ59SSlpLY72zcap8m5Fvn0vZLj+h2/1i2LK4tUmuhNoVKq51b41fJzT0qteGRhZGleL92q7tx
a0Tkfcn6EVQxgMDPa/hN2C2O+4mB2dcbfF7RDM5RfI4IrkxD18FgyLqNd7QQkRZ3MxCoFf7hk3m3
xH12C7VjjF629ldEm1O1VZN/gJKbYMyjdETgpMwK5xSDFDr6Lau+dgVzcPfN/xkFopbt6nzdaTVi
GYiHxoXb3jQVPWV4/7A1YEPJmAth+izGsGt2uCyW/LyIf7TlA5x0iW9vOZ2YDnRauSEgaPm5Ekcg
LyCIqyh3BlLqdDPDU7GS+9NpF+wlK3LHyaI2qJ2jBdnbvYrZl2eguLrVyjlY1dPEGzx/pfO2gWQb
17GrvxAn7aA9EZy5Z+5OGnO2FFPa6pgaZOvPs9DpJICiXLyGRpbsHjL5vFBSEf8DorHJnWvlVc7V
H3g+WpX8FBYHM7XCjqq+aU18l8ikFbQTBGAqmOy/xhlMuUe0Jh5jUN4QRFRA4oqN+FhYZVsFGO30
JOGdo2o7SY+vm46y5lYdOq7Eqb93XazPlLsGj0s4ZRSDnzAlJIrtJzBBg3uB5euFY8TvrDGitFe0
ISOThiPFRYuDySsXM3dTW4UePYrsVSzxMlFeNJyZtezv/X/4BnKxzKz946RDmnWUn04j/7FnC9Rc
PWzozOm2pMLzopz2/n4lSmAz2/3n4r1Ma3xigO+5i5IoNNPdgZzvd2diBSmorxb6aob8myfmRf2q
My3vE7bpT12S8ayl+ZKlFRTY07PISdMx4UXubKznRthO9fz/MKB2YnUtBhHt2oT/6JhKROm/hHH/
Kwu0LZZwdiuQ6AnjgwhGGaUfZ/fxw0S0BZrKA1iPpiCwj9/SUw76HsLmUCknnsuPL9cWJDiGb0ii
K1nNddE1fDv0mrvbTRJft5FMJA9drwmbb53dfL2ShleoCOx+2mPe+mvoTWVHQeAxPrnhmihAgb7U
wYeRw+0r92o2sO3hnsaasJv2jPCxm6KkxNPAM4rYsbJ6zLijS2hMupm0iAGrhgOU5fV4QzCxRH01
tmWp3GxufOROIEvFTCJ/VZwwaoBBPsLzbFWBxxMHFii+/qGNkhIKXp1/bbbwMae9vhoTUQmvxSnO
tLyWl1g3aUBzTsS8gBO2HvC9EmegEF4dVANksmMLobtpTQDvx5zCG1i+lDv14A9fNnNkbwnHrvot
Zmlx2zSqdUO/Q8Q7a+bWcQdLb/npTdN6C4yFcDutzHKm81OUFwn7aHrctJBEhvVgBqbnTVvb+Iwz
H6MqrU91BQN+GJzDp63Ci2L39e4d99Iu2834mjjAyOInqzeFLqTjER8HJDKnBfyaD3Ck+QmMD6y5
l3hM02UPUahDDlnOtxljcT3gUwndK4ho+iUMFqhEt/fc7cbFpnOXc3WY0jtkGQRTcBJjzaGQlHIU
UcX+r3xYhosirTi9lzwHYjVd7JmCmVG1ZKWqjoHQQhcTPn1u2IoGKitMlOCYX2PbUOwue9S5UZn3
zFlB8xjtILQgQTLZl4Bj20/NzA+lMe5Hz8e8N4LmDoXCZGny5L3Z1zy1PNy9Mdm7w4y5zjNwU0JE
5m698AecYXVaGb93j1VJruBb2Bc+lxbP21n4Yb9BQLG98u2ABn1vwKcay918qrJF6655NEYW9yng
UekvEUC+lBI2ky8TVsJFcqsqUysPHvzn0fojWwevUklQzF+pIIv0K8uF1dDYpr6u+7DlFv25G2M2
Q2XR9mBoOww2E3JFPzer9Wx5PXibW9LVS7MBpWNqMafsxQAwsiPc2HbUHU/rY53IerFtDr12SrQW
T6TCWN7USsqQe3rHTz04yzcG2e79r4+dF/aC/dJvDUSVcwPhp+irYCF6PYWqcRJZlLQi3eT/eBqz
MJ6xN2d8nZIylb1ErhjUB5y2KxAtM5ViScO0TfQHBHtb5RIvr5PqcmIgTt+FgX45am2AXRPBeFfu
Ma27M9XSTV5WVt3xjiN/SjryxlJzHpJz61PmRIuuSMsbBKLRwDnX4/RdhoUvEFM5IQE2fTAzQId6
j6QkAdy9rAB5KpDvuT06hPog/4lzr+JEt2Rdtw21hhUr2j4Eq0c3Ll8GALW+JfYRag7wR7B9QSve
XygIDkpoY58XEZcwmTG6Q6yp5VcBtH6zthpFtFRxL9xiGcyavhhtNZDtImqVaMxHDgFbNvBqmD+i
xxR8ZLEyASyH5mieR2dTjO81o4r9JyTq7G21zBe2/f23uHtbuP4PNWWNAVAFqLdOKSc4LX1+9xdk
O6w6jc8Nl+iq+b2KDqYzs3ZzJvkTFEg5reTZERY+BD4WYpl2PkEu0Pwm2ZSc50eZxmjI1gKhz22g
/rfXprLIwHMeILK10OosON75aMNu9bcE/y2SCBaeJlYHuQQaxZhngcZR8m17NQ4l9UJ1AQeEVLTm
nCRrhGSMwKv7rZHZaeUIkqs2etdw/n5Ks2GtV2DKFULylZ6iw3pTHI4Rvy2kc+T60VFoKoz5vTV1
uiNqTPycUOyxDunCRCwov9FGW2qbEeFoloRI4N8JcddlnJGnCoXNWixSsDsMXUOPMPMUz0+Jzm0f
/7kiW/G9pMwiWoPwsYt7W3UHYKaoe9VWvrIoIEnOAKtBH0coTTcR6E7LGpQvWUTAk1+CHekcdoQN
QkowtOoZ/Bw1ijaxODekV1BAHbGeESUsCKEODsWDttxzCeibATYAyBvf96UlyLir7KEEDOpPQyQ2
xKRMHWr/iVoYigcXOJEcCHu2vf8z5QEnK+5c5835m7fv4HWGUZ9juEuZ8xtVfdCFHHhxduXzS8Yy
et+y/3WwuY4g4k2iRLrwO/DFpqJLN5k2FhNAkIvrjA5D6Kh6Gc/sSNcO7sDu1hPlTgRoNDXJjeVf
sCcqlvI1fqM8oWkThsLtVdHwd+FFylnP9BN+dBIn0H4yYXa080jHer+KPPkaMbTLVbi79zsLW7t3
2Bc7/pnrtCx/iCGI33+3p2f/QBOdOQaIa7zIxIjfBbGGIvtr315GY0II5rKcHp6Ua06GSMHsbBEN
63kKEv5brJr8Du5ii82B/asYelffHT+Z8FpSHVf3TgUt1tKhLbmdpvZX3RglrfvdXMtV6YqoFvD3
t/7/T0NsdVUT3A2tRXOyRwPqcTj4tTOJmc04rl27egtTdCSCOq3i/8oInSjmx9DuzHJbc2ta8Uhc
mogxqIduUlt3AcWayX6sJFY0lLhNd89CF9Gr5f/26cqLqEMTVDSzw5lFZ5WcXa7pSvRqsFEgOrMe
vVvCDB5r5T5YGFijGsFGfx4YaVoETh+rhTOKLW2bVjZSth3c/Pc5Z0D55dDfb/EpkzViFMi8pBIh
PeY4l5KC9j95xHPwBW+XFEx19AxOoWpfVQsbal2wi8yj0n3P3hA1v8SImcGCVvec5qYDRyX7/WKo
npS87PYPQeG/pnnqKGAy9qhwb7u01jNYAreA1kcImwlScItv9x/5+T2lNJKXXS/mKR21ERgxNMzg
8LOcxDDthnOIaVkjreyhfb5JTMb4Zg1d8ZtC3zmZ19RlbqyJNLqD3DeAIuu1jzcpbB+r9S0eoImy
QMf8cxCFOt9LjLs2QHELZv3Kq549ixz/l6k/3Nvh9wL7QUfq++2yCZjqH8g77Y/rI0plZoXvoQcj
j0ivXFkvfcBMwR0XdRIV5joOzQBKv01cro/yfuC/MrqiM+D8Jk4nPsC2oe2s6JjgFuFpudSsG7HB
pyOgPU8KOqHMbngiFbr2S2BKXSph3lZiqszHgNxKfEI2NguiCzA6p1ehGspjTyg8Ul64edgETjQ2
hpcxt74bAtAjui2hA4CaFGCvapqaY4NWMCjTMbj0yHYu6hqc1i8nF/s0Fc7HJrZxfSmZY4jYhKHT
rbmv/cQaKO1MMlNh5r5NnK4M4pgiMCrgGmRFVtjTGcLCGB2iThDGFBIIK1XxCBfdmL49OccpDyTI
Ey2POpAScuR54Z8y5PHPn13knjx0eKyVjDu9fk0IBsOQmSFoxRxr91gDD/2MjmQpLTwlpxCs8nZt
jsi6qnt/38+r01tRLqaXg2aBns0noMxguJEPPdA3hBvsbiSKWBjMjQeJPGgUvQXyJFPS6XzL9iDp
InnxjY1BA9uMH0/HzpWxF5OnWVmrzcn4OB7rwcPRSq7rKaIKcbS+QXg2rgFDa/sEUiuYL+le/tUr
mH640zMr45ZM+ZWwQiImX9iqypqjvxoTHc1xeLTI9Q05aXSzkAkIfnhJkewpqoNvtnCTD8LN8w2+
0/ZzcnSckk78gPIVrMyFA33+P0akg+0GCYAqjq9kVlDs5iDyf6581Yxq6zYf/RjVBNQJfzvXqSmx
Eo+mlU35W0rmaHZOgkKOPc4RUEkjxFVIaeqkDBaTiJhZCtSNOu3ygBED++BvLXbB2Aj5RxKGgtQ6
CFbvdIh7i1ZtBcG8igrsRa4zp9TA1PCuGzG90LAaTSySk9IBDiWCuHcYSQhw/JbX0phglnX9K0ad
w0rhZjMmqFcmBa/Gt//cddUGfLZOaQpv8SA6hSR3ue6mdu1FhcCqZwkf392uKaDF45xgD+eRH7bJ
prFzZ1wPnvWNJH9/TxkvGQlZFsER2nbTLsgJ1woQsJRKetdVw/oiQgJyM60NHIQzd3hrfVnApdJT
nmDGTHs59IKMHjRzxonHa7Q7LS/5KbXsYr18dbfKE1LKohdH9Dg0Oc1lywmznzbLvZXUoznPnzgq
E96Z4qonflTQV/gxkK/LOuA+KMwUyl0o3BK3vGDGdLOp6CP/Jx7/KFGbPWPoLFhczmcsvHcwwE6l
NmYi1ZS8LF1QScnXzKu9s81U+pkyL+IBfeY47nMNWEMCU/bUJ9Jbe9wnjs+rZ/69dixAphAGtQcG
BBUU5Y/yVJiljTorsQK0H9XhZVMihJyv8KdiMP4l62A6VPcAd+FTEFXPaiK2ujBuQFIPFy9gg6rd
IR0wkEjd5K9J/YBCAKbnP2GwRrCiLuNeEmfDCT2kug/cjXsZv9u7Jj82tZFZEJ35NitffKaSa6v5
8dlcVtNOJttr1wvPmEK6y+sne98TSRwf1Qr/v1+JtgeiqbpRi7jvf5vKbHTpfmSqjmChBSqbVUL3
OSFpff9ndG3E+IVjVy+w5OaZNVvHv5GeiPW6Rb64BH5+CSbjXTPpzTsQM6MsrjhMb7YZVDc1/+Va
zykCnkMh4OR5Dt1tyKzrp10hZWS6Pna6N5NJR5vcUDULKVUmpxzLaf7Z/cUnOwXmEb1vx5bHV4ob
WqER/MfkDIklrrs/o1Ay34M8DqQFbtvC/+JzUWZIACCkpLM5xup9WwV0UXKGqUv2JJy9yyKVlc7j
GNkziCPbEg3dCwgeYC58wS/39aYY/PiOm6npXKwo7qidyj4Oy/Rhbyo2YDYgw9ZLuYuyjTJxFar+
DX1T2rDTXWgv+wd0ODydWFadOk8LNr4KJuecQP+ZumCsoxKthV/Tg95XxczPBIY/FqSk7DYbeus7
zk76t40qYYVz1RTmG6EGbkkpk4+9SNB4/hhdRJPH1ioom0pbxZ/CdPHbFjt6ix93T9ueGVc1X/S/
fFrd0sXOZHLW5jFfL8NPNEnTlEvvp/Q5IBVRnfoCC6C1sHHVj61ZmDIkcVU/KNf386ylAIdO02b1
GIFWhKBWkdanxNEdAg4LQikw6IWAiWSHQQKatncQ8qVRXz1rUaRiFRTUGzrDVRzRzmDBN2TRj7r8
LygBOA447tcuuMUJRIa06mwtdZCO/sp0naQEFMrByVYr2hx7LEYkYnOMJjw5m/XZq+BAXZD0BbTz
CWjfQTXvj7JEqzrQig1DJtkPY3OoEJFutK4PBglKYq3Qyg0LHseVuEHUyk4LlDt+IanaGDkD0G33
1j+YsrrEvqyv+50BBBPlJLjb8+n7ovYgTFM7CZkudakr09/TqJtE+vO2XsIMQ2hnVtP5Z2SvaDqn
CBYCzv7qQZ5reQwXMxDq8UmU0TBbC+W9Xx9VTfqFv3SOauRmseD3CEoUgN8uFNHzAAB3p6VlnStw
ee6QuY7Mw6IP2SeInXRUORZ186LGlYloMIkHqykpVNdemJDwNECRNZYrcq9fR+vf6hKnpoaidvde
JDV1g8eOdmu87sBeGZeJJXmibdIOYZvfBGzOs9yLeY8fuhaVSw6nWDTm9SZIZKggKncAV0eexOUx
FSDIMwgiBCWIvacSJUflZt2wQ0dE7t+WCz+3cgx8OowI71peDuHUV1XApP9VHg+aU0QT6mUusbyV
wH9VyWsiueAH05uOqyCrIBZ5kY/b8ADebrj/NbdE5YFAVXkBz2SkxlJ7VG7yqkS/x2lF2WDY17Bg
p4foFxXxsWv2k6I6oq91F+Er1KdwlsyXRHQ6D4CXRNJAZAyI9cDAXOd+8Bz1BqVLYtGvd1/UA/DP
XLCnA0mjSUD6DEbK7AEK3nk/eTssOf5LA5oGAVHyT6D7Uh1RW66yXGpemisVOobDZmIvDyYyxyrn
2/aTdrqXLQ0GjI3cbrDRd5D8si/wAWErIuHgxE/cO7FpOl9U8OPk+xOIpcZpBFacp+ytl3wFfP/J
mr+xP4zMb2aIrzly2XMQ9lyJUkOhe9jGktvgmrC9B/QKnw13iBwX8LCnC4onVy/8Ag8ie1Zjz381
yzL7NFsfX08DCP2b1QqHkMhdm+6eJh3qbRzjjmwGxtoH1eDGhvfgFS4FAnonYnvkItueiJRyG/QC
jQnB9+Z8vWZ/f7J2FYs+wtkleyXm2/LtR9bHdkUnqZbuDQ6g8w2oHORRDUcWflBzNyPchvPP9O6d
i6jJIMiTEMPh6ovzV1sYgocYsL8lIP41bTamfKgALuMTQQL0vb1E73mqejqQeft+RVQ8EmgysKNE
g8XOGeEFG255Zs9gquNB+gxnjG8jC1/rkJnyCYEraGGAmT3nemGIB63VgVy1L8dY19Wd2IPd9F0w
x9GhibeVzEA31ReZWUIvOb7kdoO8ZC3I8vKWF2cAJkwPmcGZHARwcBs6gX/TgmXSIsmOACKLfwLA
UqbElhifI3hbl+aLCjI0b7yUw7n2GUghF/mXNjEnNsmqZmeEvowoXUNXxlVy6BcyQmDZ1jDQCLPA
yV5g6cEvj34L4HApT9g6wwmf1xm0qomzxYW0+xmOk2+0uova/NR0wx21P50ENQCRCddjlQT8pFK8
yi/J9u4ut/axoDfjuUTuUAKMu1fpQR+axhSWNjJoXSx3XaaP44pfG4BFb+uaXhLyJ/PiVadRD1Pj
ylZfF6ilsqREpAWDJEo341QDaRinDtbRnpqYotUAXXje7awc4r/a8lQSsWVvyA3Fv0NRjZLtBpnf
8yiQZZlAaAoy70sdXZ6wewg+dOy4Ud0O5HZO9y8DFMiEshj4kwLxEgYGqjPr1jO3+d+5T6oPhJti
mdT6fTPvAX9whpE504MbMF9WKwQbw5gZ5MNs4VzoCTaIbUp0JQv1aCSjK6JzIsJkt+7yM/D5RE0z
9lUGLpdAsH6IiUsusiGMvSAkxINRyprWLBQD8FaMpWhJOs3+zgW6Qy+riLqxn8uVRRL06QGX2g4j
RhbmFpRRspQ3KbrtimQmw91gNaL5+ek1IZtxLUtfFvo2NA+Glnr7jHm6WGCwzkv7C9oTnkoPfo8S
ULRGy2cT0SdTIimEePCO6Qm744qbkfxcxUjilRs7ipsTUkc5Qjsr5cn6Bghby0ThmfDIs98E/AoJ
SE59CkvyIL3CkLeMmi+p2I84BfRGv7xKLHvRICIN00fqviX5/ksyhWbEBxSdQrNyCV/ABNq5mG4s
A1rrZyt4cINyOgPu12cFV3ATvJA/RM0F7FGkRUrW6uCGzlr+OV56Ujxz78mGj6nbm4vWw0Y+cyai
DqR/1GA8eweiEl81UGBhIfQ51oEyYzskgSjw2XizxEGRzZaz2edGG1I1DpyynagqGHgHL7sxGbbd
ydC1nszA/pfS+t5wuZ1SK24+raeRz7VTPcdTVF3wpGhcgI4R6XLkyJAAACUfSWRUQ4uKxGnc09uR
TEaNvS7Wc6EdmXvOJrv05QLkaWEKAw9go/E45QydJ+1NVA1/njeZ7K+2OEJAmg1OrURqvkbj7MrI
dz9TTXfWV5TXvZBqinTvYoB/3IcPtzDqeIr/5wdVn7B/SZex83DFB1kYGv5dZDKZw2Ln1/oBhie+
7JrqjedR7q1WtGf764AYcxOAuHdlfjWb0jQrGXyddk+088L945B6BQKcv5dcPaeGa2UIH7QFwOsA
j11/Air/Wf7VgwwzspUvaQ2XPs7rD2LPnGFG5d+ZijVYiJ9sVPwt7N/gQV2CmKxy6Ot1ZbmE4yBV
aDY+JUQ+en8K6kEDZLzJEWdqQujg/nBmekfK+7HVyIGTJfyD8Q+Qrcpi5FWSXTFs6HwcfMJZyMUe
WCwIE/pf9LQbKBZ6VzZIT1QHBT1EYqwt9ZzoDujAMeWv3N3Quy3dA4HMFK9xSHZ2GIMvt9VAr5yL
jeZ2dfRV+zNvi11OkP6/sSHoG7N9yZnL0wzEP1eClUwFFPQ/id1eGfpk8TrRYLYGt22Ua5vfi2g5
7ieQjqn/7eSlry2ibdsHR3YXQhIk0dQ2ke/5R4iGizfaH9dGIZ1uuXJIIfdMRuQufBwXTEQuJHJU
whl7YcqrViIu3dJ6rVwPLh5zpxwuhVGWCD2sninfsrfJ+O/to+l+c33DmuKyfnQp2eKWIQB7F9u9
dzP7bVMCwO1JEkAUmqCX39+pHnCzswIkhd+d2DxzaZUNvdqZLJj1w0WsuCymn9nhFMrOTOKdD24u
vJmxYfFT4S3wU0n8oFQ7Be1smqBVRN3C8xl3p2d6/7bOqlEslUMhetJyac/lWt+0MDNtNM60DCxP
pByqJe6tTT5h0fehG4pq3OsLkqHYSCj2Se1cy2d2mY74FlQVaQj8zt1e+L9HsStgbGovRMe0ejfj
fdpxJ/vO0AXLPWTkT78JNELa0jbrco2+5EPeh5NYpNrZIO1JSV62BMvVcmWdDC4T4NGp5jx2lJ1D
FhGRrlzWGJeZ35U1UaoKBhNoUhKrwlFUThR1dPxu9cAAjzKksg+oyfFSvgX2SZt3jReEz/y5KXXB
TPqYHtfzUMceoAcviKvCigWHpMMzYdVUAcXed9wP06J4C9yplOu2DNSG9LUXug9SsD+wV0b7RuTq
opFccOYmh4ewxmm3gImowRbJV3ffvTHwUp0lJfaeDP8TM1x3QerCLC/VitLDY6ymKWqWqXR9DEc8
Ggr7YaQOMR8Op7gdVrH2tojI69EaOl5XxVH53aklDG8WI9JXDqFdtbQWxy7Q/wJ4I/OOxsQ1tm9X
rWtgiqaN87aIzuEjVsXxFgF0O2tJzJh6YwrxAtowUJSSeYie3tGaqXTdBXiZ0kSjWzp6IFCUIM0y
hU+zJ3g0Njj3UUsSmmRRVWhgGifpDPJn6mC5h2mwb48/+6ncBGig894vKeIuBaMwIv08iohj/R4A
1VDf1qGgrkc6ih7fXh7ekGaidZYJeGiYar9zCucbDG2A6Sgv6GRcsCMlNS1rGhQaV+i62yAQknHX
l+O8sY7ss+1uqZ9xPgr02RZDKqh82n0uWv7M7kIN98Q4ziiUhmRrJKkw+BL1D0YzkCCbj8xPkgAm
7GQBh8TE2seyAjnDf6DPf7kCxM4zJ25/w3807PIJUOM++dl3a8bS4pqNksi+hgQnQB449HMvQ1oH
3Y7rYYUXYjvKT8zBJ4QKgfUA12Ifvmx6jYh5reEZHXo8Iw0yBS1fYSRI1aw5aydrQ+RTKSFIRean
o3bNtYS8vVn5gtAqgnTO/3C5fk+uAqEwpp3eImJnjvv32F6l7AKtOB6Mk2LZFMzxA+X7IJIm6Mr7
CG+GkCfwFiUu0m40LmXWhVE2ngw+jlPSn4IOg07lslR2ET/qtplv3qXLz5A6sW2jirjHDrZuJhtp
kI8T86nYBLp+DI2eoEyX+UYtvN8T7FN1PGkJJjY3cLQ9L3fARYnjnDBjumbDWSNgllBE8xsqF1+O
uXNKkBgSEjwOpdZiUIeq2gbx63EkA6WXDSgvK7pSsjKMUbQCTTBjBTBk44/EG1YbhfqOyalLphY9
NOxh/NPtGzy3b2IEUEtEwjQJ4TFA8Pfp12K2dOofLvRiaIxyv3dg9FjhVkuKbjoMf0P7JqOCAG2X
MfmKYR9//ZZLZib7+8GscIcG7qppR3wJPa/6hkY2Q6nwWs8a8/DS660QPtLkXo8FrzPYcsR9ECJ2
RmLER9KkRI+74ZLX82lHnIeyvT3bTmdMSE7GXa1FAoYRfSUgt1836FsbKEZ6XFNPI/29SNfm1MGi
fLrkPkvaz8zM9wSh4E7Ut/U0KXBTl7XVDHMbwneYRNeg5XqVNyw+ooon3x1VgKFEfA+wrujoc7Nk
T9s15xvBC3sVSLkLz98O8nnP349GRHO7xd3K0q0LIBg/ZEpmHKrU7N2REJdRmHEoDuA0bQ0ktx/x
onBAryxwyIFcHlWzlEevIvm4YPERvjBSjpxt2jEnHTX5ffxX2JTx8xC66/WDhPhv+HBWxbaf8eKM
/GMShIMG+kGx8k1SX8L7zPRFwVfA/9jQfGClmG6cA6eZcpZ7ayuvQiYn9gpNEEKeEs46nwOdnUfx
vVhx23Fwnrd7eiUeL00msPKen7dNzKLjtGj214neHjKLRsjx38OLoJjBa6PeZiusanhe80+6MInN
W8/raMZr0XlaO0MBmnK1ID0RPixnnxmS1u7SZWhnP1BV4sPE1GU4lBPIeHeXThntLeP/5gwp9Nmh
44X6N92gYO0BvRMpzBJcfk+LGJVQzlmF2Z1974n324zPd7fxFX8SxmQ39FBL1cIZSH+IscE4HGgB
Ru9LPchcwIxrlyZV/LmnTAwz+CG8LsxPvoSLQ/Pq4KjIChPcQnQioaRmV4Fs3REZDsdhuJ2D7PUg
ODQ6R+FiFi93iCWMIeFFPRk0Szpwb9uIuFme6GpEkJ7eymO8Yarx9DXsAnwNaHnrNV8BJ2WsF+sq
9Qkx4wOmijuCWLegy7f3cnkKlJ1+MUO30mGJmMTQbSmSB9wi2ziFg29eq8c2Ql7rQIUSkeruD2mr
0ZFljt8fXdOC4C4CmFEEGZ4xYMfU4ihsGnvMIFrksIftW6ddJWJG7Rp4k+2yjusreeONqAzgLTcw
xvRlodOD4L55kuNsiF7P6Haf/ggd7M91rcmZJURM6yCfPmGQdOdIXvL4p35pDL5DugWcZQ7x8QUU
XogFDU+mnq45KWd+/wdArSPIZRN3n80d6V6KoeP1fh1RMoEa72wN96zmnypoxcczPaIA/sUY+72w
/h10qv4Qjj53MycF4F+TXNAmgkYx9RYF4ygRrx3KfIbPqx+fKi0NY29rx7Qw0fwgh3cKtfxBd5ye
bZ98vyNPJARvPx6BVH2l7MEKUc4F7aiw3fhaw5J0y8Pp17MQc97zRybbhcGNmELSXVUn9DmaVKtq
ZKS8wKWXuyyYvX4TYRBL5BSQPRyQDwcVC0ZeA/fcZb2GeW0uB5joTvtS0aiTy4y7Py+FVZGCNKiB
4fNpM6IzPemDSxL7lDZv4ycAfRJFJp/mWrQUfAN1QCQUA27q5Z84DN4VpKU11vhzfM/aGFx49Wu8
LE5nigARxYrWRSTLVMTygatM6vsz08VtEn4VO/CWMjWYeM9tW5NeQkYyVEFrZYih5/audXfdqAZj
lwE61AbdG8PxotVemtm91FAOt6OszQclk2QcVvXbanBo/SyWjbbArPIa4rg5KN74Er5GZPSu05mY
MnmgtrnGeJ+ThUXQKnkCnBcTkCdCRAuj97SqoOVbMEZc84ie5Zwz+mdEjExNP2mfOdAKwR6E4q9S
a2rrY5kKBa/QRGt5VQeYc63DnW7TdvJtFa/WVfvcwx4wke1vsBE1t6dd9QjFFkFH7ZAJuVJVKvYz
Hfh/+vb67Tth34II0hhZfi3/N2o/H31IZJh2lnkxNlSSKyDavCaHMasz29ki3DYRrWfIiU0b14Yo
GqXhwN/rDWqIMsxTcjFPln3yg1pOD/CSYPI8yCPOA7h4CUoTO0WWuRd/d6eN0C7nRLUwW1lyQcUo
Z0I/Dj/6xIijrhzo2vaEXs+4noZYoN0rDKNFf4K1ulqkkqmkC9lQjuEUFkfNrAhNn6fGz3QNWnRd
jLQfxu4lSjjtRnK3UXT2zPCkBtnv94ptBp6A+m4MLtK3ceoOohbEfv1q1cit8ho5oDJTgtwlrZx/
5XySIzGgm7T6sv40omI+b3IYoxImcrMCyrghyGIR7di2AfvUtSYTB9s6C/kUrsh9Xw5/FDYJrP50
pCJOPLicA08N3pfzuY+i7b3fN/iHJn9GrhZ7OLyvt7awXRhFKUQGSKdoo7C6CeB6XpbUiRaIJFLE
tmUHDpUCqfAR9+MFKJlOrzrpF8BZ1XqKRdfQ4om4dYwdCzxhf/hdnho4uQs64jCTGJ6l3qfFQfnX
mgzukCqyRCqyb86kq7T03hvHCka3vkQpsPm4GoWhq/rfgJ7YDaRNc4ZZumQPJj5WvWEBhweHvKgO
lzrl0zNsUo1iA5l1DYPvTjNbOFxJJi+yLBQrE922hL/oe9u0DkTt48AbTs8zDEEXwzWc3X+Egwg2
tXIjhjnJvqpaMnlhhzRRhsC4hq1BSxzTnSfN24shUhu7rLIDIH+wTYDiaSCRxGB5XsZsM/8BuoMy
wYSs0BdWPfIz7izkywsjuaud4sMrd+0A2qmhuTYz2JAsiMS48B4CSFsq2EzFvciMNcFOR7BjXkl4
IpLohD1IAHkHQgY2bM4sI+WTdnyCH76aRnGgRfm31r6ZmUfPrwqTlDxLRNnetO2nOv0w4vOaiQjs
AJjqO1r6ret6Qktb4tTjhsMGvCoW/GvY6nHN2Yw32mHAq8Od7DWG3+TNZU45gCvBLnnS9Pb6b32j
30FHq4qom8R488dUwCLB3TuGO027u64QyX87KJo6+orHG5mg/XQVh9S2KBftpGXGCrs06UWDjUtw
/MrxG3TAKJol1lsyTZ//nr/ZsXyZZQeVCiql+6Tjb5UzvX2o6QXx1qK7rF1lZs7FiL8X1XPtq9hc
d3LIT8HK+x+gpGRkhMqEilzB+kPkiOFYPYAa5eEQqoIyc7bAP+QLoAhMTRTjFjWlNETn3bScM0MS
1gfrYBbgXxvtK/vd3cKA4zM0sHibtdLDTCnhbY4bOmu9GNSEW+c6CVwB/JPzLYTMRw0X9xUe6Pc7
Q0LzbqXUchlJnMzRSNQwZxUR5kUJ3jzl4e0Q+EOF4xnEqFlENuTvl+34TmEbEMlGywmcalpvC0dK
RmuLj5Q84+KK0GedDmxdjMj0iFEZZd2x1V5y8WKzDGB30SKmYx1ZGY1dB+XmNx8LT8QGLa1dk5bV
rdUe+/q/sly3D+fawK2Tk42Ba5hskXpmOlLk4DZ5CeR5ffb1oz1Rdtc3XfrV5S4ItQOaVt5k40Zy
krTEkuXBBfkPPGDnDqhkI31VTojwt+Ucfkk547gjwN3HutQ3OrqyBFHbMWFfridOEpcTzkTOpNTH
qZkblwSSYAqk8aWhvonDp6nLLKs0M3zA201JRaYiSJRVhwdKpBXE3WnnnZ6tvFZdInLy2hl8NZt2
9eXmiiYOQgTNRW5LRELuTevKsJpd4YIBUxSEJ1NmKh40razsDbrad/y+daS8ST1O/rKw6mmfQgQA
K9usuwKb92vdx1gjrxQSOdVwCffaK7DVeiApI95RbGBexybY0lClSvbMHFGTyqhoIPUEvp+76kva
qUL61ikX2HgJo9N9BoPSyJLKR0Tq+fjXuCZXYP+PELilXkiU3ISf/cLN/8i4j4ioJDTblXFfw+B+
qcv65adOiao+tfnZreEqSNPIuteA3bHweSP+KO97+t9XUeLi8QAq5Cgx27GyZLZAfH8+RAeu2EB/
BP5b8+OW/1F+zXdN/7Cuz+WO4Esza6cQ7BSVgIe8H49sE41cFnj321dASb2fnm/4eMrcC9iL2mku
yRN9e8m3smUcGSYsNCkhkEDv6Q+ofkg7A+XKgQXTebp1lzzlm86wkd5wFOCPGb6wOpZ/VKMdCI4G
xMhChau79B9ah2XqihdR6WW9WMSV2d2ZQR2Dq8r40jX/t2Z2vA8YhW50UWQC7QOjgrp0NQPocuep
o1wjUd9A56LWitIIhg247fTfutV3DdApYImCvS8GPw/5ZClRY8vJSXhXWUN14Bdp4S96eOlruOqS
Ih/nlp7fHZbo48l2tfTUM1rmWl9PTw6MpmlqpcS7tKIrtKAsdIG+yFdw6WLHbEjxWRKPB0n2JE3U
RYEeoV9vxKzFE0ua2GIXgJdenG/JVbf0y8bPXrhk33yb/J2YJ/VP0lKTqSoaZe70ShPKtklbW5XA
S30l9Rq+C4/5+0ocZs95EqNQ+pAAZdYiEJAWrCxaFh1RcmYflBfEVtyCcAnbjWDuVOGLv0M2hpZY
nvicnwsLlE4DK/xiUWY0U+d7q9g1F5xKgIgKkAnpRGvfXWkdPf6QxbaUCUIMPXTCFcJ0vzT3rcJ4
2IR7pDnaxsKBz8bJ40HOGxD5SBrsQaQ5G8FmBWepZ1FH8SqwhwkMQEd4u6Xkai1vFdu+EIcNAExL
fCqNyhJzNWXcls9Kdo42I37WemxG8d5dlNUD6IPqYfBkEXnEfRqhu/EQsr5qm2aC5xl8mFAFaimZ
Ydgma+A8s2nM83QTZcZghRYuJCSNkdMeKi3qScDny3Yw9IdJg5QQ4ys0WltGRLf+JVQzkTj4ByrX
gjttg4N9QqZIErfFHm+ufU3UvCvwR8t8EIS3yCFLOywibvfOtJjj+sMOVn+EkvSsV9CKz/MxTAza
bIvlb3Zm0OLrnwa8yGb37BxwuSQr3P3MtZbsJQ1td6LPi/2p23GwPNSBtbsYrzN8LsML4t74SkMz
rTiKAkhBbQlGKknx5ZOKlwsl9edBqV15OfSEmeYWey5kiqoNG2/bUaTEDEiWQYsGoHKT54IQe80h
npkHuFJg16jhV7hSTRoC12HmIJrt0VOpAQZOo0klXQ0H6UW1BiGNztzStUjY+/s0bLp1LavPCzqm
RQH3QZ41/4IEuUwUS68L784cwbSG00rHMItFE/RURg1KIlRUyarVs8ov9J0HQaPmI97pT9KpYX2Z
B+HfwesWN1fkRK7WGWnHVHpUaoDa27bPRWrCHp9FqPXGQegJ74aK2tPb3UV0h2PMXt4IJezdHvkr
XC+hxJlEKZhBGG6T4/iyRnOqFsf2RBovhGIbjzJn7+x3x1JKF8aK7nermh2sUxAA5SZAgzL/sUvr
A1RXWyy1kMSFKY5p0DcQQ2IxLpbpqIUbbGXF6rTEQfmi8lU5+hAiHsw4E/GWB8UlL78AehOAYgPz
wW3+fgya9AKvnVi0f/uBk+rJ1x5XQwgBMpJ4xaQnV3L4QIIZ5ISknsBVyGITQQ55v0wI4WeJktHV
FG7+s/Cibn0talH6q1qidQGPll0oR6xOPtkMRDa0zVJ6bc2ZIC1zQvfnT5EWx8yQjVBNWExcr3Hm
yob+yH+Akfj+WYwcrJAb6ILvwN/WrAZk4wC/LYK3ZHdIXzeviciRJ0fYCj+bc+cjNrp5oN5RZuSK
AwHVwX6o160Ij64qpS7vAJqhnughf22gIDWJbNs5IeHSW7CjCbK0B2/SqCvGb2+43hKEy3Mq9RwW
cMq1mrhVpDx2CAjJjTtnTluTa0lF9M05acXdj/odaLg2EqDW10OtoGowYvBax+oU3cJfK0c7ON+w
/wAYTkBmIaPMPOUyWXu/BaEO05u9CByolkKsVH7072TUInMLSEUCNQoKxLzvr4/Je1MLZAAfyHU+
WXnbwVoipo5AVxY50XG5VUi3vpS68PQFO6VEdr+6viDI+obBkL9zS/hLJZSS0QiAA9o4E5eU2coq
1Cv5ih+VDBG0B6CPxiNqs5lERzlkkcmsjsiEBn6mUN9O4WyAh5Xl88Q87ZugnlhzZshSy02gIBLG
pwljB1teaCSPPxaEn8nsdFYar9jqVPHNTaWhjtIhFFjKnjMXdifTKIu8Hr2Yho+sP6Mh8RCJrdfe
xGiUJD2/0IGkCrk72ay0ZavVD7wOU6QwBn1Dt+cxzKrzm1EGTsaEpAQHcgzcSz7LWa5A55cYV5UW
tmHfIfSce1xPQ8+O9j3kbRPvzku+KN4AnkAlJeJmMVwNz0GBPTC+dUhx/dJnZXDno7o8C8Y6Ue8j
u73vzFalqTKLSUdpmW5CYiUev4+x9+HPsQIC2Mxt9tvBYhQjWVn9uqQNeP+oH1VjAZa476p0Gs9y
prjolGNpMSsnHxeNk0N6Jth57fluYreGvBGrnW5UnG+dzxeHkMkgk01X9sUn6sq09ex5nXSWUUlC
KlWjq1Y3UTo1daNRpp6KsWGHiyfY3uLn1DtRfCbKeoan3l3eapN1xdAxhh7OWFhb0WTVMo7CoAfU
tgZysYrb96wGQ5vgSv87hVeRBj1UZIY8IEqfFcsgCVuFQBgY6qgLikmUTl0lrD3Mv7Ikn5OinosO
+2DvM4U1OjVXKiI3D+fQUIYyW2/XRgsirilrhSx0aQQv8qX/6Rr7PgIIPOeV2Q4mjooNvyQwrYVj
XQQvL4bPB+/No8sLt/LLZvXQNu7La78RQJAuOp3CDI626lwLQ3v0H6vfjU+WkjGAoL7dBrSXX7Xc
Mmm44R6jfbEKyiIQF80FCrsjjN7lj/cUm/ubZ6ZADLYnRmYT4QqliHUVzpL3IGJk2QXbxglQILTb
f/ogg153K53KyZy/smJJ8VDrc046dFCxrLFkHC+d2bsIqbqEWFJSgffQX0M5jyqARebruySqYmPg
d8cYnGQcXfYl4yzB7kdwMyCtEIsADp6oQOwsUJEgQ3bemswDITb/VncyUv8Ufyvdmr2UtlUCvz64
OtF/kiNnYRLGCvC3azobaYuLDCoF9vavmJkToZb4GmdDRO1VlGcrLyRVs5OlB2V7qDJ9u71I6DLM
ZB82C9/YG2dMeLjRnMDKPu/mJCWwY54BdBZXq59Lg13aYZ6s7hnqKkVLZ7geKe9RXfER/SQPbuqD
Q4V5pA835MTZJR1Cz4nCSIYm/8dcbpVn445QrCft30LVFkfDkMDo2Ll04J0VRsJui52XimeCM1A/
KjLoJuRDyp4CYs6iEzlHPR1LlirspRJBVR66D3YR4IAZpmrDYSMQ5ysPhskVgjLVmedWOYSFxRSY
ZWs0pDcloru5tFWXus7Tg49c+ZUpfha6NAvaf+gbxoELW9Cz3n7uIWchaZpsc/JNqCRbqfo8qEnq
NrLP2OMBUUqKi/pThjlO2LNdbdfa4PX4uj8Eve+5SGhj5soTPOxc0mF06Es4G6Y2pyyKGnCAqhJj
uYUu3WMPAVWNoRfwfu0j5UK9JpRBbTSOY1VUp2bShkRjdWhmVwQG39LMLbNhMBgZ4CzwDewI0TxY
ms7+uTCLrxGVv1QCKo9bI84s/ZxrazcWRmypDTvhWIAFyfPsFmukse76GHW6r7Gb83HeoNNfoPpk
VRnr5hUFVHGYD7X2KPE6CMwrYhKXgTOgtf/J+/hIIcygYH882CV9WDxIk0TP+bU04gfboQz9FVsw
fJGSfUW0Y3byw6z0uiRgDPYTNE7mPvTLPAhEjFJ2YL1755IxqqXhLv5Nle26dS8b9R61YdEwPJIQ
Jouqh4fLEOu4tsh/2PAbUrpG9c3bagzsM0wFjy8eqt/t92dZFZtwiP3MQjEEj1Ob9CMLH7kXA96F
lfByKNpAdc6HzLR1Xc+enFiVXzX+gGSc9yrR8Pfy/l6fabsRmdJLSOrJU92xSb0kVAqakE+KbBiD
QLNASrHHgZbU/u8OpP017w+CUnxXHM+5fqlhFyoODxuRmJ+ZjMnHuTKs8z81RGDzc3va0m0kx8Db
HZ3vw96GMbZ92574zCSRQ5ZH2oSq0pahy9epDUXi/i0Q7KBJ+XLzEki9WGLQJ1TiO3guRw95IyJg
zkYilHt9iFI7t1pamCHHmfcOKjobOiy+ukZIbd2T2v/7p/BIO0iZ8VRxs896D4raWYPNXcbP8A3/
UNPGlQ7qNsCV5wkWTXMJ2+o0clz+QSiuabT/E8LJ/mI9jp1RNiyASDBBaQJyb9zoCgXJce14YxI8
If+1jeCcA+a6RydZsjnk0E0pF7VzWyldK/SPp9UKu91UpFYHMnK4pr48Fe2WzU+swgrAXcWEQ85K
NnUhrkkb9W+T6xwW7aDqKUMAOLIaGJE5GrvmjPTjbyHqXojlqza7VoqVKa82USWU3vHIw2L0PvTC
RjFtEcmqI8blVN7Yy8ZO9A3UDsJ4WCGmhJDMSSpDr+qSg1GrGTIij1XCSEnJSGgd1zja5NOyFUm1
lVEamJPIR7apQZnKWPw6W7g53JUdsfNkBjxTMOWGS8gUEfuZSnxkOw8XDNjb5xoG7/9durJi68BE
cBBd6CISQcD891zJL/rzbs+EvBdfwZfR9tKohZjrN4WndtYBxqb7ciweK7PyFbDJBcmxmxQim6q9
HHWntbZvDcKcd5bknJCysYV3iMJPZcf5443IF0KSWaTxSHyA4y8RVxXbq8G8rAtoi35bKn4D8adB
YRV0fl2o+2YNnD3ktlW/PXLRL3wufJeQojxot/h9BmZ3ianlIldcvr2bzGvJ2bUoq0bO79ZSbU9t
2fXBFFnPOMZVlX1pKB5SPpE8J/wFc9TBTLXuxKb80YehFVnZAM/XLJpl0o2A5d2cRMYoKSdlgyuZ
Fh9ow8OKUN6kNoWH+w0XRiG1G7ayBNSTrL3Iwyc/HuMGNlK1Ow2z3ws4jDR5RmD5wUPmIQKnBtVi
CqaJ3cZ+uof8unSWoFAvkifO8oYtUw4tpDYiJfly3/Egd9HPjH3A6PdREYIFx38ksoD4N2WZi9bA
67YYHUVoElbkgUKIgpGCMEpRHZdE1rPrZU4QPd6oH6ACu3AKE9QtNK3PZSXCJwxEvA7JAFN4CV6/
meMsu/IPda+Z60bpzE3xYaEAZ90NzZXl8kMRfEmYuDcPQ/jI/SX1lgfAB6sBhO+pUE3DReisgh9I
jJv9hpyMY3UHJTx4euaFEIbwe18Wt1l7Yp1xNUKFG2xey50fiewrAxytu6ErTSZl+qUvS+02HYpg
nz20+Tl1hkX1ey8xU+CzZ8oqlkEVD33jm/M+5lVrZhQ71Jnssd5jewCY2wIe9WLTc3QFg9Z0sb4M
AuGYdW8WAcZ+FXsEYkagWw69JjsDu5hS9KLQyJLa+32/EMBFAaOgjTusbNU5oPRp8/or07rwMhAx
8HMRBfxGHsfnWyiyWF/BZ5+CwDiR/Hs5S1PoGhYiL7geTK5NG8TN44HQmoEy9/Sy0LvKPSk44Wj+
9JrJ2xilebEbHtR86ZjIWOIyXPSLkrl/t3HToxj482H01hXGD+ez0k5Iby3q9d5XR1gMjq6DUR+9
B6f8SXTaKIA6Al3SkHFzRktLtvjHAI81EhuEs7GXEPqieUCUC36VoHM5fTM5n81L66yL/p3DEG5s
CJI8TfyH/Q9SsqKdYgSU8Uy/p/O8m/rfhSscM51ZA5cQYhX493Pud444KsA0Z1X6ya8bDiA01TtI
rFOdPAfIpTJ0c5sX7tW+mFCbxhcclWCxZ5OWQ31c0NXC+2wjHtnk9IA+aYmVZ0/UNLUFpcXpU/jp
ndabMs8ifYTimPTJ6H35Nn/DdaNMWIqXfvyBKZsnzGsIw+Y2WRWIw6I5ILDVBEzHuV2Xea2nzGNL
aD4z1bQMUwfokVlM61JpDpUpQ/bhmYcGwNjADn7BPa4jVx/os1p2KTvnXC2p5lq9JMTgNA0h4DSv
jd+p/ejOYTIRVDz6leuABKDgD4ZBcqqpNuqYk/qN1LIOP9EEtmVkn9rdKGxAn5ynGeWPQP77Ro9q
aUEJZtosaN7jVwD7Ba/yv9/czFMinJ6XZO/bQt1v77V9k36/5O4PJFoIJ5xBBNptcIAhf2K/lfTp
K3IswD4kC5LyXpAvRMYkOokUbzs97D4FnuAkIv4WHLmRl13mlK/PBZdxllg59ND2HpYxo2C1Z+5n
ad+1w5UHqiIdo7s8dnKIcpDulu8w6oalQapZfIzlGtnsTPrwaDsRYryEW0gF7ItXk57aWe5YlI5c
jd99V/t8lXeeMDfo4wXoR3Qhm9kXOAGga/y8c4Vvwv9prul3cRVW1FoJ00z3hxly8CoEsoSU6bfB
aJBK6eKdyV7nojurKQGnWZ2+3lqVCzqMDYUu/5taX7Q3z+N2I8ismzZ61k8CzINbbjlEV1eZ7KNc
SQydM9dkRcHGgYRpkPrT5aximhJGhlpDDq9cxvlXt1Ly/se+kXk5puESsqotnXes6n1T94+d4OrP
9fuaXEvU1e0t7w5hz3Cc19xkdAEeIIgwetZkgTvbL8LTp+H4zk8os3wx8KUH31shSrh63RqQSKpn
m44YagwkUWLtkWwkCLc7YSwPtz4buk2uFwqHSvCjxtsxM3jL9q6sBBdTnXPqpIMhwaqBYPtr2EqD
HG+PqmVpm9JS5O2DOt64cpn5OtIqweEXvu98LHLEeNwr2Asz2aAN3CBPYsKzpmLJXnYup3IKsg4M
z6JY5/TjauAZLBU9u3b+zCRwNE1ht59ULTx75LNAFmtdHbt5euO4LC6jP2qepbTOzL6tmbmggkRF
5TCKPxRlaihtplYR/6mmpiTEcuVcoqSTP5+DYjJgSJGdpZuC/jGtoz0gnSk0onE+RsH6wQE75DkU
XgitqvMr5U6JoqWuuJqh9P9XYy3sVYbKE/qyVzqVE9tf5SY52Py1CmdSwWZOhK0mwC3nO1LKxMxF
I/NxLtkjAq1Yl/7VTxh9jXfahdu++Q6sM6USCb5jbBX+s8v29AMMMaSY1+eKuJpyenVde+UZjxri
iX6PZtFeKZXunjmHcp5amCWGZgnzP3lSy7iflLw1gjs5QIPynwBbHTV9Iw16ryMrK1Aqo5lzMlij
otFQ79XdXUTHvL4hZ9BeB2cIjzt/lEVJCCL3gGr8sYxiHQhKB2T5Tg8VGo7LwJs42B3u0v0ZIIuB
7RRwpQkitSdXiioqGPeOqRIYXVLWsg1gHN2ZPIaKI5u20ArCBkNLOIXc5+OFBnLfFqP+gleqjSnc
Qpk8z9s1LFfZ0C8k70Yp7WXnmBdgmi1Mdb0ljTbDeAaUkfPZTJFYSZBZxe0DGePnu5nVNx04vgCD
faSwfJyE3s02LA+E3u/yHnEr+9aXWh3furc9QXlB2PV2K0ocJyxWgsfjSKL4LqD6xvj4FLunQM3q
fEUcQciWIfBnW67m97srD+ixRMd+5VWWHBAX5tryp4aHvPWjL5JAWJH0srrrD6+Vfq0nL02AOXmN
vX6u5OLeliJhAY2BJUUi7MjPfdUbiQTd699OIHX6ourTfPGmcVe0SA9LwE9gWcdw+FGyJfh+q/pi
sbuBEv2uVXWpUw8ocKjCReW65hGxzSqViOn2XzmGuFLWaZJLP7JpeYsiX/8UjftKQYBOrEcA+YQv
UEKBmzSCqgV0gDGkDGS6AhTDObLtbDeO5YWD7qLYyJZ77FVkG5vfAJNvpbp40ef8We28FHRT18Hn
lxo2gX4w8Mkc8LywI5FWJcA8Jfj0RSpCRWpA9k9E9bFoWtelPZdSUDnN4LL/5KuYZnCbAHrFa3j3
SIw6kCQFR7iixL5gHhCpOEJg1JkhXLi9zudVTvhD4ZN80x7rh4x4tmEm9PhPeXB4amiIWFgCikTO
438ZuJrWYGCxn9u5it+P7l04DGWUo/v+5QICuRSaU5RNsGjb0UFfZlFFjkxdTn9BbVbbgetx++ej
2XY5QkrCUhnyhXqPoQ/ashYHsh5Nxk0/f/kuMZ8yRGjZmDLuny7/cE2dnbWrIrkSyYLdgUeaSQAf
vMnGDVhOyGNT26u5XTTstmbZDfJyMFv4dgnChYz+UEmC30dVAGLvJxsOeT+CMI5flWRn5uU7sb5a
ufv3StRfEDLS1Jw4gNEW9TZeo5XPxrWJYpLzlFzBYHp9q3sIJQkHtYlygad526t5Ne+xrfVM2rfK
/JxbbG1LdaRC6eQ+1OuIaOVH7Tpdu5IvdNhaHKRoxtuK4HiJyL+eTnq1WKUp09UlSjc64OvDnCtM
2VGbPFZrG/sZP0c0s5U0Gr4DT19KxuOu6Thw5J8aAEhye+Ce8TVizJtTkXo7S3Llr2eWfoAXRGWs
vCpwDXFCyR7xTgtWfSLlD6tW7B0r0/R2ajKkCSBcagnkfggMJ8RxLI1lLWK0h+cl5gxI8cg/lpIV
VB+hMRPxVuqXUtAd3hNkMfS/GCZ3M5gCPJHpXoXBzDjJaclhcNntvAX14jNNfjIbOju2ctSemQsn
YCZp/cQK38B90Ik4/q+FcXQL5BFYUCL7kX9Prgui2wfo99bVpIpF7MADC39NsU/z3mAdt+cUZ8kB
wyrDh39U0DsigB07kkeYz+52fUSIVSnXZnVvjTwGXQbN5pyeZqGdSid9DaFnKzxdDRZ9qzdVxLCM
8tRHAQ3623B8QebZdi6LFiOe2EsTlivXdP4VtWQyF0uf0m63uwRHXoG4lmg1HaeEwV+CXplaxkY3
vYG9neIdlVY3kYkPUGU60Nwbjj8l+r9BRH5L/tnronvEN97IWAJItBarmPsc5UtRcky6v2xZQq6d
iQXTf7YEVKEfSwndINkiK3B9AIy+kVOToW6X+5VWJBbWf2vFhnOVpQZCTN5HUQLCY4wepsMUtWhf
hMrs7YjMjc7hCoRr0/TPNIjhqdzA2yZaw24LBAhAptxNkY2MXZdXYfok6ZQzFtNPmi/dJR0h8p/J
PQtvpJBkxuPxGJkN5PCguK6hKWGbVd578NhtTA0IusOwiCNB5pn2FPEbgM3wkw+sBHn2Pai1GZlt
QnPz3SznLPuD83sNHVLgThPWkkidL9A0chAS4PVUOjk5anjOm2R4oUflhPMC+66drkzWppQOl11f
hFcMWuvZk/IyAg3xITRcxKb7fxQl7sw8K4TyKyO51WQ9LFGCYDYYqhLNJrppSytcWaHrT47kfDvd
FDi42y41+mg5VBdlAiEqlD2cWEXtljvuGZGg5bHVl1pq3N6KcCGORTYBdNeeSKC7NGjCStb7cs/Q
l4pB4Y6dbu29KoPxNHcmBFJPCbehi+jwns929ou3TofeMjFIN8Wc5SABDdvlvaov7hjy/NP8T24d
kFRzwuD4aY/LmXCC+q6+rmz3UZARN2hH4LCaSSq+Tt/eB7/9/zlw7EBhePUNBUPDfJafodRcJt6G
FiltaAWnm19aBaChadRsI6NpCEtM6gufTm0UrKz7wcXry3g3ZPWHV2wQ3QQWC7PXAP/NpMULebcK
YM3dZEZWxpEpHn1EH5ogKjutDOxAPb2YDJW2kMcGpRmyhLtvk7B1L6PEHoJ6aHyUX7B6KUf0sbao
d6306yW21PiZj3lFXyHMu9kN9m/IWcRkgY3PhufRdd/K4u3IgEwkv8EWOcVzc2Ghj7ptTpwW6xA6
PKxbLXu/TIbc02i4KC4kE1p/ioGGH98qehIr7ieRfZB+E49S6WL4m7WT2YxOKsqCH3CKKLIT18zk
KB7ewbRMmbVZ0Cv75Wnr8E0Hy/R5fbrhhw6gRwbs9MY2Plx+s1AaSuxkdsddl+X6GlEjdDZ0bOcd
9rPWjSnZXHNsUnjC0Hgs0Bguggx4ZBzGb+yrPIUxFm3HsrMw7UC6YBTcvg5aiVbfhGfdDBlkEZED
ZdjV2/TKdfvtNclloDCAJ+TrtLe8lMZn2ByeMusdWiQaVszVE2NxSdvbXjCH750IotemSYLh4HQu
BMpe0VucrKdB1Zbj7ZhR2nMaRwiiiOq7M2vP0JMqN+ldPsimn6Nt0A/k3hukqQL6RF+DXFOi4cTH
kEqSRgqeFjMTqHuWOs5UgN+QqxvRDAIQVoo7g9zqR4A9Jv+L7otnpS8UUPhWfbMtDVbRnPQfi+Hy
li0Ql2nGhuyrYAbLbMtj+ZuzjXkQ9M0jIdpAv3RfV/vFkTvDtd91zxBn/VVADoo5xKITgewa+vEV
q28dKMa8nrr4ywRmTk3mHgs4KgCz4/Qfc8gnZxKbKSoCc7MJ+7VFdoCiSvHTM1a2bd1wY96t2lFG
aMfpBdZxRA5Xlf00BwnpHrKaBONvxBYO6uaghLmKPN+n5vozOSBx9PLTrXZwNx/wlvDWz4K5CyyT
jPszJyzm956UQx50fItn8PPfPbYMPahGdxlo+nQn4pazt+T7LpDkYUTrUT4NgGx5ePpy3UxHW4Zg
Zusk4jvxyAZ6t2jAzS7wTNVacCZQDrwKx+f28bFS3WSiKbCafWHFBLL0lZEpMUZ2SjFTvP6t/sLL
7t9v5M5BU7HNukVnV6RekttoV6wWDDCdvkUr3frQB+1ckCCOZ7uOCua6raCi/3H0EqbNCBx7raBw
dTP1DWCp3Ep6DFv0ducZw/np/GmEhABeWVhEYpblOJCLRQIQt7FtF6GrLEnp0CdVQoyGEXqXUROV
sSx07S2uA27oJbLPB3eVgfXdN1hAuOkp/yO9EKsPv1LP7OxC8an8K39iFJ3eWggaPR9naWGAIjoo
4ACxKRaCwJPLZ6jffoffqkXKdnT16udx9LXbbb08l95NGa0ruYDPHEeW0c3F8bf5QO4pHJ7yyvCw
wIMqP4sdx7PIliwcc5sFUIBLmEwpRUfelRkAXnGD1I83ZOzGiF+xO/ApgvDUzwtZdf0g+w08+ft9
vSlUn5FnpAkhdnBMWGkGAkZC8G/cOC+n+jMNv8k4gj5YD8MYw3fE3S6l850tkxvczsO8DfcTZXrz
o6z0Xp0a6/qJ8fKiZNRvG4WQucMgzxRHqSDavkd1cDds7/G7t8sVL80fvqvY0gQbr7O4kZ1p1fhE
84BtHw6rNQmqIn/yciAJwftAReD/uKKR48+bh/Fy280zYEEhRaPVKDgn+yL5g4pt2jBJROOc4BZP
lPhRHG4zLfIcTmzgrpgybcEr3KTByaSbRcCeFAxknbwEghxZ4/L4olmFOIrCPn1QlrUCkzH9XkNr
Ao+KJ4QdM4yhQr+0LmAt8AbR5pKLkMSdta5DOoPGMq7PiMCxjOfaiDYAwOkCoLeB8/2qKkhpbuvZ
xkFUv8Nrm3igRm7/0POl+gWS2jUuvVGqJg3Z1e7OCB06Zq6b+HjFlz/1BKeB9oNVm01LZ6bg0Do2
vARrMtNsV9WBs6e07Qe0hZXvN7yj/lz+YyAQPiohvq3YR+JeIOkEI3sZkl9lieJ6kf/xBxqOiRcg
dM6+Pd5R1SbGH7cqLX5EQPQ7LtEYaCAjvR+bygY5kz9RnWixOfpZvetCjfUnaeQqZTAdno3wmGj9
MSx6qlN3xlKEth63oNghedRS0bxPO6NKkpXf+S9qZ1qu3Y4Ep7xWIErQiY5lTSoBet5HT+gAQeQF
U1xOWA74BlQfXsufzyOiy0EaFRun3vWEl2Q901ErnvcxKIZwRHTFjgV9HRJiSAEBItzM7XCDnjxW
8UeohQEdQBEgA67XzH9LaGF7f8yXrwIMLxjKc3Lf+wrGfkeYP2a3020e4rmEntYPxYoWEsVnR9Iy
KTOgsqVxEBBjh3/FzLrcMYkEJ3iy1A3kNC4urBgXxBw1gflAXopb+aNwlPE7BbH47Ge5MWPDquPA
TQx8NG97WpKzG8aYOPWevkBnuVLOhsTw3rIzchW223mUYiZxL14dHjZZ18GHOE6O2fZIpSWMH71B
vHy9mdXqAHGPz0ux8VxnG0IKv8fikxZcBT1oAzuOLm4JhaCoABnGovFi9g5J75VkDusL7WkP7M8w
pM/ixuZCDuBiiKYy0nIsQ61fWJ97x60qcfQQAxj2VPoEk86N6QWlf/KlMd0JgakMA+ChWdd4POFG
+jheFI+SDf1f/2G0OhJc7+JNb2zWiBO35el1Zt37dau2Ut5CbYw0xdZQtzcIkR8T5uhaR7kAbrI3
CumMy6QmCHp/2JJfM34/xzxT5kZ/n+Y0RYAHlMdfKLf+XMxaXpJPswsaIE2ytCUvNz5r10SBbyjr
ev7Dh6Enrv03/PeRLxxQSHs7ap/a58tqPwtEEKoAs5q+O2R0evst/xEcAJWwy4HRTjvnKb98KQ1j
Tb/sAHYVkf7N+KWuKUTPIj8D0PRpsob+qcOIk7WnJWxIs6sFvjz5PS/Pr3XaE2mJze0VhZ2CsU3s
EHLzh7uWi+K/ZhkdEpfA2wkGPjM7hNvt8sTGllt9MXFrj9NFrdj/qjST72s424Q3UzoFVU2+yPGb
gGsOwxiAUdv8hb6s0yLTp4YKSLC6XT9g5m7IKWxlV0lWQI8UvpKDxBjAR1G/IRYKgYJNB+eag0XP
e1g0JyluPjB7mfGxr1aib8mD6LqFsurImZynA9rVpxpqxn/nAu1aO2j89p9owFrVoa6p1LK34JOb
vr/hmslZpijodtN4/O7gN/At7/m2gK4pXQAkKvthQ6DsNkjdcHJckKSiXnj9/rW0lj7Ko78Jg1Gs
aqwEiH7iC7oRqdTy9LJ1/Td+3nCb+TW5cxj5mPMu4AWOZONlW60fVUNaUsLnOUdqBzAc+NFrYOK5
zDp5rXAodh5aZbKNSAXVHWkhq+GoaZ3gadlRXlfIW/TCUFVYLUj8agWaHQTQTGoZqEOyImiOQB3s
248LdulifZPpNK17/UBTeXw7q+97N2mx6Im0a+vReK5GsYqd26RrkC0sleaDuiWhnRlpX0CdjtiZ
DURUkjtGHBuRdt/4OJFDlF9llIywUsc5RqkeKvFG07mFPm8r9S4a2rwXYaMLTg234tJeTcFLnulj
C2Y6TMzMnjaXQ0FnSOPaZys526p3SIQ0DSCvCNY0E6YJSkETjU0oej8v5NnBmfpzj+FAnn8pzKFj
vebasbw0aJo6b29Jb95o/lFtWKllF9mslYC4B1BbVWCXo55rHEPI0Z9q6QuIH5ZnYAniXB0ycQOX
bYDRHLRwp6m1YU7M/x+b7VtzDo4C4QFB5PT4aT7+6AoeaKnl5E+ZCCWWMgVJP07s1GX+2jL3j+dD
hnTqS7qTfe4/1pEEoXZ/xwld7fOwBZZNf7fc+n/MbLMo9LJQXYGV4MaRTMpxRpEmDQ5jtvCwuxbN
RRcF3OJDs5p1PJSzMBNkXibvJeazDWS/OzOeXwmhhbn9eLSVXwR2XpQjSvoz1QwfweMbrJZn4mmw
A2/FDXPWlVt2F0H8JFRlCITwZBtEcJ9+aLw7gU32IdymQssN+y3raw4rlKkI+r1162F23Zg59+0u
EWb1Ms2XZSU8wMLSF1CljBkfDA2xDJFyamNrSiWVeaZFBjzkv1HOwXIeyBgieG8HqPthDJJgf3I4
J4dQ8Ec36VVd4Y8c3JA3/u25PSbnWX85yGbxi6OX03Z6rfJVBWrVqucagwWGGMa/zvBXnALbQQNe
7xo/4nc5A5Tbim23v/WJQ2oFHv5B74j4FZLoFMX8k4bBYI0PjV//vWXWJM5UudWpCwEkaFQGJ1Y9
PTGSZXb7/pPREM6X/gGEtmetCSXvbFn5esg7x3aRl+kUbrr8in0KoPAmDd1Bie72MXShtQL/cFRV
Piws5qe5FNKewZc3DN1r9J0h85A5XA9Y1PpxMTs0CXdKCjj00ljuSYTK1cLAfsL0041NMp+zp7q9
jweYFDQMWGp1RgT6LkiTrUTTOX/T4owLUVuNScdk60zgr5zAllpSYh8Q/fTJ2cdhakvzt6/lN28b
1mZWtGgw/hIxIvnGkBzxfNJ5rxhKiArV5C2mmmkSapJg7UYCUL71EnGEsU0+cgWACfTYVvcNJUUo
h+KVlYLNO8gshkF5iwP0cow/ZR8A5/RQGhI4aK364PV4yVDogPVjYNie1Wk7/4+DM4XTI4Zcx7eg
BuRpooBIWUuFdtawMchUKUSr2GQfq+6jPlYG/u9F8MCM/qGi6JOfnXHn/ZS1xDdq1fJeI7jt6JaW
Of0n4Btj9+YJxX1MciKClXA77Ll7nufdokUlhNr3uUAgfLhjZFrJ33QddjvrulR01CKG529CMb6B
ALzyCLXpnFub/wR8giu/JreiRoCju/G0Pl2DKOamjtO5/Csi9Oc6RM6SbYliRXk9iAQvAlcQqa2B
cHVQRNUJB3FitZlA0WtaL6JP495u9lXRWu1L6iJJrqbAjKGd6bZZsUsbh+TJgMIWah1cWny9Rqyy
wUHvwL1rkn0585D9ropcZAPzO3hePmaKeSEmIl4KKVfcKSvlLLqsJJGAZoZ/BltNa2SsLh/1IU1B
qxS755V3AE6XoHkTV+I/Gqpb1YMAXEPnq1/XezvUtioEsrBzHQ5YsnUWhxbjFNHEw01lpJjFaD6Q
OwH1cc2NMVIYr5CGZGx5vuudcCJ5YWF8TxS6JBt1vr3N4RgNFuIyK21vyS/R+4INZ+kkcm7i7hH5
IUNruMgU/kSqMbr66NDSbCf92oyfPeYoQW0gHqnvm1TuEsurJz0WOMYdiWi9CqBCGsobrBKRfFII
Zfpsjde7E834z3wiH3CzkysW3ypv0z9QeW/Gb14UsDwJrYETR1k16cKH3LKlO4S3YKh4xovD+0Ag
ZDMyzrJxBfAAEim4clQZMJrjjNncvzIkJdgeL2tb97KvWVECYPLdZwNi/k5kLAQY6b/dEv2Drmsz
jMGefuw8TYPqIPMmxPveKsu5bERaP86ICWA9nZJR/ALdn2QJEX5K6v/OC6/V0pLB89X79WEgMZq9
R+qZrbNLOgxgTlLekn490gNVe9LcXRv02yJhI6wNrdpoj3P3eI4dDhF+vppnrbZWdYXmyFQx63sm
9ZPV6tUW0ouOInkLplfYCL7RvBLTp5TvFeKjS7PKLSw90IefIxW7FWGNoZG1aeGJtVpKCRj1XPi7
EBfCaSxaoefTwarv1rJUeqAW7LWf2Ngu4T93y3W8+UMwgpQiaYtPkUuYAZmj0SMLjn/ZnTrG965H
dW3MyFp6Oa7AUKwDXZTNRN7ZO7KPvw2nzz7dBm/FiKO7RcOm2TEZoZw1h2kDaRIlBgLTAqWVgm0r
lHmrTUp0GIMG3F/s+tApAmstaZ86fHJyK92kFP9I15D+1jDGIdcKxwqNh792wl6G64RNdBz4igjM
CZv9RVoS3jJdgVfHNkX0qSfgAGDtQT/WwvpE1IXVyxaL0CK4+DeRSBxWVy4hsePtwNwvkglCN1Se
JfKoj+dLY8LTJOy6Aged/iv7k/9dxoqStcPLHVijwNYGdyGHfFvRqs3y9s1LtYPsv4Of7teLtUoW
QOF3VXSoaBP+D77+0YQds1T0qdPTuxaNmlrpng2g62h2NOsmBMQFghnuy2+VXo20PIXXCwgXME9h
UZ8On+QDHaIrsQi6buIDzmLlOX7CTcEqT4kz5VVLaNZcbi29Nz6+/PjpFI4JoXEyA8A8qghAZmah
PD3k/RErO8m9uSoqaouw3QOifFrtynYKOYLPrrnBe+H55n7e6Np1a/aY0z7cUYzyaIYf5SkcjIzo
2g5vUuB6WWJpA4KmxbTwPZOf2INopqip97Vmkv8l/Y23zCO8YIMiyMF5Um4jnbOaOcd5l7YMJZi4
0Lgnkp+BAbemEQRhBCnP9qrlknNqmMNLSfcxQwnY4SWwddOd8HDwvnfy7Do+00rMpcG4pMnLRJ3T
AlTJ3h40v9wsQZW9B+hmhTjbWNyPlvCSZTW7f2D/FpB64IvyogrMR9FvfH3BASrb/PLfT3CaZSho
rwtCnVsCGmFZTqF+FCuU6Svv1XZhIMAw6ATGN7qxDsR72hhxunnCzApTm5Z5hFDWfEgmMJyeE+1L
DgU0vE0xXV7bsH8qIHlI7433UmhNWnjxhRfpagE19M+MHVAQ8yCyatnp6xfRQPZeuXIMOoMXTaEb
FNtdj1n3+hN4nkbeC7xReyLTu+QeWpWzC2Y28xsqwpkqPdG47vzJwULDXnVzsKSRJZFNe1Mbj2ne
/y3wUrLapMpM6p8Z+O/f9ZZdws3uXZ/azeTrtqsusng0HzKnkhl2GvMKZJ4mvarHxVbuXI1HQJZZ
jN85iEbTTO+iLci71yw5EOQFryey3oi8uldNuADCUscDqj47LtjFJmlxkBFRQQs5bRrkQNhVokqi
0lKpbOEJ8nRiEHhPukO9VTpCE/WSQW+FVC4thQuunucgczozuuUTNDLzE+8cUwwwcizJcosAb9Pu
wzlzq/r7LxoH2DxdBnmgxqm1GiQ6HbOPHjjwUXlwGMmPJxbFfa4GjuoSvb8TYu6Lw7w/4XM3RPfV
F1pmmGPPnGwQ64AD54iOva9hwwWZ139rMPoXSWRvFNYccZY81tFhE9tpksyHFLze2QwSlD/uk2LW
u3SIdRiSiWohYZAHa5SQ+3exxg+JJEtBi5IiHm8UtBTLqXkvhgEBVT5nbbjogZnqiwgOkY22gcFR
+RhPiSwBV9Dzne5b31GvMU/M+wXTZ5b2AJ9sG4A0LqHhpo4BOEGh6mikSJsWAYO4qId1WXufImIq
8dqabda7uNUSHlt64sfqZryUaHiYLRKhbAunrobXT1FFJ/mAp/nDZ/Tarh51ZGAr8msLkXmm2uMo
k9Gert64SGm4YYJk7eq8hDrbydF+x5dT9Tw0J7Im3BNeYZX9ma8vyWz+ju5VLUBa+gwikhrmVD7+
uyg2Qt1DEJddZUuSVvCZIyFnAKmDU6VgGixo5Az4l+3vyAt6QThlLvTEZgS8SZpMEGhmQDMi5DHv
GRN8x7cAmrmgElvQy92NiQC2PR2ylMr1VPEQ1VWjVBPxqUKmFP/BlWn13Z9lp226F4S/SM1lTyS5
gNLaODPwsjacKYYyhRonf2sy/JELCn1fnI4BKcxfL1o/4s0mdd4hSDKUqZt3K7l5mbazu0S1zfPl
+c5ImR7pJg34us3bpnK0fsgadLugqO92CzdDu2rVflET0Prx9+HlCAzJ5F3ae7OPBsCuK6L4rO7q
00M3MFx3l7L2uFAj+xNDEaUNvIxAAquRvpb/gUe1c84z5Qc50phxqSUJpt4/bKuSRXaGCnmTl69w
jYoG9oUq4SGg/txpU2/H66Jz00I9q1SfT/7V5bBkzMiPiLOXozxQLAgqDGVX2ns86PthCsUE8ARR
BZHagWyDTHSdeDunkQQACfl9rw1y97F04U8BAQDr/ZsJ4uSTXaOIN/ch1V8z7h9kEqjyB/YffMqt
iGHHjVIzySz3V38ZtvMTXxCjoUPhrdVl1ScpfOZpgnI0OKPAdGKxgZeToXRhf9uAtXUzmavN5bOD
YAyp2XThaPa9AREmbf/qR6RwX02HbXmpB9T1h8jx1X5+0+JX4r4sjjez7CPT9w5cDwhojZQF2Wp3
BUdtcbYntTg4b2nJVugMf4NTL5vvaLzXk+X/db5GbVPsBNjhoXJCFSzKXeKhY68lVO8A3FRZPctT
VFXGRXVuuTlj2Rd4kQgirGFfB+K3mTbAF0JTBJJev2lZDvJhUOwZy+/9OZH4gQzo1aHHf3rLZisc
O0tA3EivtFuo6Z+BuPvs5McHIHIrtedd3wMYksCGPJl4ISZGFwHjajv4b3SPZkjdYzEdi4MDVEdQ
yeodRbvnxSZrCC1WGHUKlw/uRkJXkp9f5IQzHSjrLzU5i9y5ERvwwPNFxRxOBZtbiCuhvMoDOP/f
fH3G+fT7KLnaN0BKErcPUu3jBhiTxjVqwPxtEvNm5pr/i1oMRCk4oUC2dDMXSFnTJ95Sd2cNSyeE
mue7P96jis3MJmVl67XY00BvMpvZbf1xZb5+Ek4OfQjIgzz2f1oUGUYe6iUKtFf42JUMdK8PV+MS
c4zioZxTJS2Tyfi0AjZHFUUZ88ul2VIgmwHpc2PAvrABFsqfC+Tmx8PIdfGUWEDxoUETUZG+G6vf
fi6zs7arX7O0Zwy7ILxezWExaatgaqzLjA47dWsgJDG9mBCh/JPAP8BnDwI2Ba3O49iyIcOFKFfd
ENVchlawnCFSR5YhMMwHdzjOf3LaOgFcNBGzMRdk+Eg2vRCqC97BWpH49jvUtJ7cisitu1dHoBCq
04VaeSPbd3/Mk0nI571RgXgsfvDxKXGYevH9/qtIkSS2oIxyJs/APRCKRi44fQAar4bAER2h+h6A
ioU8pcrPvXgwZFRODX+3q/BGWrAI/xs5mUg/gspX+Uam4tUt2tMWFw+Y0YzvdjdMeQ0IjqJjyfB1
nsGXSWFIsEHnhJic5+r736N+C10DCIX3h7B5EmhtSqvboGSnralk5bpUW5/th/j3alP27fxYClbE
BpGN0sPRhbkB2t9Wn+/wCW5yX48yfQ1pR0/HejYWLITtKtQ3Sgo0WguiZoqBxGhcBXMZivzjUlsJ
dyFixG83qenNkOiDUDx4EPJ1UZm1EFNMDopjLzOVBUQSHvGWnEgdOyegJhJDVESl4XBqIJdy61DQ
OZV6vr0yXOHuTRrP6sIa0KYphhgEbljLLY0jnkA2w8pEWCtUtyk2/2zAJgupWC+McIhd2i6V5Smu
sElUvZjCnMuldVhbgrGwLEAy3Zjqn8EUSBpRiAlC3pfrQdQSDKT+IwRCUYPMhi3KziDMphTgRVbQ
yGntGgZh8HSvOR4jv7XjiFXPEj7TAU8Xelljr/n/JC2tRMy7idc6mcIqRKVPgnKd/39HD1vve63n
3qCB0hpuZ0/R0J80lTpfpQiVCoG1ZgvnHID6JI8d9wAfbfwJmr6CwDQnromnvMV8eopk3xRN5/Jc
7VtJwizCTnoPUrTrsX0YKWmHDva21T7Z+iwBHW9NniBvPal5y0VjkFCjhb1hj9aFeQnW9x/2XenE
Bffik4ttT/720SYY2oyz7q5ch9vY9dy4BzsKOcqnDgvqLFvEAm3ddErGcM27R6aaEXuEJ5e1zeiV
AZPZGP1DKj10pK6+pxUhvpMQKH1pMK+N5csgag7i+LKUoWxvQU5URUZ14SQzrO6v6Y2DenC6USBc
lPqOxXeerxdh4/tmbMnvH0GUt5T3RdW9tvcer6g2lqFPb/jcQH9Blkhzsfpi1WHWBNIao1Bi2rUV
FxV3nRsJdMZIZCOJC9TQgC405IAGt3f7bvWLzsOFmsDFO+cQA5R3DTf2aELnYHZBAXuzwiTqedF1
hcN/UyJjQoc5wqOw+qDD98Ae06jQx8cp/g7pcFwcT4M/NhE+yS8T++ilHRNSGLAek5fJGy25xo0c
WPlJ0QxPiNEKhlfU0Q7xr1pXLpmqLFJqhJ1repZFUMh6FVQloJ5MQ57uKl/n3ggbHtfT0M23XKBL
4a0CaALTw8f7+QrcNKnMw0KuTt6R2iyeVt9jjcXA7vik+JSyQR6lm757HVG0p4Q8bs+JVd/H+evV
I0YZEmeCbgwBkQRrKUvj3hbQekwH1Y/NnIT9ZtHQ1kYxV96ywTwJfZtMbTVWuD7U1W4Bypf8dKJv
1l9haFRFwdoNLXv8O7WE3KwISOWrp4nEyX3QJ49E8t6bkDiiq6s3pFB6oi11r76vzXCP2DEAdYZ4
ju2OsbHf0LWwykKk7N62atuNBpA6i/5D+fVdLleJracy0gGzturZrEQuAy4UBLiJShnFsmWl2ETa
Bju7AtKqZz3/NNHxuU0ipiLb9UECbhes6RjhLCt+0mn3CEkZnDOsm8DHfdW4rFDYLKU00O32rJVE
FtCFdPeBC2L4LeVfuCYHlakTF/P1nZRkuUuWmNZNb6gSomRaAm9nkElLbySL/fyswvrpwpRFGfHV
f7E2ckflMOOyUYB/mwLDnU0BPcnSvBrY5EYmTrrhW5rFROrku58qOAYwD2yZc2mW8V573or86h88
FXegZ4HmS9dypg7hrr+XJsbs6ciI7dBu99s/t5aY60yGKZFMazkpx2drfTC6O60gRY+23pP2/OmJ
AFjTRvuzYprj5EAvGnjNrMArc5nwzMJDJvovdooj1uZaW+WMh+pJ8q2CRa27MY+sxVj3j1vJ1K8h
E4WhSDEUGh9Moys21eFqUWoDfvEP6RxSwG9qh8cPudRuPhb5P8L8EE9disiOhTbotP4M02ku7BVr
rqI14HhHB9dIARReCVvMzZ9rfjeMis+SQ8y/GMB2z/ou3lWlP2a/K3wQmyiReIppRvM2NB3/kEu1
xqnP+v6YeyPWXbP+0rDfvd5cMmhbeOJRLKqETlfrZw/HQxlqJbJCrm9/o6WpZLf0lZN1J3NIBum8
6Nt2LNavOKSWbGvCdHjD/IXZ9EJh1U3YUy6hLE2+r4iUc8Ixrs0dS4wlBEO62rta0SnQv5ZzpmC5
hD86/wasIDDZ8RaHzSoqqqOc/JSCjbbdg19n1YdJ3S9aqDBIEyZ6T28jqvUyjsc+iS3AnAXO6UsK
iRGhc03XP36wix4yJQx0/PcgKCXidF+UUyzIPq6i0wY85l3By7YgveSOnZ1mP1oBXraRQR/81KSc
8n9VnH2EytldrZ0Wz00vavNH5P7onp3DerpwuZYp4AQVDwRlsUSKwxt8wb2t3BFxZXKRTfNNLP9Z
FJPs4JzvBvii70D2Y98Kwz1WRjGOkMARKdL0vR1o923Tma17mi1p2qd8hnJlGDWCjauzzgMqWJlP
PexjGPlOgNObWp89G1OVvpJGFCgwTBWGNl2h+mtwOldOhd3EuVVOr5OzWsfj3SboomYnjUORNnRq
VxJDV7zQlq+3+aJ6WQZ2T+nmoV++1FO4OEmSoOv9dS1Cbb8AXYtbLQV2FWX/tIhc6X7RrVn2RDCa
U2pg3k+HpSF0AmBW+LXGXuE1l7ECohu6vhPYhaWzKQSxf/ZjB0VuLmjicHFu62v3hkZp8HdPFqx6
lgqpK/Uf766BzUqzxD2vUpoqMXlu09/QQNIde537/ce9v9P2Dp6khEA57q3tY4Vj0/Dl6YD2SWvR
uEqZvbgxP8PAJRSRMJ9NVmLHQlGbKbgzWf4KdcPBqT70+APX08Lb1CL5+W7s4/iWvfIWWlekyNB9
DUTo2tagYzTpqFW5riGGQK8VfzN3NmeFSL4W3OTnePL5AprtLkkRcgGkMVGY8MpKMu3LvFWqztMN
PpOcYRtyaJCnCVXvg+rYxvz0Dd0PiSGO4MZ8PY5uVRx3wuKw7yUk7E3Mm17E1KqQZ8iI8EylV8WH
JxjqF1WvCE1BQdvgFJivt3jyuYFSSlHDsFQgU7hlXXhRAymdzI+vaf5Qmrn4Y0aJe9nd3jprZPw1
bGXcT/MHyf9Syi1yLrN4WRC6jX6/+UypUIuK9BGvOtDJc1e6O+7X1/kE/TbwvaCmRsDJJ492j+py
IbIRZOylPVMTK75o1m96z382Q6V4omUVehR2Zbr1/D8JRN/3jgZs4fR+E/O4BBBtNETiD5xOnStv
QagRQEej09DI9EQchUnDElJ5pCNICuDYwr/QXRfiOL2OJoV8HqNeuWrtY54Jowk6Zcc/6s+faHzj
xDqqwn1XSSY488LsWnXaP3ovS1a78+aXH90FBVpkg2DCyufMotybQ8xhYkLshRaE+D52Pw3YBGCX
z/YdMua4UnAKMkeOqg+A0hr96TRemjPkAkFNchlAwMUjKrNk8sFmRZpCAKuLLg1jxmbM+nAcDoHL
Yb/1X7ZItUVi9WUDEbYixhRWTgvP0Pf6ocm813YpTEXQMO2vudWNoXDdzo0+c6lByg8QNMyWqdW6
LpcG4+ZGHS0mEAe6d540fBIkiIu0Xe/WVJFE2yBBfXg11ZZA5uVRG4mbWftdEhDxOF6cRnDhz38U
De9XdbNOoQqcJ+8Zte1OVQBpDfcHT8WP9+xU6VtrFSoW6neiyhJsJDHS1EZl8h39XuWx2dXDBVUL
Hd0ruweCrhld5XRcdujqbI8U6PG9Ad6zMzbPCOWj3m/i57j/EI7S/AilJK5kN3cEP0A67zIshIwL
C7a6Uz7sX7HZcnX6aSFFfUsuKNa83ldhkYCN4HmXCAeRLey+PiekoYUbSLe2OrReJq98xph/6awA
IhhiZiSvjtbgFzjYkyPvkaOZHo+ghh2GYjGhZnJPRjzOXhUzRpyC8i+u1p3dEdas+lOzwbERu9nC
O3kRi8MrsVx8ruXDAcANT24vDbsay+3WSUM0pFATrlE+iiyIT0Q2R5bnvITQh9glZwJQi1YQTM4c
EMQfu55Jx/lUbFrnzxzehu4+BrcnyMoxys7MYfqQc14oN97O/e8kkKuxUsuKkyCFmkSILmDiNAXT
dukUlxWavCUWb6Fe/pDdpVc+P698Q2FoTy7sYjIFBUqNPIYd5JWppiWPUnc4kSgKV6k/qE2GBKE2
Uxn8jnBR9aN8elRTF+uvty/juO0ZYqzcdcfirGddyKJHbBOSW4gmzutQRSZQ9sUWwlbzX0Z5ZuRy
g7nFpR64c2fXUqOSyYe1YHngf/EFNN42qsSdtnmkCeZJjVdU2SGQo3XmFibzdLu2bnzIbCczCLug
iOueSlUoKKzXGNhYYmniWiwpEB717hEdQKPcZUXAyyPAH7Vq4YcE5cG0cqliCrVS69bXZdQnfW2t
BJIymMVUGcY30AFPpIyprREuUIYrCXbXkvfO8c3CfF7NwRm85LlUHYRBC2BJfuOJ6iu/C+Efek1d
Y2iBgV3huqzRZSDnYXjrZcWGggt2oKjgLdDXHkidvk6nlepaebzdfp3PO4q35t++x5dPwNgGO/c+
xX3CbYYNRxHqzCcpaVTdTUJwAfZ0VAXCyc+ziO5d3DIGqX/eteQBXavoDGBsw4DPLCJIFXPbGXB3
ukXsCO6JeuLGbkoapuL88FL2Yq/ouiQRutafk4q1tu3IgYuTMRz0MQBOoFjZ2qMvfhNvXfCl4cdV
qE+DrAQVYT5DUGww2quVDlK1StElUUxC1tYBBCobxA88nOFVNpoHM/1Nh6lgtmbroSpxXbXYxVN1
oyM7ZtLpSkGQnu05EIppGhI2Il3imomiNulfUrEP5F7RmjzN3vlKMsXnH44LYYgVGFZZTNkq7T01
/vgUEsrK4X5W1Vf8EWALMGmRM+XoyU06TfVLPtd+BUXw5jwhtkdk1dXf1w0/dKNYHW+YGR+EoKv8
COl1KZHYqjP/DyiI9245XRj/cFqlTB2+E7KVZwOyyZwtc3nzmMHAGCD0PnFy2X8IXELX4lPBRvyB
X48ARZ9LovU2U8kbHHnNKR8oNX3eJ5iVKMHQFLMMQPXFoR868/Pfk8LqgJYOBgJlygQg97+spynm
8yddOLcc/jEwI6np4I08o5Ml8BcJUUWz26fyZYJhKESWI1nP4XMuj3vKWB3P39ZZTEFpMopP9X6K
MWFbp74n5oGFsLlLV4no0fSku0SYYbB0kjMe6WplD+8B9ZdT3ABeW9JQu7stZB6nQz3ubKPHeRw8
kYM2hT7DnWf9Y/DkCG4JhTBdG7I/VOTMiUiWmezKvgwj5GD52V3gJhO/X1vTMKgsfOX1UAGHBw3G
WDA/I9Vy94v+O4FFYXmP7DzrF71G3HQxVp+jkVcy/y+YBnjNVP040r5rBwwvQ18/5WSjYPX9aUgq
bMs52eWT7PArT4r3v3KBylSbuDKF1qe5DV56pIMJ7SsCWsDbK50bButQ5HXT5sJDkTFhRqUk1cF3
F29yIv8pgJb48sTty0eyOLnj4MZ7aqwQKedsMqjarLRYoUVg1rifXT26719oaaIQR16MmQDOfMvO
KJ6vihxLLu45PCiPjvFBvDGB8IzLs9TCa1h6ddwzH3M2rKjxaaSYt+j2d+D2XNsxa+g2hVEujurx
BiOkfa2xkd26D+Uh4wjKZBEoWgDKRCwNEiUTSUv+sNcNw60WiN/Bfp8ovoiBzJ6Ju21mS5VxKI8b
DtpVHR5VPf7JscKnAYEakt3sIIC2r9+vAkcL1WZZdOrK95UE3HhoRK9L326SeUnTeTEzlkSNVxRn
DxrwATyHYnYS7BAjijqntmkryh2xYUW/b9QmssJcycZ6ek9FEjY+dtrWC8OzTQcP18yl1AuGn0NE
0qljuIXm5bDSRuenl3vNMErnxQJBSxCx8zAclMoaRrSDMthf/hRsJEMzVB4tCEEfba+0jqTdAMcH
xmDn2i9m9ibpe1WgpxSkEXEbgc7PL9VQ/EscaTVjzjmQJVcupbwI7JxZOfRvNyCcxrP9zd5jAaJ/
x1Rd6b8InNfVFEG0xC1kjjY1kQeLTOJGD/8x3cdOkDIpB5QUD02ghqc0bg4tXabdVkxIRFWEu49N
NrsXsnFjndYmXpdLX4ZgPlIcphaYKRbkPYwpNEb30d2TFj1g2MIljOB4j4VyDp210BUnctMkRfTm
2NNJ6cKXnpLDy4exsWUvKDrNoDYNkWWu4VDv0+HWZAOp7vu8zhksvRC7tvWYzdeRPwybfT3YNDaU
91vIzdc3C3kr+I30W2vqREXI0uWFIPnj9y0y/WRjjG6XOmawumy3SBWLJtDp5RDFlxbWv6EpA51B
ZjQMBSN4qqUZ02+5tBz2UEtyD7al8BgOXAY8egJlIcGfvPhP/6iA4jx+McUezjnh3GG1M+BVV83Q
Es4i0fhmKbU0XQcsljkfyn0IGoX2Rr9WuF0E9r60RiJbgAEgz5PuVu01Mu7oxIFQzT5ahn+3BDO3
mvTOXab6b50BK6pWudVfVjV+yeXZ1Lbbdd+xq87nV7LLPSSLReCjhFyT5X4Lfdi3s8W5Kwuo0U0c
ZxlJfnZ/GE3WT6s71qofDBBHn0hEvxWzlOIjUTaDCiBlhMSc6AlYUQyizTSVkprveGblkZ2QIyPi
7eGvgVFNC77kw5r8IiIv5aI7GhT9EJUCkfAZnJ1Dmw0xt4sayGaoKFZZZ10cyteD3Z9OaqcAW588
GLPXqus2+mltCVjt3H1KIjK1+l2pQWuRkuNVRJCSz6NMggAaC8rfnXNm43yBIzEvNa2oq6tGYMXM
9B+S11/GOJH/Ugo44hYa7BsyQzGj1sDgKe+w5L/KCao4FSMhQ8BhVYlusGIsfeOods+NcLpYBSmt
HMPHmbcufwn8DjQgHgOgJvRsHDm4TsY/ENkQeT49+9r4FAHu+a80NYw95HjRll9hj/AXplywjRIE
9QKAfj53yApEAAUMSbIyJ2s3da0ykUVLkNdQQnDbdVUzQM8wT7aP791wda1JbScVqbaQzXawFLh4
EinKmaV2h443inDCc/C5BXOL1Q1M7mKxfY/617ogmQfOuS0s8LWIRTQO5+P0qtEGHTg6GEXL0xlP
1Ni9cQ9GlY/hUlkeC9kGcPkP/Gwu1JAmco34KAic+fOSrSCp6fn5zN4ca5ZKFTN3ZoAYrcIREHzy
wvfUiCFEW/Qt31lCRN8ZxuzhnBcheQWM/Xfqf0LbfOzy5my/4FGTc8FdStwt8asC4Qg2G6CEC3op
+1rdSIYI1pk6uPxw+nGRsOCYqXFWPOP0pVtOvbdWQtklI4XbszuUKh8d0JhQc4NF45bDSO+Nkoi5
tIhlbAdbt3GAOR8zcCXUAWTT1GMxE0P6ohXcCOeLfcHlH6SkbWrLjUamPntd0yaxWc73M2PLb0ME
jqLwoAmKaYG+3VbAWzdb2hXLfFD0MAWXD69FopGZ6Y6RmfzgcOU8FZ2fS0S71vUL5TC8UHSSPRYF
rKTKl2qZK9psWnMcVWkAXZIYf7plknsa6e8RWejP1Cx45xw/txYQ4U/Le4Xzlpo0GaYlTxhvAu/I
Te+n7zLb48tVZ6ko/45CwMCe8htWUu7tTsXkIZKrWVHsHfiH/Nl0YPUT20Qq2OBeGjA3HQSHkB+/
KvNTq458g9wJefN0WrL06u7as2wLpcEdZO5Ia++SpRPTAOSMiMqlT8t6MyoRKzTrWRf57XFDJLQm
Qz8DsSWFfDVPk4uNKL0nIwFg8523MxbiVArmTzT5euwMy37L0FCujd3Qcp+uleXtumI2sEdoQ/ia
LfyAa77JuEDD94NuFUTCtD3v0FujcDXzC7oZN06MY5BIGq3iKgF/3XO6HgazA2p4iauMVoxdR4d5
uAPP9hXNmbZZ6KdIegM1vlXCN2Ne2XgDHIcBHAelx5JxTe8L3n9o9ls5BQ/mM/DMdg39BLoOllcq
Ho+K/NBALI/J3kY24rV9rQa/bXWCnUHqzFDS6G4xZIsAmNmVn3dm6fHykakbIS4Nd+H4JfUyO2Vk
JI9Y7mgfHz1QL8i7xAhh8/D5AgrAk9c48jAxmxiLM74QuYNgvfvkY+I4pvTMAwJatgAcXySe+Lld
OFokSfD9hPAwr2DBxXPV2Ngjy68tCPXen57MZSHu/+Wl99+eZEH8vw+HIL1mzbCOGf3JGgXgOaue
Y2B5jooz3rmCPGq0R4QHE/AiQG6XchRUCzIdVtpBaFDMzb+A9XvaCXs6fDpShbqF9tfQdoU0F6XP
GtOFgfiRBattsrjARS0+/dVyc/sl2i3RF0wWiD5eczthlpNVqIBMFFaabVmpnCB2LFnnOUT1bU7P
VdAm3f3QgGtKo3GKDpc6S+fwFcx4LHaA+bEDaH2NjPlbD+A3f2xxKoKTvRvWVbLWzMKOgahs5gIs
5FiP2UoWxh3QvFsoJRlY/yPcHbnKjLDaPI+5sYG1eZMmo+0p7GxG87fJ/Sed9Y8Zc9BX13MFLVKs
TW6vdWP+FUOLuyAbEpq30E2TVilYLzQgGyeh8wqR1kNmpMnjuG43xQR1pW4+is1hgUuyzA7LoLIS
gHlw9dNbM1EtAP1kPI5l29VWo4LXa5XxNdAgDLEXWjZO/oqqOkK/IudTkBtnLuE7LRvlE9fRMw9K
dKkKp48wTSL+B9ZqDEareeFLUn76k6sF7U1R8z7W3pzQdV8Id53PNxXhf0bF1UqfxZ8SBbCJA9ce
43olEC4W1QQhIR+bTAu4l9WIiMPYT1MmtlssydDcLbdrcig97bSzZ1pKeDr7DJdXno9wbBJmoj3V
ym8R95qN0ZJSLAP8t32osc3bf/KT9IhzXuBrOYQMlRnGPBiMuwzLknFUkoFfeDP/cRchAQIsW5ok
wIIa4dWu6KbKfpU7uYFlZs89xdxSQaIc1Ii4xlLauDBCPoODObXxIzxWEWDak76J0kngtBXCxloG
GXXddXUPKjbC7F9OhwjPBUrsHm0q7DGQuiPfRzc6bDZSB3mDaj+mFPSz2IhHLDflGOIvLKeVrqot
nh/2UswdTttXXvvpA5pzCYFhcq3xyd6Z/QdlN/RpQ8h0cqQ5Y/R4l3PMw7Nge4h5OPlGwe891Kqd
UL+tr+7MyswBsQDwzYMCUYmFEFGU0J+vLcWPTdHBUm7H5dLfI04mNAq+oCF6VD0lmUnE5/ShiUj3
TcyMdNSQxe5xdyChkhGuJMhssqtWoWGrKsn/u76i5J/Md4AKjGOXW+sZGo1FAiggHn7/hjDqbMiX
z+SHjG7xLdKEKbzUmPzawCCeS1jtmDBNvrEdrGG4gKHIp0d7oztWHwBG1MqTTRYMiqAprzOADPYx
P14DUUVh0B7PID+hjokMKQkjedUY0JOA2P11dbLoaBlb02H5nr/S3PuQh6F7TxaSqZlBXGZi/GMh
9CqPxgZwBBISptQHKE65HkmOxtUeTzqZbhI8O++zKqqcUPsSIFzCPO5FYfNdBj4BDiELd8cJyxcH
W9m5pj2yxr134pc2NsBXwEvmjw05Aa5s0gUsaDp4KoVb2+fCFaRIxvGr3yp/Xv0oSYFQup7Uw+Sw
mR62VLZRW+JYKOXXoB4Pyn51Ztdt4kGDtoOK1IEeDFXE9X9cr940+0mPRKIo+ixKoXGWKWFquc1B
mJrghEauDcgl8PRACnJCn/R5WiCcB7CzbGZbk6+C/E88W0UX0ZVxrxvX4QM9si6pL12zMzYLgvpi
BxmRU508Z147E9QDCb7uSTuHh1tEL7VvQswpZZwQfzaFiFtqpWq7pin9/TnkwqUkZf0sjnxlX4aq
664ta6DSZIOPoAhaiySot56XtslKXyOoKC2Nf3nLWpZlOz8sDYgUjH/N2U/bZhuZMzQf0b16haLH
u6uIbCtMDHxa3OwiBh3HKbufc4IdraC00C5d1pKBMrfz7w31G0sUNkwpZX2c8i6paGZSZa/MO8Uu
wvXJyWN8qJ+ZbB5SNs8zu+W3JFRoa+3YbndRT3zv1b52ebx20vco7AwKS9eueerKZ6kVh/9tF42e
WwvwyuOCeDL2IgIhkwusLU6jMGKsrwH9cA3XM4zhFCZh0b/Yl7SFcpFDatFZAbfEmjrF+TlUQGTa
xJHwSHz338xOai9Ue0IwXmXEhLkOOnv//37oTxJDxoyrhFWJQOSL2ms/zh3aJ6Tnpl6oeJxqXUK2
f0lqs36lAu3w0L6i5IpJ8Y8ulN11r7nK4RNYX+stQWWCIQxJv23dJDvjgdjz2aVsdHjFTrFHsOaY
4rPjqAvX4yQAtqMP/kPIYhStC0NLSiZPoiPpjYdnxBPND+vfuICWhCpD/I1cBkNtXvs/kjVJp/uD
J6pEn1WMp/uvQwGM5lSA77TvUpfdlzuvtrOrqSX22sOwoDrlWD0RtvYIQJJFBBntKNNEHTePb5br
M1Ram3WUIyxpxoD1G1tD5E+hspHYsn+kEhqhGsE7KWUCrf5sVKywvAbtji9HADwkWCxlJeTPxqDH
uOLTAP15G5PyUNiGiXGooC2CJrbQfGRzhdZ6Cq0UFFYWqpMLOQpZfQi7RHlY5iKnXyl9n2FvIK9m
hFluOoTuCoWNa3kz3h0E9oyVwpxOLqD7xsUEOoLQbhRsCVYjXVajBrG+fB5KwlUOjk7KOHDlHFME
pwUqinY6LylP6k3lKP7g7Q794oS7axHE/PXb4OHDI8A/8IyVZ4rVgEj2k0W2mL7fgsB2YQc4hhL9
HiUV+O2pZs9weGSNWAewyhaNHF4H/bdz+wDKmaLBpxTkYDsCXlxH4VjDuXyqJaPofVOGYz6smk/p
eX4+lasEjKcBjAV3GgdirIdlX87EKJnPWDZzo8gZdFv/TP/HYGMePFei5aV+oKgUbpRq0+mgJo3h
7qRueMBrZz6uE1uuzU/en6P//EA3aVGIjUBA36Pa4AIW4cZu+p/fLr5OQ2PKCanHJThLn3Q/Y5pT
VBDM5yVEjm6ge+Am1a9ciER0xO0WOY+p4Q1my8U7ywQD2XN/jOdriepf0LLgeJnXC/iDl3Hi+78m
6HWWMWECWxtIog5sqb/qr3a18pcdiUwCjBxvEETkSITAYrRvu4afcHV4Jrl2O0zzFib3XJqOo2u9
OX7QllZaGZixGGTQZjinN8h9X3arZJBwIx//6JRbbTxhY2PjmMyDbg9Fi6Zw7PRJmyufj5JaM5Td
2DqRKlrPOVorpx39POEydMQv/2WgN/hiGRwV9Fz2Jfk73yM9mVzGucprVqnh1P6obnvYB2Fz6yf/
58VBkEOOQiB7RfsZoctK29uW0gd2GtMLZCLgX9rhjpE6zK4vp/fQQqYnGd4yxxF+HfrxWQv0gXxL
JRk9Vpl4i3vaIz1I8Yy7927YQ82dEoxZRF7+8ScUBN5vIeOtbf7LwIwYgk9z7D1QY84rWDsQ0bwE
owD0+6F3ezBNa/Mup/74NA2OqGS69Uo/AasNYqVlCXa/xjmxFaIQVa+pZoTaskif/r6kHhFdzQGt
WCOo1jLjqxH82aQNRgSGgiJ4ie73Sbws/CYgEOpB6KP/ROJpldPfnXDNn39rZh9DxvMNjXD0je0r
43+c+MVRx+Q9XGlj045XOIgpW4rILJh8psWYyeOuK9WuomR3l6+tFkRKB5wM0hHgk7IGM2xDy+Sb
kHWKQWHp3qDJlSlJ42FqAool++V72O/gc50JTFxOKjvoSAS61r7SZZcZllWuv9Xa/yo2cQs9VU0j
+eOfp9J0bYkiGtXx2ZothgFVnURNtRYXU2Q7S/YWYeAp6wuJfWDLpAMuSurgf2zpoMm3mOZ7A+8j
4pUUn8U7rLu950pIhphx9ImOl9Xd+cbiHbnhfRAorNiBn34D5kBKtvREkRkAKHUumzl9mFH094VD
HoR7khEIDfqaHydRmv6DZmlecoaWRculkaKF9zHoLtic7qugTTKlSS8vE/HyAeltelplzR7iHh+f
kEZlZ2bB3BaTHhC4KTPp3H6PQC1DMt1DkQ4q6XyyZrOPPdQS6iCvT+kDqpVOyLLNpPQPN4hcyl06
HwuVXEP63CEvr/tg+KcJMJuOg/XtfhRMUet+IDQD0a12J609PgVkT7qTb5hahkeM6g4SW+Oc5RcU
sLablUgUS56zZLOAHoxy+Qf3BwtIcFLHEcwJ7onDhOxsdITB2LGQGyrmQ5pd+yn7Dw3sYWdrKVig
wiT/G993GDmyHyT/VkEXi5hwPJKPnSKxfVMehHhw6xcxc1Ybqk+zSlIXxH/CXXBpuZYeTLGcehcN
RII9S8Al6b0Df8PQcXSazxxyYCcf0XKlrhQ8habiUVHJPSc9SsTGUwysRS0RBxFCnOzGhys1oPo9
qe4H5ADFp7K86j5r/CId5155X6IdIWlXms9jza9Ch+RxnbvgrrssCmf5EAucVkVa++AqjxC6hKP1
VP+6n4Jn0R+oaRwpDW6Ft+HbynDKTS4ahQz1vNVRO0AtBRqmogIIWyjEFR1n4KC47P1VbNjANQTZ
ZNN7+DXi5dyhm6LksfO5TBs6Vx+0S8awtzOBerppRNrVOOr5RnZDqLkYUHOExjbsXYRYHB1PIGoX
CmviOC1sY8HDaPbnps4vCvrQp6t9BWtMRNQPq7knCRK+7MV3qHPRLbx3xUx6Gf8S8AVoHGGhGS5Z
1S1gMrqiPgPLdp/sXnhM23iXMlvgyOXvjwbVpUzffFObEwfvBoKxTYowanalIr/O2CCLdXT1AOce
NwuFDvLnaJmKO/Y3At+UHYosVjn9VyFvb95wMqfTPTwC0JMYmolnFcIuZDSMUy2+QNlSu1XEnmau
xI7ZjMQyM/xwvqkdUPPauIneRb5D80N8ygABWTZ911P02X2psGcTSIjNEj2PmBVrDH/BCQAAyE14
NDoe3WA6J53XS0iYk8mqMkj2OPkuAUAR/A8CDfkoGPwNn4G1RtwoUCyL+VB/vvdKHuVmlENd2XEH
i8Ld/8HSzwgBim6HovrM2OcUZDFEdwM9GwigQiZLvsRqAL/xKSs0aKoAB06XZfizoaAZ9Z+5d3aK
bOC+yIAb39vM3HcoZRTYl8xmsdHSRUOkOvF9F8izCiLypVyaKQMkf5aEgOBrhDZx4klP4dDlUnLF
J1WKjoDA+BPUaU7cV3kYI1M7kdoyQBIR021iqPQagHXKsgAmDt6aQ9M/mvUuU/esR0boeynv9N4X
gH5mJfTE0ko+7ZJqa0VSqYY8PmWnIULHHkdoj4JnPN5qq7KnKwmq2sTyrVG/8lDbntpbQfe4AkNP
7EsbKP0GlaT9d35HnO5s71DsMDuQd7ePMN/hlQBhN3UbsC/N53bM+Iwjq/iA9Gqh8U6NYfXi/CFL
Q8r0jdb4F1Bze4tgUyo92cpryJzFBz2bDYnLuC2RPeuNnbliY6BvWhnoX9bPpM1a4FBi3vl58H8B
ufjYZKi/W+jL1UloJxHJGIFOptvYjHlR5WT8mfooSKARY4l6ldl9YqiQ8YTXUgARB2zQGXaCHBVk
p3taIP9nkQV68sSWtaACJRg2MgFhxvMugCLPZfwqIQJH/UzylmLwthXEyYH2vQi4AbX1DRIXwyV+
p4TFBBW31IGAupYvxScDEVK/KajjbkQF9YaoY85+5w3YOOkKZbFGkCi6cceWtoIdEgOe8RiKQV+p
aW+nLtmXhEAjY9rBPTtJ26Rxiv2N8yqv4EzyNDV0kM2ArZVtnJLObDwVFgvBMj65GXarDit0lmiL
H7t/TuWoL07gm5hCe29eBW3YNF8CHbTtYo+Hef48r/f59W/FwGLv52BKzunrY/EnhkQ0Us2fwnkr
k5xKF1Bt3E7s+EclZ/wXyBoX3POob/XcFuVe7xuNT4Dx0W9xEp/H85MMMY95+UUaxxpjJXIijy1K
AqieaMdKO8Jx4+luNqhopnlEsu/DP4wGUCgh9XgneIG8CI9oCVMxYSWKC6ZttbQGurFK85G/gTuP
0v9zkM1bFY00zh9DZETHqozRi2YNWXtGunj/XiqMyZ6jAPJ5F6VXqxTZochaPdMMnyIrY4vB6E6w
ezzLljqBegkXrYh8eG5Eo9Oy8S7Apualu/tDT/Ee0WGvm/xsXMmKX92qqShg6UtIoOdQQGBgKzyM
GQSxhb+HoaMAR/yw9sb2LPzkarfat/uFTzLTuymosXYAwnGerBHkdyB3Y0KP3VG9OZ5yp1uVd6Aq
xNg4wmm6BcJSg0/jNrIIXNF/DBlBY0+2mo4jeU0VlIP8ubYMenNRWAVHP2ma8L94fqFL7pjUB5dm
VLQLZ8EzsfBqNzkzqoCpFikycaGkZp7oXZVhs+Ird31luEY/DguKDAoSO7l7sO9y12ip0ip7Q0O2
txyk2FK0a0BV/WNMPc2LyI/MnfB1FGMLFiDxtI+BWLY4BG/gC3ppf9jRBWanolRDWKg/6CVgm7Pt
p4gHEOGDnYdePLnkISvATd1e17l/9ei3hBCLbc6uMiNVylhsqVHHWJ8+M3Hvkm6ZrMIpHBfuSFyz
yOsyRPz3TwZTMDKalFtdl7i8xDFSPityLEc11vtZ8qJ2M94KymewhLar8y5u6jbfrdHcESKUFVpH
GC41TzJDm1iFt/5+8Q6IfRSG0Nxe7tUGLF7234OE9TvG2xpkzzZvYc+HEsqZzz6LgTO3oBybjJ4n
53XE9Q829BqGpP3xllxzL3SKOWNdqkrhs6Nd0ze/o/EqZhguGKjzzxsBbfIC/6r5FXGPl0Fsrq7A
zB/x2UHSRbDfkRPYIaWAPGFs+FzLDphHqQu+pM/4ZjGCYmOt6NPW6pcYP6bMeuazpATR/mAeNDjL
2Gcsjqmf3IXD1Ccmp5G7M9poEq3tURGnEVJ82KRFT+YGwb+MbVGQcUCJa6johKbd3wwhbFD5TyLf
p+t3QmKpWdXDfGXKDRiv0bjqHLY9jGGAQY8KLKCB1yq54D8cueaKR8A5h/nmswSeQjqNlVvc1O5U
AixJboiHqpY2O86w4OtwQJQV119ha5aPrHzucxWA2+QJnREnbQo1kiVjctKsxnOu/sOp4em4SXd5
dNuXn6LVQ9dB1MMsMGURK5nUxDfeNaqezRiGHElnPdpGr/ACYH40uO3q2jxm1QKXwOIcGAM9v50M
o72OgZJcD9TCRyh0QgLSRECpy4DIIXjeV8rmdZzxqXUxp11eDttb7FuaFG2NPr9Roz1z8KECqhKO
Hde7yVoefIbgzG/OBLQXRNMBcA7XsUtl7bMR4X0enQ292ALr0YMwAQ2xNPTuEMWL/DcZdVtF8TPO
j1abvFyuY7sqlUALoa/ggOs3irFzkdmGiEJsFeY1E0p4emq/AUmc6PpoyWt5UTzznanyAdiBGkU7
o7WS4jqJEBNGEdV+QfFRjxyHkgr2nMlXyOxaxDuoibMYllhsSAMecSxYFtEAel+wJWcHIGl9bnhc
GPlsrAhJcfE3DeMNI1l+JJvSZgIoywb6ZUGIKe87Xq4lxP0/JeCLVosoFHhNJgkZBf4q3R6H/hPH
mudkLC/mXC6CAwhl+Pu87VPbZA5lQZ3QMbbPWbzyVbFv6zylU3UDD7XfJ3H88M8AXASxeXkgN8az
vaiXZMltmv+k7mXlRu1wY4/MMSmK+gD/hffphNRRgLQ4qLtsL2RVXjLteWGAhp5CSxor+VwFiqq4
LnKDUOOyTx3SZfAH44mgRc1wn7UmgiDInolE+iaz3S5EMRYlDu3I7BtJLISaMSjreVVT8hYfZVuQ
9Z3MgAyrlCotEGs8g6elTtXnDokUNq50n0oJZZoJzI70K2OjjRufHLQ0+5f+dGUNQEoxLldxJtO/
rm1UX6RvFXyuyWh6KhwDSbLxlvkD+1NwHvyhHHcTrLkNw9hRC7QrZb8E3ZW/whHxwP9wD34UBM5k
RMmF+k1XRTEhJe0LSKQ949y+2G4Bk4IBQkGvXrvua9mbsoxtGQdu4CVk5UKKd/Ygfo9aWLQnhx0c
J0vGVavTNuiVnkt4hzBE/iUZy9bAgzdvPFPXg0QaZHPhPyqBxX77MVmwzLh0rg0IcPzvZJlfFb+m
u43GsdtMAzhc7/MUM+2yNBvtHIINm12HN587E0cy/wUI7yOLW3AMHmBpo7t3kN9FUDVn0oz2H4zx
j5Y0RPfZzX1uOgKgVfIzMmMZm09cE4eA33WKFjsDJEmnRNW5Oyeu5iZiNd8XWmjVtpNBrNgs6/B5
E/ghGd74vQZjeUA5jLIqEsou+9AdLeBM2PH2aiOTUTBlreKWlyD6qzjrHpgv8UAeJoH629yRkjhz
bap+VioWIEdI9oBNQx0ZjfevUm72IthSscew7vxEfhAebBWHD/pD2Vr8u6QO2bcsk18k9jIqqmcv
0ie4H0esAwbzXDxcYhH3EBOuv1k5oq16rQC0W1u9o3C4XYMjfQwCg7aHIJXIzWQP2J/ZChqS462X
SGh4s7tf4KLPFyWrxEMep2dPuCYixi68HUgR8kbqCkm8mfdropJn18w5D3+sD8r8bcAE3HzyJHee
FQ0hTEK1/F//h30QBzZRpK3OMWsOHY+AcskBL0BYqEo1bMBPEKYQubDOU/Zlfz1XEvwvI9u1HXJ2
VZk0i6mvlk2H1p3o5Wg1npkSZTvO/+5GWDT0SsKYD0qvPXX+dmfYbmcxfDdPF0PS88g4x6wcWHk0
F6EdYw4A6AzW6BgqsAv2pgbcx4dfNkDsnarYwsExbpKvluqzRuM4oc4pGURK10XA6ilxxJbhRZtQ
eySVOFqEo3Fr4po6ELeLauw2Ifz/igs7NYqMTC2XofkhVvwKBfESDKtGujqn/8okagfM54Vg/Rqb
AZsTbtQZfl+8FEk16dAjTr8RQ0w6cAK9cDkS7cAxTrv3xbIDoTrTIHPPdLfDafJCGtaWzn/SisWQ
GFVPSgC1pBWXcVpMVvY8VYGvF/M3nxWAjJIl8BFBljjI6TWNHzqulhHNFHefxsBWdEkI1bOBpwQ0
g8X20UoUocb+oDFulkgduEw1UfNM31uw+w4mnMQMVU3M6NzE9AfyVHVqjse9RMY9QUGCZLsI8tbk
PS++wEREoAFgQcxGq007Y8SutE3aTzuyFhVe2SKvMZvi4vvj7FUn1fz+KBzyjzBd0kX13b3WI7Gn
cQeWj7VGfruLxqkicB8r/GQTpSXHIauH1LqYY3FJzeckXF1mEU7GO1jm43x/NuQxnOp/TXD887Vv
gnhOSNOEV+DK2atWLozCQXfPAfwTf+Ydi2PU0f87Y1pOIiAkOle47jaNzm/+2tWOQzyK93hLud/X
rla52Cofqdmk1Ls3hn10VEA3QzgJwqVdDdZ9xQG1S6Oh1HVq8W6ymmo4KYJOlZ35Gl5eu9Ljlokn
kzCk+qmAaMxujN74D7nVK6uittAcv6ePcWaJKXrn0NTt0Dfsg9GAVIjFM1KFDQADCKYftQiqhJuu
9Ez8UgD7G6uSNPP/v+BBT3tBRqp5R1x9nPcE9U34vSnoRvjNWmJ83XIG5S+Se8aThDhqEeYr5ABn
/mM8TxiCIpN8SGs8y+STmk2hdfUQl3meO0L+am37P3tK4qXrfbYHAtCNzg3b7A3EDohA2Ji0K8ZQ
jZIfIIBK69tT/r+KAZFYFvAIoY1nSeypQGizMcZISl3BHP1ggXyw5cHuI67+14XRM9dcWP8O+7ha
dGmnQumvz8/S+GwWDgQZZvGqnd7iMF2+eJ5F3ZZ1ybsQ8niGNU1W/oJogPteisrApXnTEEnG2MSr
iQbgw6DClQqGubIxizZ8bqjLcL09M9h0BOcH7jEYjwzD6E99CusOtA3xACb4+3DFldzcc15mHlng
Zm2z52PBZE52TuQm8LEC/2OW049WhBN3nT+wQ3FZPQJw698iLQjEhnNFF7AnPF77E4p0+AAUaKzG
igabeBSyho06u+rlmn+ibNTq/6ZAX5DY54xXtiFJ9exemTSCHa0eFB5F/tkhZJUCNcKcFKYhKuPN
+yBtVusplEmIWKs+weBINnToSD0ZceFF01IgdKFIqTi8ce7K7AgLg5te/sxGyLfrGQCYBCMzNhjt
wgxxd+FN1YzMjgO+ec4hjrEld2szoKEjAyQhk9uyj2lip/ARjReBWo04YfV+AkezYElcf/GmtZrf
SWa7bczFpwklH48HXA1bvWFIA8YRtREV5RaX/cmKleuMmiyPoJABTfP/354xn6gVNvNB2EjBMaMk
g9AlKciqidBpWWrpcHOqljY4lHd3UV4TwVsxyeGDT7InL2e3FoyqqknPr3kbd8ZVEGEw2/q94pPk
OkyIrwMNC/hwLECOu6vdg+mWkqoKah1Z+tGPTPjes7jMis8gQtusSXsbX4JA3ffd/qYM35XImOzL
zMciyNbLJ3LsU2onTTYXTz7DfAAJq9otGKvcxN3VRW42wsCOKFIvacrgC09WhlBC2FWJE9U5u+bF
GqF0ItD3QaMO/SQswGJc/nzwkcywuUFnVDQo/I83zIyMWF6RePr196QM7eWLtZdsSDmyD3UPKuc+
LNnbpdyK94dACXbLGBWuTHp3RLteS9WUP9p0vtFKN3NdTmW2JTn4Qmohq7h6z+P619k97eB8Mykv
tJ2RlNFRggrEpA4QLg0Qqw5AcYCIthKBngrI7a7u70VWt+azHdjGTdEow6mqHAO20Gd9PVdFRP8x
OAECSis3D5FzFrDvjHeQrblCs7n9XnOWpRmjnsaQAU0MnCk5S+fsvua1P2Cli3GzATrUXTsVzTbq
rgdf1sAOSGotb47kQCH4pOYvH7EaRK0cdpJbKmbP/cwpGWUug0hQ/zUqwU+6GsvDCvwHQrj0lzH4
nJV1scYwO830I7xTTKKBdeKrSLDDiohHhDwiIQQEcHfdnQD3oV4hauYnyZIgAF6ajJY73KYXbRwj
rgOVJuM5k7j352pVz4NljXMUJL6l8SjYOzfGOC8dswytr6bouOHAJI4wAkgMzbiBMDexGXu42woz
ZEc1DyWtBxtNEvbzm+RE6OsRAcyNxEqXFEMyTvPThnbT6jPWpt+aJf3QZvzcZOzSVO2gpgsU1GKH
Qty15MlHt+6ILdMSgmD1K0bBNJ7BDEYnxBG+SZESRl1na7h1XKWZME2uEi7B1Kw9/0+E09xzASkf
WwG9117YjfBemcB6ZmmAivef3vs3vbF3DJjOnmJtu/6wds9lRTQXSog9J/sucQPE/eNdczBftniE
aq5OLoJYEJWpWupE8dh2CCpriyXynXore69Ki9SqRNHNs/+rCNoApa3CvkQ4glNrB0VvYBmkOfzl
bVC0TH2U5BStcT7OPsJevOCw5MllZayht2KauwjaPTang29x28V5JNYn5yras1g2FKvn0R9mt8D6
l/jX95Sn0XeoFopG/jZYKAV7Ql6yzZgJ+2rJbENkYUbXc3OKnPJcNd0mS86XB3aUB9OOmIEig/2Q
C8pl3NH58hpjXGX9y3g9F6y82UZWWBcDO7RsqaOp4d2UubSayjFCLx7lmx0aqe6ggPZ2wmEHLpc2
6/zuajz9fEJ89FPT7oyzDw5wE0ZpQBaTJGB1yCJV3TrDI73Esqk5V1/4V++sMGCq9cJcPhNm+rEo
IZMrTPDtE9T3YNdXo+tdloGi8SvgWn5ep3BflepLRxIqEke/z3rjP//fJBY1U5NmLA5V3hdv2VuZ
mo8skGUt3AVXtyF5r65M8DFnDYOj6St64nObl2nYbp4ESzbRhtZ8zMi5Q8hGwiHB5mE01jVk3sss
rEvREMnLSaZKIWlvTdlV+PPCllFEtRT/VSNJXK8oUj8OmdhlChCmtvocbN/ZwUDGsk0BcniC8Bnp
9+NoXcuaadeUViTPPTvTI8OWgOlZ5ku3aNu1T6jahxPJ7YRsR6ymz9TS3GMhq6X6erF9ZpQ1FjO7
rkRWhkbtzH12yNEcRjHhF9ZTy3p+YjFnrrd0BDtBGGnbfP9xkTITC24oCOMzZ+Pz+O6o1yk36ht3
wvny6mv0vbb1Gi5qTeNpkenENpPmU1b1s8GSpoyqdJL7AWBVNLCUJsAp3b/kheO8KxOEPaXzeNiD
wkBsNnnYONqHJCCTox1w1QQS2HxMS3DCT1BBneLKcykvZg7xwCMhyzHXRKwCZa0rYlNJyvVR2Uk4
ka0EgzeBjSxlDlaQ14/ieQJnXjb0ZvC1JWb1eXiUhN2znzVFc/BJT3aopmXqFQd4f5dJhifRc9b4
uH3+Xh8YMBgwXOwB3tI1hkakAlNte07FFeegZLkA84Ku1nKt0r0ZmsL2mdNQaVU3pIponavLyzl8
XTOAbUumINCi1q3iZsMWMqSNiVLFgSrMDYxUOosq0WnXxWYbcW6NSSuVK3QrZ7PJw9piBap+5qNU
n0QipUdtRnLdZwBvpmtNvZPIzwjn5QgqGQI+GLLV/IOTrq9UNrDLEDHZH61T7Aw0I4VJ8q+GvLyM
i1J12ITV/3Yy0oRT2hwO/uDCbVQFPf2DFqvbWQmg9gqe6uRvZm5YsInIjLG8NiqDjZyPtNz5OkFy
Tu598MXRdhpBdUuJe5hCSMCauuFuaMxPSrY7XYVVTX6lHp48G3SiDFRZ0KpEzSsUkxOa4nHLXMEa
XR78hxiEAp14R0Rzsrb02HZgj0Sl2NboDwFAsDow11jnCmTVbRo37dVCnkz0GxAOsVD1rhqLCphV
GtD3XIqyutu3GCGxwutSwVr3p8Q4zDMAhwRBG9pDF0qWAwq9mCfSjaLfvHOdWaikO8w6fVQS4AYV
7FHxXEWcEnO5qNw+WU9h8vOqP2ElZKXWSKXeECKOmp6qSIqUCoRm+jvuQtNCiELmS8JLYneP0Qob
hRhoNk6r35f/9RxP5IpqJv3GGrrOXR0o+R9aUgKDVSU8Z15ogdnNFcDxRwLabjLNFbm5trJb3uFg
hDMovv4JQ367j7DptR0GiPc6210StkKdEB+NninJa16VtbsapfAO4lF7fcaPVG6JgUfrlhgQtN+u
FKnyGI9YVaQFogKISYTst1xqWyahxEqir2CsyiFvrpqP+uvdgWpMon6uw8dVau2C04ePXrAjKLwD
B6xLEp9QDoULUFuDAEpB2KpiDHp1zZB2LonMIF0I2x3XU/TyJksUN5JVLIogG9rFYvoCymKLNJNm
GpqGrqAT3rfhhwmZHc7lMGfv4zCG8/xl2MpjD5df6YvLv16Kd9dmtlQP6c9h6lkrojEu+fLLSoei
WnveERX081RqSVunsEXKp3DyFKONXKukoDmmLSiks11BU43kmG55Gc9dDbPvzds/B6f4XfRn02FG
ps/NasY9BHU4ac/GvRU6mdRqlZIjmfdbutkrnNW6J44c+0GN1JBAuHPGDRb7R+t1J9okBiRNbQor
LOgexgsVa001jQKHoUPhwwRLe58TpRc9KOWeFLvgbNwxYGeqADjzBST9GFV74SmRICvRFC4rXzYe
v72VW3k1WxG30dk8xEZEhr4H1qsImydBXZTP/x7+CE+M73yGXaMPmrSBDIaHdMlCZTEyoIUKp7+f
iJPYOn8eh5w0uCLnj2xa34mcb/RGGImycTSI0s3XTARhuwVK55Yq9gHqLK+VL7YY0APk9o6wGcXS
yYOygpOBJUdERsQijF6P+ORckirE8/KiHKg0Kn44OuOGk0kyO/ZtaMQSw+rDff17l1uXOvWUVU4j
DdvP81xzNH11tT7QE1kNEdw1FDU7XB+BpU+qm68Uc/EI8y4zo+N8Jl8M9+HAjVT7tW0fJxurAP1Z
GCZ+NY9I+dSpqiaX3Ie9JrfV0KD0YrRueVaNXicfqP9Sbjh3DIRMuJL4L6M+bh3/rhMlrX1cvlGa
hpEePa6oHLFHUy/BkapWbcGpjtuJZ811xhAmwqoYUfXjOvsUntwyAblpdHbQErX8kJFfCWHsfOQ8
xhAlF8jOYbNcs2zcde0zzSUJvlzUBoOUD8f2gTqkaSIl4UKk3mhb8ySD+RI3SJ9xcf3eDodxHJ4O
W7ugJD8gJWnUaiTWcXLQp09U2tBkdhoawt+CWRT4fXBfMVMw+aiGTRY3O9759gqNvVRN8UfIIMHX
31P4pREKgxfeRXHSqKIf/PD0CNZgCbOOvAaK7a+LNx+HYwN8R88ss0uR0KlYjXZ/XppYgLwJ00cI
tNh2efTZ1+BVwcZuJx8648heI5Ksd00RSbYPd9gEBB2KR0ykXS5LOac3DiJsyryd2ahZwKsMTaLE
n3fMCD5keyg/kCGOhT6TbzsdKx33iPwRktbso6oKFtHByYa8fEI4SSpFU4Zn44pXy2Bf48DqMbUl
w0he7mdvicx3IR0LZw6qYTFtjxB7XYu0AXQjk5lXfMBZ4o/dD6eNAMTOIGvxOmATHGUiqUeL1dh8
2CMxjef/ULf2ebuVLXZHC6T0E+9g9F9eMnjGpRQUOBm1MrJcYDZSrpHHfhvXhicr5yYt9GfbmsAf
oQQ8szjRD0FsxfggbEv57AJB1+u95OGowtHkrBV5H4CFBgbqzhTEiewqaGHozRboqbMY2eRUjT2g
5AJ+afxrrfkQ89dwO/POWm2qGHDlgUFuDuC5ewBzFK7nc7zZDa4K9x11Iuei/QL3ek8lKus++vKV
dKAVImZG0NdUbc1a7rUPhMdwz9xN5CemMs6wFto3Fee8JylAIFP4fVg3TFG2oo5BVc5EH7ZNJmyC
lFS1Q1XaV6yA7EIYiMUva5//veD834C/1/WuqcpAwl6bWtMC0tyjODdy0eSLrfAIzNvbd7PyXOcs
05TDUJ4LXCo9Zo7CKMT/xpazVPf9zB7j4fkHrlfa1M43FXihg5xJZ51H8rvUzcFMhCxzGYLVyCDW
yghud4x/YyTPj8sj9+TBP4rvP2jXyowxQ5QBPZ9roGB7oZryJyz7t0zwtIbou68Hd8aPUo+TctnL
bBqR0IAZEFOuOBC+hPeLmpvNJvMSjeuSKf8KWfEmctN4Kl8PRhvXR9dWovaN4cWdHGxsj3l/mhN1
xSQQIb5HFaUGqNm6cXzQ/kHMxkwxci98x7HLzO8tGFwDOcA/4P15C1GCsgyPghZCe/We7Fz+8qe2
4B1MwjEp3SW9hrInlS3ravzfxBzn94uK8wFeJ6FFiFakmrz9t/Qn8mZOt819bKRv7Z5PrfGP3JoB
I9ztMlODmxg4ivHW5xo/F3TyrXhC9RoLujvl6AVaiDEP81DSr/ou8BwfakhLPP3NKigObb6EnuO6
612ucUvSG/F/aRcsHs2cW53hwCBAaiMX4PLik78zSE/6dR3AbUXswROO7SJprC1Qk5EdxlFcyLJ9
LRvsODqVU0Z7mEsV215THkZ099Vjbx8MEhE31+0of+FB6k8w5YUfZ9tfdziHjt/BFm5ajvyR2yHc
gS6UqKUrdxPiY7CBCjgGX7Bx5cajnvzPfF9agrbtsZwNlGCZ8DOFWChaf0nCXBVzwBc6xKvx6Dy0
jMutAkCwjjufFq4dF0SF9kH1FZ78gMU+y2HuhLSGAh+wZxdp3ALeRnEImZvNIz6WmKJj2ycE4MYI
gAtgV0cJlxls88P2xfFgJ16BAefGNq9ca6zLHEd52KOMw3O9uh4nmRRf5970EDx5Z0HEdjaXoJPS
BhRG47NKyIiquPf0eQoy25pSilHvuF6ldwi883m4eECf+HyFlu+U3HAGbZf8uSTSCPgSea9zTPQ2
Wpte00K5P1w0dW3Jnkvij7J2sxcVUWNn/f9GQDrLjfp+tQE8ioGAnsiwPEKPA957byTlJm9vJnqN
nCbPNwJw+MauU9784VUg/RNumX3gde7aRyssxkJH/gSP7aDInCwxHTP1kur1qcW73FLJv48QY3Iu
d06DMOySWtTkpz3rVtTx3ELLMip3TmvnGu9Rgaf4zZ6fOueKS0jWoLRC+c57E/LJUtjHhy7O3ZcE
FQpX8Kzv4P+RXH7jEX4KQ32pWHJzXNk+pp1vf2Mm+SLAi8/RReBDqKd7/IOk2Kd7Xq6bY7oCqVnP
7FjbZiM9ElekUfLzyI8+3lBplhBgk4/LUEp1J5AJJK03PzaFbzqOXttbu5SGzxp6F3RWk8MMFsVG
/X1Dhd4WPflpBnltjLdN0jEB0xWHW88kAOX71OE2/wyxCPmZwEg+uu9pD/EZNxou8QEdQ5rtVHTB
yUPUnxw6LzjG3Cbxc3sg/eKXUDtw5F2K8iesBZaHvbXvJJZAEoZSD8Dc2/L4YdPkiedTLMxdl2xP
6QljuN2GBqRp+4cPZPZT9JUsZkJV+UTlx8ETGfqlHYPXtWrK0m//wDdlO1sA5A092W5L6dPnNZm3
pvfOn97pWlkKg8bA/y0mhI82UcxYaguXMKmq0g7Zu4/N5tCf5zrH7dhc4ru4Twv0u/BfROio0Mab
BjvUZBIv0h/vLolK2vCZeMZ34HEzPaEgKM5MP5zV0VZQplYgLkCM5v7v53yCQ17sJpjbThOdxPc5
Cr98njUlch6VIboNh24pU2KzFVBMNAbbRXyGp6Hh1weHmOdnz0cHMYnQjWeKa9nGi7HwA/WcHeYg
iDlTjX8/JX3f7NgQUl743fdfoI96jbWJl4JwUs0t9qmRxUJvHewIKOPQVzPOgXXCPbGsmusZ4XXn
IQABxyMWq2oP8NWZm2wRcXeKweDfUlcJTezFy5PY3IstcIp/Q5eMbcxObVlEVX9vadABD7RfxT1d
Ukt7QUL9RPCDjHkc2P1Q2o2SJfFVSwx+qHdLJ1v7SvFQIMp/rAjC6H2dhbo5M9+UXZm+3PBaN2Zz
h7tnD+XQg9Y3x9m0WJUES8i4LJcJKuNkKadTi3r7yj7mtrnsQITU2ppzwa+IDAQFUtmtiwOBQWlY
/+m221fjFHShX8g6MxIURVw1vD5nPyXMU9qf4l6X1gwey6HoiYo98vaD3ST2Ldjj6jrQrLQ8vN9j
Xr+QtK3lUXy7df9tOxa5VhgJslMa65AQ3RPwm9zPot8WJVZae565TL8lkma/MNjrxi2yP65Sbpgm
0Xy04nq2ffUTyFhMztVLMDOEtX8vY7hpwqmm1YSXPB3c/rUhtrbnU86fHmWujoaRWyXHasWnD1qa
mHMPmF7CwchTFqxsmmqwITngcw5RhD0nv57osaIx0jY4jzWqXGeBXTm6Cofshb0IS1y4kPheIRJM
zFxpt0nbhdcUvEWuhrzlZpWrvrQ97Jlhhwpyw5mKKeSy3inUiSJJ4EIKuGdbZoFbEKJ5dGOpH6UX
Q4NsAnXzDH45HA/1tViMrGc5Z1PTOMtH1tAZIglm+41u9P39FsKXqDkYS0cW9xcMcLaO1EB+6b5K
7R9Qz0hq0vKsS8rDy76y9bosVd8KfkX1VQIt4DMhu2G0Du/8Mc0s+9ElFb8QgXSap9r7wzl3BGFM
OnM0co1PFDDc30zq5L1MBFPsOxmvJ81NCm9oOs0s/+oVWEPMPOfMD8Qv5dQ1kTrvJMGQB7oTGfkJ
LtskMfEOOIDc6SuXhQsDI8/uHB62DwBDb/gMB2qGX9iQxGyNBgRT1driYQOfVn5ZP8nmolBqWRfl
pj2Gzzt4h6KlbJu+jkROgB5wNHRgQk4D/vbjDZPU5Ap38RtRuD8SNAXZkuirTvdc/euGzz9RzA2V
43i+NURYhCcSFfzpSwRdVT1QtWQWCnvp1SK8y9hnhl2M5y+Nb9s/ACyRjlvzHiSQOdUIgmv6gpCe
gCzEV7g2B+VbjW9cayWOod6DMrDkadO9Duho3wlR8jM9BMjtey+/l2X4PklxsqFfimBzSbIwE36K
XJyv3Zui1kFUC8DLxO3uP2eA/DlaPHlsUqdrVP7ziLoBi7WeaHBW7NB2ZH0IidsmQV5z3KfdfTzc
13ZglsxgUevtmhlXoFwrp9bNwjOfqluWYWck9IyJ5TI90AB/tP8mD6yDpOHnsffSrsxAKitBQsJw
e4ye7STkIcqO38JOHOKVecZ6i4eYpr4Wu0lz8rnY66EqMWPnQdtGmaSEgC1kUXrrqIFCigCR1gCP
T0qMOaS1al3AdDBsF/i+CSF4Fk9/qnm2zL0PR++fDdRy36GmSTrxqdwNowemdnt4GHA5U/Q6QxpS
ZajRcFFELfXS39+dFhgGesHDupZ1jaM8w90AjXJnbTpJrpz48fFG1Q2CtJIVhpYQZd7N0cir5Czg
vFHjxHDy2QjGJqnjQQfpeo3kO+qCx6CFEuMBFrgH4ZCYQ7Sg1rjKTd8JkfBm8OG64BQ6+uvcsfsb
dpLAd7RqdxKTqWIuHNaKvw9CRweQdu33knVlgYoOv0Uc61w4VaUIM7af4Y1SG6ORWWGvvJzIPJrF
pVF+6HEPUwQzWe1Vbj5SklhMqNjIB0BT+ZrLtAZLC7ybbYjoK5YXiWsakWVmQXCLZs5UJlzOtTqO
W1JLniap1KDc5oBahzglizKpVJpcyBGBRlablu/k+9pnLVzEY01x+BTK2H8SMrlIMuu4ogXvGzxT
MIXducUR5EUewsZmMOWDVtaTpwYVFOqEtTiKDBPB7DtyXrE9NAIhtY+CG/4845DAanvAfz6NUMC0
CaVN82QOUDfJpwyGVkwXFcttEr99gT+T2Ka2W66Acw2jMbFMNYSjv0UsZra3+nZO0ZJnwNyLf3L2
bc1AgYYVH3W843gnYfNkgWBM/X0Mn4qRcsVYNmtsY2eNmwG+2GZq1HC0H4cgMqG/LRWN9S7xy4dZ
J3CU6ScN4obaDZw1Hx2LiZY0ykApcmcDQX5h7pr2SlgO4lJmQIohtbODUehTKRsNPznU9OEQqd8o
MYk9DcCOhL4I+oa9WLZvzD9xawuZ/SqNlRhS0g5z0bG3O6HYcG+nzhfomsL1VqZoV/C1uR1IPDm/
xSU48AgOcOMOmvLvghUs4NmPSEJ5h8fUU3NbwSFLDGexxIOV8aVMhmbJTzkv+wTsJaxQL18x3RRw
yQXd7EiLzm644VcM6ffdj+FZWfLTCYnWOgq/hrgl6nBpYZlNHplwOYKNRlxwtCsh84iXUhLKpFIt
acLNsrl6CnVaGdoTksaJgQUwFI1Dg/+4dKX4phXDBIqhfjJsqrF6Syp9asoM0QAyF4s8RFDIpD6M
1y0PErlxxDJqhSi/s6qMNkwuPllRxc/lqfbz6jFd2GJI8QADc62qNhWKC173S4ruI7Xsu+b+omlM
ObBSKILTsEjZYf06TKnY6uXSaN8ZXIbuvTaxouGNcHF2bE+fGbcheVNwwMVbCo3NvnXL0lntCgdW
C5CUx78OOT42K8HN2ZGV7EYK8iJAtIWE/lgmWhOhnyzYN8HPdX30MRws7dYficW1WYBt6ruIvhyF
EFIsPREDPbcs+XENjSMvzix5tzF7Ra2fIbHogHbSHhAFKSNoGLhfhWJrrhSPdru3gSVejB39hH/g
5UCODV3TCwTAB/aT/PZYZCT4Rx/VqruWwxfY5+dYGStyY3wrpOr0J4Dz6whvkJqcHoMl3zOpROAT
Vs89km/L2YcHPWMOYcTcxWJB+LRYNzYDPjBlVXndSoeMt32jNng+eF0HpH4cuIYurw/Mhd7AUZEP
CeZlBSWpnFbwVc4hbSwJGTiqE/Z9c1TzejMMdzVdHyNbRepl1VV8SBY7hBerCwFteDY7A9W1FjsC
NUzWmraMzY7xbMI1PbNC801iOC1zc8BBBLEJKHjuJL+gOGRJNt+epxxAz9HlO8uqlZQzSUiMy+ma
6YLog87yKwVWxz24Z5uhH8Fjl6yAAzgRWUhgDCrBsgS7jX2FZtpyYxVpiWDzlOS2B/MbSjtqmmjT
G+RoYn4kBmOxrVr2DJo5oYEhX5cwTA7Z0qbQZ4nT082s3bCT2AOyDrMa7adT4vfDn2aJ8TRRY0/l
78uyRBdn04VHRS6reRnrbrTNSzyvdk9Y9+fb7LcE7pr0YG9AqtuG/VUls5kskpTjXF5aoDbkVifA
TRlvWoI1z2RdqtG8ZuMROrfQruQw2HyMGLd/nngsXgzodyEJ99rh6jOGNT2KrRgocgjF5JNx4nx+
cEA8m1hJFMb5oIVJDmBMMdPsd9RuK7oLSk+SCncDsKJhnkwJMB7oEq5+W8C5g22c1tebGwFbIp3L
r+oxkYxrwM50v18o+FtfbZZdFYG5hjUSr8Sbybsv+sP3vsdA4IiPB8cN+AMuIaX13EX/t8AfThlH
Sazq1R3QrvM2ehiwUuD8NzfU1wWQ9LHkibY/ncA3OqkbLURtq8pMdLVlNNznYz9espdZViBOkHCL
qznhxVE1psz5vYkhaeZPQUcBtd3FJ6YbvaMxsdbUcLH7PbuPPaXTWbS1Bx5Qj2c8HhCgs+Uqz+sF
BCpfLVQoI7k6nGdIAQU82VHCkBnwNbLeqkIla5eM+7w0HTzgP4MlR1ifFcXDaeAm9J1KBN7pN8be
rzdYH2k8O4Ik/RveP+Et5U5Cz471vUEC2fFNpLsp+9zxtI+ExDdl5ukAjZKNANE4VkvK/WsBgWBb
rZsclMUAeJJI9/IRM8m8wyvBY1Kru4H59xD1lVQatkxjQE1x9/tTniuR9VLfX/+aMwAsanVBoSvH
ADCIIsd026RbDr+zpI6u50csH+akY2lMDzE1+RUzl+XGaLLWUq8WKeoyyH0V8e/IqSw4Ym9l16m6
0WnhfjFy3vj46QY3jZLMek8pmpWnl9FoyGX55D9k1AO/sDMdFG5LSjcjr1R36ujVmlx4DiN/tiNH
DenehZdpD/U6XpTHkdUT1ZtCS9MI+edJDlkzDWcLIkOm1PkjAY3W6dGr6WxaHmYNnow/0hU1ECcR
4OobwERLw9ADFpki1TGNFmD26ATDWwA1EKtDjMVUeO0Dy6W9AF8Nn1OqDDM5qvJlx7EYAMdVg8eJ
X53890tvw2kAJqGqpdaHHmdTtsA/Tg43UiXF28oDlr01RXbamR9J1nBTHM5be98hbCY9K4lkICuJ
Y4x7UVUvwUXeoSzNcUxWRsyXoQG5xvhX4aLQ74xnDfcQEVL8FBWqbHMqIEmFODqJBsAZTiGO2Gvi
4GA66dcGCjDl7btmpKDzDVivcbD50bwNnZXxtyXWDxyAC5SQj+VL/PqE6ZGPx1A8kgtpWe60LwFN
rHjD7Usqrc3owPBv6bSnzti/a+UPX9vs5T2gTMqcmFuNuRi3CGxQiS57iouHiZfjCZnQixR/t427
wODcOstNSdEvMTQKwpyikX6l0RMeDfFstHvyyls2Tudg2RUCLVg7kNqLmjcZVZNUbtCx/E6Vd6uk
N7ZiFJDld2iImPiAUa3/+DJ8YK0R5Z/EKNfsEo73zXzkuuveC8ndVgVgcXG0zFbh8FjecFCc/jJp
4JeHVen/oT8pfdaSHDuDIHrNRK9U8ECdwWrepoX7ihm7mrHw0kkyn5JlnurExs5g5xY3D2Hg7fxA
6rYdI5C/AG9+Gp2MXW3bnH6vcNUiEIAz0fWaFm2CK8/KbEBjqfruUhYgPKOEa2zP5/GUENzxGVnO
QvbJ4TkTWCDFLFiFR4Trrsj03qgrU3U42WPjr7vSr43IZR/2MFXNuXSz9NrlONatRTKsmsYehU3r
mpuX1pGVDHmBpTb55OsoXBSXTPoKdTUxQ7ZxzJkDgCdSkq56XH+SubQPUiFXW/c3S8h7NCiYhwXj
IFyS1KryxN7jMR5fi4Gh5UlChcsdsjfFex7mta8ASKBHSQ0PLbtdrEWld4wRAIdKjD+3I4VgF/tK
VwzzWNfXeFQhg4J0gxcE3Bc5OW0HIvztzynFmw9A98MVYVVUBJul9XqKoU5oZIt9J6Ge6LIwuExD
2Xl+ma3LW5HIKVays5983My/QFjFl3oKU1+Oa0xKk59JrNnt9Fktluok4hk/X+BasCexLf9j/pJj
pw5PD3WKPRb+nSe+YO2C3S8P0V5pA8mLv0ZdulY/d6WN3Ch+LuBPEW+8VPiKO5xRY6iwahKCS4le
/Mt2N6XTNMaCokcLmJdhgbHk+qwRuBUd/uZ3rv95BObb9uolxJzxb0T77NeL8/HePDNOVtvVa4hQ
v14dkOTO1uIXr6Kz8BoKRW89WfHZBu8ryU3PYiWJyXIHYnVH9MyDvvwhb4YgCX839Y41aMwHuNEj
mG8kV/hq/XTcTp5rWxjuUxYvcfTaVUogvxRESoddYQHxk27+pJi1UFwA/Vsmg4bTkZdWJsqu2n/k
P5zz3DyNZPwLwCkRInBg+PM6Ct5NEz8NSq3KuM4lSV9BE2lao2eZhjOlWU/q/n84WWpTK26M4uU3
zP8CNsqoUAoVucJDCvp8p0Q8ncOAp/pixALV/iTn7Kh+uFW35OcUjn4u8sPLWmtK2BwViD9H4C9D
beLt8rlJODT6Q5PcufMSl1L0B8jKjR/59gwFqHqPoV4j6cOKXIakhAuMbKieGxV6l8cilp9Epm9Y
GudIG79A2I+78lf0SnNz3fIPwPTIg4E94N2W20Oi7vqygp8H/Rui4D7NxrbGZ1A/PlkkOm24bhMR
mARO9VtpmgDP7D5ZWXApndD6OSOS0kpYl+8tSjOQktQ2YKWi0z6wX9Q4Nhw7EgxnZXRi75RWMR7p
0aCgr1m5lU4DaCcEY5+4f0Wt52/C5eF4i+VkMHUhrpRf+GjvqYxYV/7lRNIjWYWQe3sPg6UQtWjZ
6JPMlNgJMx2BtFyozOZpz8tNQFtVVn/z4Ipxyb9cKJlbxe7zY+8whtNMxUuTh+pAZDiU5JnnxjO5
p2pJYv3/kpZyVxnEugp01V8gJJSupQpVnTLm02f5dHU8owabO5M12OmD4BfNlCLiCRmfo033DX7L
lL8mjX+mt4q0HN3fccfBOlVFEI0jJzTitLVGa0HD9pV8frXJ/NRO8ST3cbzR/NhR/okiuYFhmpr7
skSJ6OFQkAfyf8d/PB52yXI7VrMXwy07V2pV2Rlol7FEPmaIgSZ1aMLvJku7Q69rnOQU7m2fW0lw
rZXu6aykRcw79q5S+7gs41QiGzC/xRqpHY5L1pKZVsaxBo7/WuHn9PGC6Lshzx343W4aKXlf7oxx
MDjIOs+Jk/LlotHy/St9EGcD55KaP3mFNvJJxJscyW25U7AinZ/2MM+P6OKkO5RJxckQe3GKuXfI
nc0agRfj4F1+EB9CfW0AQtDfZJrV0x1g6207i5fVfDe1VW4GIosBhgeXek7ohLUlgaQ5f7Jd9wzl
MnGz6BEg2G6SB+6gnuTIUJuWSrFHZJ/dYfJCCta+ifVmbpY30hT8nHKHD1bX+Tba8Tar7BTupEsL
WAmX2/LZUA1+htPUchD81t0p0DOGGI4gEkgpfORaSjAzI67R9iAhUhCfA+uxtFu4Dsb54IdE8gfu
mFPYZhPTgHa67ogu9ccS6jbHv2YwYeML/cVGcbr2CoJ9TGZp5jFDPWLCrWoZBLpUXsyCFJ3/Rsan
u75VvFiso18B9A2xk2WspF09v1YrWjupAKIYuuqva8cAFy06Pk5unPeM+wq0+1nZyb26baFUIt94
2vFQJt9Dwe3vhFBxGMie7IrSWiNoIpXiwc6sIgDQAHfM95mbIKTXhhXL9YwPl8KqCAuNKHBQ1JZb
7isDjFqh34IDoZlottOHXX8Ba6PnK7PFf8OStaiRn0luN0CbEfS8O0nYV0KocuqSfiszTb8Ies7V
ZFLXJBGSetn2lO/pAEJOxAieiEk5RFA18PuMpvWn6Ze0GDEA14xFzWsptD6WtBhPwL0r3VmxSVOK
1mYDmCKComWaWlKAnA2RJqBFvxdfUPzDpXU+vQk59QS3zfwBgjtB6GaBHLIi3HJrKW69nMuFvh+r
eBa9tEiwwFnVr6GMKtur5aul7F6hpWFPPw5xNA6rkhZvL67DbcdSUKuUdwiUuhCDHn5VjCflkn+u
U47zCXGC/Mt6KAHQuNPwk6gFSntf39B7dxnQ8/kHVjTzFHRyj0mzl0F+Y02Ghs+faqjiuQvVh9Nk
bgz+qiYfVgDBLPjJy4jdtVkkGK/EGwgE5WMIf8g9XhV59DUpVMNfDReFKPT0DtCo2BRzFogzfpuz
udgYFDJFgt4vlTWG/S3sX9VL+qq2Q50w73lSb1+/KdviXqPpB5O5RdhrDJhIqAKY/Aqta1WHJ1of
uKcvJquBqSQs7dtUSC/0a9PdUXO5earnYEVzF43RHo4d2umhWjGc/cyjDvueTmO3aNBJYah/aJh3
nvwpW+B8EVzT0/AtXr1gbZMnnQDd2FaRZmAARpcQMAEC7O9Aw8VDVGfQw8oTAxKcn6/jwydTtlhz
kH4so5u00tf699nQXBXfh/2BCseWaDsXzdJHWIBoxoqLSUmaLeis9pV0k8tPwHneTcqfQybxYjuf
jqiveh+FCaYVacRHlRppW5BctwQg0HLYFNTaWnxwpaqHqJTrDsiEJGmB98E+gAUStT690Pva3orU
kkohJstvHNUsMxqbJg6VGr04V2Jb+3l4osBpokV7BRKMgvhMdap4/eWaJ5c9rA09d7enhRY/Xi43
N2R4owVou5NyHdLlPFZyNfGhoDnLhSFTpxRKyKicd1s4n+SCoNjePQQzMlkrDtNeB/ap6DfObwto
+L3qeKtmVaK+CDduwJt23IrAsCUGYatjPo4ykKQTugkgLsw9+s2P22q1440sr5oAnPFLdQrJ0E0L
R6EfIxwpcCIVniVu6UN844ShIuIZY+65weAsQ+vfAtcwqeehhwTK4hECIyZ8zmra+ESEePFiuguX
01wqBOLz3fGJCYK/R+//jHBYeDJUPDC4K8f1EnWVBCOPpuiu6TcgEwZPPlrPNoi8TEeW514iLfX2
E3sECGCciG+1q7+5SuPUTzrrdHGPrYI+aHCkJnGr8Xcoz/aOLbpesmt84eDXJxWaGzsdee+dQgDn
dacw8elTxpwgHDiSxRwXIqDg8OhTh7mdx0Q9BH91X+cNaw0LvQkaovZ4/xYeAEqL+PHI2jI5Ruql
kripf8lVJlARaSkhtn0PEcU7nfZOsnT/4TnH3o8PQ9WLzQGg5dky2an88haiPKpKWNit8pa1MdDK
Ig73u/lYNToUTd1qpqwiVQXrC8oQPT/Tf5Mow7TWyikLhyFzOQ6AAQvrfhY+Q+nfUmmstUUO5Gtw
tRnNTWrqVjc+BGPjqbuc9cISpVNcEHdz55xLYm5M52+7hjg+KQhCT+/lPErb19p7U+ptO1SaQJpj
dTp0x3GQhWi8YjrJqQyUUdowMlVVExyK5BRTidF8SbiS3rGUXkKVIUrOEay8b74oraLNANgntb9a
eSWyvcbN5fLLp/KaFpTntHIBbNYK+8Ht/rAQwsdW/YS7FwRDkg9ArtCzPSjEDAwTukRnnYFVY4xy
FkypEZ74HuqPIFcqox5XBcHeQR5Il4WUaEG3/NF1xhQC132pKLct4hxttSFn1JwTXmnpScoTi0Zj
HujYPdvWdwQCxPVOPlmhLNfyusydpeiMjAxQNmomTW2q5iPKAxuVm4SXgADNXFQ14MFHiX5xr0FN
YTMlQ45WUwAfUi5mHQp6JES/cNF80otNsEpoQhdnPaMtL5p9eBMQWovqhKyI5tKl8m0oo4qC98Et
b7fXxvTNqAps5AnavxaMR8y7zjIYie75jz9L00QbcrstSZHgSHcLZfdr+FV4MIafLQMyQMPXqaJE
rJBrCwXOfgYJXzol8Vlcf9mN4kQuaXHWhI3mKOnQvpTKwFJYmSihzDzSAwln8hlmG4btNGsSgTY7
vPtbfJyQiH+rtdgaWGwIpQzaD6r76tuAex5HxY1yDLieb9PYi2nYbWloqQeebmJbsbmaynF4IrA7
4HZHVsAgZIEO1P/kjIA8NZF4beMMZfn/9LLjWFpZEToUylcRcKYLnzUbT8pGH2Z/DXiVchMBRvuL
pk+0yTl9E55JvaVv9VH1XKbE7ovhMdy5I/mk3u9F8vtS94RVDDPLj9Hru9W8+pZ1h/OH3YXVQxsu
ItLu/opSggkvOSlUQFNTtuxirZmpxSzX+maen73ZRyiRA62d9dgJCnXTtC3P7JbDjzTD1Yrg8oh5
Qo7+BqVq2s/G19AsIeZv2Xtg9cWfM3juK0eE9Pct1B2JcZfa2E1o1+49l3N/hyZ1SWsQarE08tdb
J7QCBkiOY0Dzp/2w2dtVs9XSQRDlHg0T2Yw5Jf0xmZZ6SB92/IgvM73OAqOe3A8MX+SpCMtQu40e
+VqH55c6JQWH0zpISYy5HHuAnVDIPHElrWJJijVC0cbYcAUjghJVCVU12nhxgkHlD/Ea7Za9gDID
zu6JKzo08eTGsyLPph0/oW9Q4gAZTJg2FA3qZs9RBijL80uGbPWP9bJ6gFh8Tdkw/IJk8A0Qlcdz
yb7TBfGRw7uZOkBfo0VEGo+3ubtGFMFiB9ewFEGaE19jbuUs2MxNq5FWY0XFyIAE8G84PvQd+jfa
RtV8wfFZdBIWUT7r2kQ/9hTCQsLlA823n+mLVzlr7sjbYq/EWKCR8XttRD6zwMTsoagpnO8gg82l
zbRtsHiqQC0XnNpWcGAaLvbi30JxkCp0hf39IoNoORc6iYkQIFpIeFCGvnUIyX/zEBAk0TTjLs1N
y16zI/3Zsa2vU3imtPTS/+Zh66a3wEMYCPe3vLUzBDDG25x7RqEdLFGX9Bt3cdaibo0P7C5KdWYa
1nZuBlyjTY6XX/syAuQNFz+W2eqQdWKL49+54CX2PaTbWelT6PkSz3OaOce3L17ZGQZuaKTbS2pw
fJuZHpA+KJ4xbZ+HUb0xqL4E+2BM2qRvtth0Dxcy3fzop97rmueUEhSBo70uNIyDsa9xzmjvvKF/
02LU2YTlARPBUeEMU6ruQhg+vTC55QfLCjvflmQD48QSsbP0S9q7DoHoAvhrP+G12kV2mxKjJCAP
ZCs7Sn7Z/C0XqnEHlH/x+tDU3/sg8vO88HfJcj0rpLn1zXm1hbMtZFXC1RRnzgKusjGJBLlh8+FU
I+PA5Wl47XyhLToQ/O2CHGxMipHQfLjAauLcTnr/RJd2nV3Y4xPb8qhK1N/F7ldRcG4alDNALILE
C68l0TQp8aHnPjgzr9RwheFRxaaKhCNcIm3QTzJ944qRrqN+NXO9sVa/ClgGFVftz89YlukQYD4W
uP9Moy58CoeUXz1sBJCcKgT1WwlZfb3dY32OFB8WQQouO+Ip9AsnFpL1WZAT+x723VztQctSitv1
06xxsA7uq3zSicfjZWxlfqikKWQUwn2xHZLRZ3wl99MnJPKs9841HCutkECAJ3DqSI/faPH9r4TJ
9a9MDuj8Kcq7FH3wjWsvJmB8GC+ZPIpXdnpy8v77jgwpD5fPP/ilXencMCY9/KKewv+L2HVmVhXC
6JGXln7bE1uMEHlfJydHwny7hqw9nbWUo9/8tW413wVsRM3zkbMKzu9duX7GrGuMhXccaRxVI8g5
4VAHonmkOow20nT7qpw+NpuEDUotnC3NmW62o917Y78klxcNelm+yFMp/qSGl+bghoFaiQZyrNe9
7feSglpYy1CB+MrHrnq/i6Vbl8HjnYpDPTrkIZtG3VXU3mqO5ve6qY8mdPSv9UhOvZ/rFt9GEkVC
FEXBku84POgEnz6RfeVg1NQlhMzmXztTQzldC7jRap/F7Yz9K3FLw0o8yBOBa1ldFFyQOfCknc09
6k6+KoiA1hT5uIw0DgBo/dIkwmXGos5oL4p4yj2RQIpyyqlGUxGbsQPuRme0k+3JW4FbiT2zPQrj
V9EZ+6xcXh5CNM2byhpmF4xIAmNblgHxuiqZvfvm7M+H53qsPcT1DgAPJ2U7APWRdXaTVQC8aPNI
4Iggkh+H2Y76s3txbmJ3JOs6d7G7pEG3wR0oQE50GLiOzWMMSF0spdaCdcNeyfWMUfMKCxWpc3Ri
F7zC2RhPAVdCFYwlV69BMeTlhEjXl7xRjxho32eJm9CWsd46DPNhz7ZZw6w6jCcgzC1UEqNjC2Nt
sa+R83hBbxyZnnQC5FvDkPMXlEKgUpFbDzaeBWxJBZoH2BFLSBgMhpSOV6RimgsId4u4t6XxeTZZ
YH79W3sIvv/wecD706HmSowcOObtQJOFnfrolN6sz3MmKwrl47MbudLjCbcjzPyaNo2YRogCxcke
E9lb00+pPAFFnj1FqOo+0hCvg0Kpzv7hzKszx72em7Sygm2TwBfdeQql1kH9xFNQICXcImz075f+
uHj1z4tSZg0xWuE8WGD0Uemipn4S8/VbdychK5Oyhik44R35Hg5AxtFCiUeX7+hqF+xt2vfwvE4n
QpQPW0BYQiR4dCiqdGNlAPoVpnHF/NJXptOVwznonB9/fb+kB4fYAxSIOQeRDYhTn74mpSeh3Yim
Kfrs43kLKj8dyUexTOhvuIjuQtW8kqr/y3zCqcOGE3C/j8GnyyAEO5GtBlFkogQRziTwzeVOZ0d9
+b3C4DcXkXUSZDSYUE/SHP4eBLLAwzchNkNb5T/zgm+fP6KW/RhOBB4lAnZOkeR6L8lXxGXAg7om
9zAjQSHSCwdc3jnRZi1jdcbxNIHiebFberVXjq4c6HPU5rdVSFQBIRwho8Crejk/u86fU4mvZElS
b+GhwrUdl5T0cSXfPd9DVhwiX5Ynmaw0KYrF4CdFRxigeAnMDspkElHJqWPf+3c8QZaHVapNhJ3F
K40f9oBLAcUKK5xVAIAbpyTiNMHuMgBZ/gYzU3rGW/Uuw6elb63vTky7bLak0RAUalyGsQCbq/tn
Gtz4r/mhiudyC3sPLQ01KRP7OCz4IWa5t4s0JrqwETuZiYpMRCDPoc63JaITcQihXneRgCZh3jV5
QpEdMfeFpKiJeVGU7t7aFamre3poL/5ugz92tf35+yMHRzhbOOJam4uuipwQABUveGAMWfA+GxYc
ojJREc1/rRkbRFoL0AYWYcTmxLCQAXHn62RiuS8+1ZMhmR4G7kwnOlHxoFJjF9tXlcA+fjdxKFTg
nlNmTC7k332eLhOosjO2uvdEjSwnb+5I8dXul8dyZRejskBRUn3H4rn7iF80NjqsOB2gpDfz8gwX
VtZ1dvL7eUXoqj1HCBKMr9QS+BBaoyUyrPf+pg0H3L5MGC1n8xX5nqcD4o5dvm+zt51nKKnw8WrF
wT/lflfTwHSk6QG7VCKChPmlHVT+yj8ecHb4xXwxctGlKXtTsy1ittYxOAvDWZY7J+fEvIItOBN9
Jgk5DloeDhiquDZfaSQCFmCm4n42//n4wuwl5xhcQGeQjAlcdPBbzyYRKgJBlBVOSKAOzfOgrJUt
dLV6k+TYak8YALGtG3FbDZib/w/e8FPIidfezwpa+2rfbU+Qmoryc6Rg16Y7EuJFJRdNqNx0oZwi
qY+GgPqcAa3gT5gIQ0K+hL13vsMGDqBoefHQOP1Z7/lSD+ojU9SqTF4fuOhkx04leX/EJALr+fL+
5Ms91aOF1+by5IG1vT8PpDhhitN6cvoOd4D0ABrjs3svCpsK6g/DFEqH3Hwsuo5BM+ekN9q5Yrcj
WjE/xWU+zjPOZP8PlEnoMI8bb8tOdSBkeWBGyLIxMuanH6XSSF2Q5xYj7gILMGdapfqO+6D3teRM
kjy2xeYNhCMwiXblNlWh061PltNixyW8I1D9Gyg5R8mybxmYvhJPyjJwGScxNILfEFqMwWYN1Hvf
5rIzqC96OzbYc4nkyrpVPxLwVxFCDb4LhqLYD3J+PamTr/QVnR3vYl+vK37MSS5egaFlMmhNFqnu
QdOuf2V6ifB0PnRPeelBgI10BWMAAS9zakeRvR11XygKlz20gIgWfp6WWzYhSQdmpNEY1sejG+Re
L0MArPnlDq6MUustz5ss4SQ/A5h3J1Qyc/cOK7dybNTi+PPrMuMyeck7AJGP+Dlf2qY6d1Inikwu
FCUXPsZwASoFfmN2gIXBUJuA0ptfCtmQ3J+p5BjJ6RdT/DQxHuASjVX+ppdx3i+QdQxB/r0Kgumk
z+qiQAAxhyIf4czLsyn7A5xPYNBQxqCOFX98YpPLlG1te4+ObJqZ6lRxw8hfRy1QKUSCkOSKH0/Y
GHV3TDXYnsy7KXMFNBUzJAe8KrM84X++pkooN4HrWACfuU/eq1+bctxKoVqkslw63vNDuQIZBt5T
FrjrwgMrQzhz2htK2FLf0peSKKr0x65sA2St6RKfR440wpAzslWMtGRqOq6r/C+8JEXPZ6vqoy24
b/wtFnfF71W++jZu4VivXBJ5fmHwyi4DIb2yGlq1SgFctp3k9FxRgxArdPG6xCvyLOh/IPEiIrNp
+u3iXWRtRmAG9Q4UC169I3CpeKl7DrkZwTiEGvQI1vU6pLc1tlycnjIwnflNepynV309Nn7AWiv9
CMYA84evwn832tBS2ySC+rilDFYA4pyY45FksQHr32e5dwk68h7TUtKTaO2BkJ5D1Lwn/l1v3Qtx
TpKBYcUa5FK6QKtBur8raSiDr8YiXwBfRDqRqyR1cP2rbmSKZaBsltHepHMgdfZKOzx6yYmSfz+p
2sns54MXJ1CCNP1saQcLby9+biwZNGP8aOuyPDistUmb/KvxhBF3PtbxuMfA7syspnzuwauJhH0x
eDVSQqZjd40d34wK5YAOcrBDXcLRPTqAq5NC1ONlwDKTWQZB6LtdnZlgTBYwT3H0AJn4j8lpyQqx
sEltwqCYh8eKq6ou+IT1wA+lj4+9j/HfnErQmiIsrkcBeUEq8cuMbm6vRg4aK8ETVWJzlCIbML9U
jHQfMtA/mpvDmD6+5l1vfoiiuEmWF5OsBbVBaPy7seY0xvTR1buPsyHbumVaZZx3TL3726RO/HxH
iob+B/yt8Yj9Uvhaj0b/iQoZfXQwwZp/m91JUXuylOIwTRxOEpIXJWBYOVA0B1/zjJ6QZjE5hciq
5oqbWH85x0Zo0gkx8l/RRUbyUpBihfkJ1I5B1SnS3yooMqNWkB2RffaNiCzqICD9+4WJGfazZ+go
VGRZVzx0QfTu+Oo1LkjjKBR4aHwpk4no0Z/wYnwIMpptf9vd/T2lW45clvWhTOSitZDbs1O7HTph
WDMnBO7Cji9XU0eJ7j1qI7fSzP6Z7Qx/Y3HjD4Zi4V4/BXxPBc2ceq5yUXwnxLzoYoYjhvoQlYBM
TuMgaWi3RfsbhYH5FqDWZeih4blb8+7acxeu1mWNnw0A6D1AaoNiGZPSloqDWiTv64AoW6a7A07h
hQmxdzMknvBWl1JqM6NGSWwZBp+tgSPlR5hXduZcIhAXDtCzxJqevejDYbSMbrYDFJ8/fBbloIpq
z1gc2NC9FvXWHVhIzjbJ/stUlsicPykZfqPpdoRvMlg+N16/M5ID7X9SzTUzboTHzfYa0iGjk0KX
bn8Dx2p9hEVH+PKZWjIgC3MqlIXcohXczVxSquj4UF+3vShpaj6oFd6qJiV+yI1bNEMA44l+S5kb
NFGSiwXYe4Wd7LQdqVMJr3+oVP8WrKkkuivXvgGOZYeCYg6H6XtfLupE1PksjBKdG6TJfbTBhSPH
bgU7NkVXpt/R+lQVuHyyBU2sHhJ18fQp0BjewXlrfCy9SCn2cF07oXxrIIAuN9WfuTFLosdFuKhi
tos2n3zBFHOllkBiihgp7c2WqN/LOJTl1v9Snb2ZekRKPqZpL00cDv86Yf26LcwDOSD9HunfKrmA
oFdcUbOWX+OQgMNJr5zlsTND80XybVw31KUcRJGBNKjPKFEGvwaQu1+sByfsC/uxucgYvtAy0Ii+
6nR6woCcxllPjdQARj7l5bCL79SrK40AMwQy86vR6KDYsMsnv9aND3xac4Z+2ZmTbhZaTuyRbZnr
cH2/PPKDf5iYMTNl3K6r4Dvj0uHgHXrS5W/UyPOE9m9NfhDUd8nOnKPhAKBFXtVbce/JC0wh8jwt
GpB1moDRNtF51nzRfWPg6BS2745UxlgPUV2dCrjeGM4ezIG7FAsfHGGsEyGDd62GJoqr25afurxa
AjZ38YuEn2m57XdwQcrqjfsJiu82XN2qoNRKGWpOzYwZP1pMyqU0N9KZ22o1CiqAe1nOnRYpI3Ub
LFOGy31fLcveOXmA/e2k4S2zXErgDrZTtV6kkKtI9TZEVL4cJEIb5/mfxCESNH5AKBG4Md5I2t+J
Mlx5iqBPFdQepQr6djAzsScDY/etdsF9w+EkCNJk+ig0x5wogymRRO5YH8WWvMU78Vssm4EfO4R3
YdcPkOa8N69Z163tfKqnsAJYfTuD4Eftc6bvrvFcgcuP0rN5NVskJvs+st/YMiDdhrA3XQJ3/RoA
YX8r3ettxp9RxZEuuUn6Qbpl9RHLvRV5lY+smGFXADJvE9bsgfkZgZqu2Zcc2x2svSEYICsLQPas
nMfx+jQpNpbGR3dmusvcJXkgDc6VXkv2BErhvW6kurSY6ItmEoJkHEViJ8Xc8JlJCYkEuHEhvPKN
B+HvYkGxs/JPqjcWMwBV1qudU3Pmuk7bM8RHs5OxsFb/H19EN8m+draywJrSd7UACPe4wUNY0KY+
aO+Qd+uMOc305JjrlP2DfKeoxrYUrKguKJHR6KCwvPyHtcv0WPWEXxRNEEvUwUYp3VuL+uGH5WNR
DkQyUIDK2e0/wHYp3u8VdXsFMt98AmQEfRGPH4LwHNnkqDWqMO0THy91U8Y0hHJJD3AQjrf9G1nM
jFyt3eYs5KGKcO5w4DVezw4afWHrnG79c2IjA4GRE0x9kKyUe4CbY1vg39k7ksyxMNaF0iVBUkMp
bv5+wf/0fFQhp9KBALijuxm4mRmkeUOEw7j7+KqxHPsVH12lmohOM00s3mZqM7IMjMqWbKCTl3H5
IV6LtmcG8FsgWYr2Ydt3G8rJb67nzXjVxyl2QquXQzFaQDeM5UOZ4wbRqDzKNNkDGIRK5rKzyVJE
OJbvJ06lZXOBACrvzYqMzElT5zJJOAU2h2LBNxYKBtwT21k6dH0jSFiGbUgl/2Nlpdsnfg8gyrPq
02L5ZzHtVpgjcGU7lnRaJYQlMvQeXzUVPyJkeSXB0B/CuzLT1g43Qm3KJ2TW8sPNJ6iOgW1trTzn
cJkRqpqx1Jk9pzBbBQKFKxQz8qEIt5LA4Xb5Z6pnNyDKcPOtOSgfTOWkWaOEqS8LXCD/w+YI5go+
Xhq3kYfmryLxOJ3f3+ANJxruqNnaizj/TT59AuJ7VcQkxCFWWZxS1gfCMbVsjPRtbF/YUTsJ7ZnQ
lCy+yd73AWzwD5XlBGy0UXIIVh1Tci/raN8OTxH8f1qtWZMx63LT8sk/NFjN1L5ELliMeM0v3DGI
QN7/gwixMTY/9Uwiy9sTxIkcLPngu9rWEo/seGGYzgSO4dI8wnZ18A1buchNyc/k6jsnj7i0PKZ9
2fDqmmpUtQIyNGV0cbm4FLrKBsPAZ3v01VYnOkg2UlK+IRUXS84DoXXgzr+67YGpOE7C+tJgmJpM
pTyZ7qSwPZWBEQykku0eiH/H0sUaxRihyopIdddgQG+eJUKSL+51/qhIxlCubBzL4fWw8+odKdcW
q5prAvucftEQqdmGAZnGKXbhGerENkMGMU4thYdPyIgNms9kLry2L3MWmrM5PvILj1P2C2ra/8+K
On/kJNcFEmqTchwJdcF88VWEaBR9LnsQUIpTMasQNwR7jvo51LOjAfx8JLqFAgqQ2lcEoeMOLBSk
U2aLdv6zMmG3Zonr5jIxgfnn2WfxfQiW1zkCZ2g3TeKNNCyNQsXOXToV+am1FN9DTjR+//u6hPyf
qTHgQt7d8opC0ILR4iYArce7INqDFna+n8vjnf8ji6/Ihd8Clo+1TvwIs/KNpejk7YKi8ccxCcH4
Cix/oEK+uwOFocHyhBI88eIhWKjHtAgKSfNIkQDhmm2/i9KfkeOVatltqiW0+lz5txvpGOqX1c7b
TNWBwEKVGUn2ouIpPoNZcSkuh+iA4gxctku7blJGysKk2RKeHemVpXesMULznPbHzdc4vbVy5grU
juzBGf7a+PfNrLKCw5kdzfmiqHRP/MqTiag90H5Hq/H27GmKBz8YI1/3HXlF6scs2P7MFsA1XupE
jKnZ+i4s27AgcI0PNlSne4WYDBSCgJK4/zbwfL4pBWDeUY0AfOlfVdQhLt5U43jal6aeZsqi7hPX
NRMptoG5wJycMcINdHlh1ajNPdweqbUZfEPbrbCH6GSQ3WWEmRV2Oq/45WTHj9f72wkgPGCXhXDH
SR9EssCZCyNK44F6tlX9fJIL6cEStmCB+tD2IRBDLQv3wh2Tt2irntcNchEd1dHUDF/v5osIxxuo
xGpsEr6KiWjyg+hv893JOwGT1ZkRK+S1F7cfLdm/VAqIXwWTdcZbWxoUEvAloU7rvv0VXvMEL1XD
k/7TJvDTc6Jz0yTQwf/BA4qUlO/ig020sHxKpGHKsnPgpAZaU7lI6OEzjpoRmFhlxYvEnj015zAP
bwx27+b/RcHsq0Hq4vsSxxCcjT//tyhBY8XiCTPUrNgbNqQqksM8SCMHkNkaeZaGI5yM+cwEoO0Z
qtKxi7KAuplM222HxSeNc4LsTPCCWoxIolZrjXVIKoqLsElPAbx6wk6J+R5vy/YxKEsjuayjc+n6
/IQlCp26mT9z/9JaqyDM6iBM0RI2yejlGRIJR8c0AshoE60xL1HKaHvLHd1FdJpJr7cui6Lt6J/Q
/ZUAsucrYDbFP0rtxoNeNcjxoj7ijh8k0T++HegCUgRV7YfQBTHs4Sm7dMSqprdl71sFMgBXsxut
hodicmKkh7zCJQ1Gdt/roudlVuFXoCLQVMiXLHjcc74uSaZpEwYYT/4oPWP91tg7QQqKR7+B1apW
xvzJMHgMrquVnbia/QHmcc2o2HlkkVouZpMoWnvm77AEdtrQW/DaoAT9hQ7n1zoBoGYtlZliXtNy
+ox+b1JA4UEKmLSL/ucUlDYsVmxDrq5M66P7kI3E/O3fwz7L1zd5GQiEeBFFQKs7PH8sC0swsEaI
YAQp0oPJawHrjz8PBUwKOuHHea3bEnxm5e/t2L/+mwOslZbpPnNFjEXvvWDEMaqi+S6bNNkhzRaB
MX8j5dI6EZQpWT8HoqdgXBb6FgylbjQyYwwSdoWLl9JhaW0ee3AoRVuPRNWd3Hkqjww3VGbzXQ9E
J0bE+rshdzU9bplJ43L4CxqmeSUYD3CN/UA2WeZqAlsXtTjrJN6+xtCgflhHxR4kJ3rqhLlj8/Tq
EhHw56/2EDSTYN1q87E3V8gRP2YOCuVj2MsPGzY1h1ytloRKlRoUvTdBpq+ZUSUwZe8AR2F0lnwv
/VmnaYbJFdEjomKzRWLfGsJBBhO7xz+xdAkNoklFF/RQeQ3xDveSzlk9D3FO+z8pwi2TamQzkTFi
pLH4km16S9KVvZVAwQzqexO8JqQhQW/vC5dDooUC+ZGL/ih4mI/1h1gMRnOsyAhYF4EAKgNcYU/H
QTfdQpxGfdMtDKVMV81PyKK6MP9OOWd3xSeZ3pu1SM2k3xXYVmFlnhKGUo77oyRQJ1lBN5uvVWqa
bz0gwopIY7wGXor8y4tNT7GIceXbOSrilrjm0ILRrcBQ3WIbgmwjCLR0jWyh0g2iroZRyQPPly4c
MwDFTwcXXg9x0P0+AhBCse5KI2MsLpoA2ZO7norg4rGgsHFZ7WUb1JquO5B123UZJE1Z2T/mObJr
2reR/ZSvq2WOgox8QXYVeHY+K+UpkdQzWKOaPTdcrlTT/K533oq5Y6JK09A1FNf+2dcyEJ8WUCUW
alO/69dvCPZDuZYovB1vqlf1v5b0cOXfkf3D8kDpGXZmTL7frzRc+bhqjiz8XJzxFIzinkeUJPSH
eXnmDC+16l1HPK+Fndv+JnqcJ3FbMfbaDYzqvNOqCpn1fecyPFnDJs+rxVe01NG7psvxP43ZYxZf
xn5Xrb59ze8c3HRDpBVzjCMjt8YIKGDLzoubKj5l6wXrUY9OqpeCQMPuP9bDX/RaWDFueuVH4e3b
VzL8onM/P4IZx0Y3KNkDy6CF8UFo2/WN9usmKydyvednUdUBk94UYs9ORO4UT1FOajQCPuVs1hd8
6xPAOZFtrkzNkPDSU6KOR8Tz+tTB+hHOdTpxCFdccI48ePFXvdmT4n45iIyso49m0gf4YwkFONde
bl2yebNuxIyT1JKRGXv9cBP7ylkLf2UscDaamNSygZHay1rsMV3YDQGjD26y/GMstAEWn9GQyLLO
9aQEWmb2doRwyHBKf9O5Lu4gvDATDDWuf5eHfVo58SvyKV9g70XF91iQYX6cvBkmV9PlXhYyalaJ
RoomSvtqeJb3mbNu9nx29b9wucyoWqlMzI466bRMaunjpix4WFGDopMW/4wwuD/QGiOYOI9IPcvF
gCidJyeFM91QH2/eu18Ri0B8FpB/ogQ2uecS3eDVLXLko4MHt2Tpx9eHD3t0SVAGLunsjW3oo56N
PykGyHN7d9H3Ov0J5lc1L+CyXGo9HhEYI90tklum0WvjdUYiZTXJH+tdPO6+5VPriYS54Idgnamo
RvMCGWSv/T7t2MJIa5Hu/3mDNmpRJ10kGuy1bDJGhWuOwdpdpvst8XKjtFy8DVIiBGf+Riz1MEeC
Fw4oC3AjuABfZ1IleauQOCpuA5bSeUjr0euPC2/7mzpl7xrzg3MLPqdFj/dTYJ2FLLtUik1mLWau
jG3//sfgtVKZWQd00UoDSTZXai2n1B+mA2i+1n1Iz7MaEAr5nBrBimaNk/0OhVMW0QSj9y4IgSOp
0AFSW7JRY3tCnxJfdob0R1aF5iLibnT5mHua5yoPwfneYK/9ODYdGfy6bppRik3DGZAaujcOBzEp
D/PoNqCVRCWGBh3I+SdKFN+ZNrwNT/ZRUC8tQjL+TH+UJBBvPzbO7zEukoVf/4Dr3MFrHd2anpWG
7/Jn0ASG4KL3L5l7wivlAUnYa77SXiv9W3WZFMpkh74Ku0gUP5G3qYraNgNQQS8rCRwr2DVS2xqP
tpFerZd4ensFbvPYpi0a+yC0ne+WRv1KsP5smbksjDk8AuPCx6mJUL7y9Dedsv/pPonjYg/7/QUR
Pe0X3BuJGFwsQJT8KmOeBGly4uOeJAgW+Pyiv/ETj2Bm4Gi2HHbvJVViesewiCI+JfdHp+tfVMZj
NziS6fIbBUDisY+lm1YP6owrWPDt5ultxr1Ajb+BUg1zp5kFN1aj7eBseHYDS2WNHBfUJN+1m+Lg
VfypBbMGlbsUyW89lA68jRqoSiQHfE/P6FRTOxB5n/TZPMMfVjP6VfJPYE5FeXc3MwfeBqZa37WO
IOLRrF6jzQqKoFlNrwzjc7rt9nvy9J80ZSZSJXJtejkzqjtycq887l50lYKz2BJMnhVkZ4Y5a9O9
iWMn/0Qhw3BgsyOroR4JgC+eEVjxWkxVBnSU21sUwWjC1i0/eYhLJ8icQOe5HCD8DzR/nJJR957F
mOK1S+rWc8Umrb7QUXShkN2fvnVksrdGyxVyNPSBaajNRJsld6TQu6r8cc6V2x9qVycKlBv6cTU/
wO1dScxMgL2KlrLv1S61KjEZxt1cNgOPdDX/zOJbDMulax9g3yQ56UsMXbo8Ho5QeMXGY4+67Agi
mhTZlVK3Z976NJ5KqrEofjeLhWrq61x3upwjeCFQ/971AeMyB73QXDPG9lYH0aLf98Za/b+HTQoR
/bi7GcyqDHcGNi4HtT9u0ZcflT6oc9J0QzOfM7g5dHD+KssFcU2YGmm1BHaKacq4nbOuGHLBlshI
egkkixpeXguYVN3x1CsvrwgAcdGrCAsyrbNxpTAuDxeCBZCOrZCcHhqJkQ4sX1g/aYRaGkvKRiU/
Ud5iY193aIVORZZoi/0jqDhXRqFYPPEAHmaBxVqq1ZZ5w9U2pbdXydv3gJT8dAAHQwkTgb6QHHmY
mhAwfzlMkqNG5vBE0mFnhPszpxZyR4ERZ+O41u804hbh2OrTdKbRn5XFzsZ+Q0ZN3yjD3T6fJ1QJ
74Ou9uyz2gWRWvLdADa9ffUnpdH2517zM/ALLgW51oG62aSPCJdNXqNTRKglItwLg9UaqKS5oQpI
Fkdi/fVoCKL8dDzG7oWiOSjph/Xg/6V2zuYeXZTtfrCIdiifne3s1j1wiHP1wjl525Oft0/YFmi8
dw2oYEEilfHUsu2oIBRdFBaORSUDQounV27VqKEjy+HhOFnHnyGi0Zy1BXmUMetjgNpBxW6DXpCD
ZHOQDpQEDrjMD4NLpUNzX6HBB/Fafd+qWtvlCYoTVlyJee5+ZWZe60bs3IpNRYJju3w9Ot5qOEs2
VljKAa7iL6KgA0eQYfGseLaT3U38dQPgNlK66QfiAWGdhLn0auTPqY4zCljzKeMgZj2lXpTlAxNX
S0tz9v+xF6WN1KFOHVL9yorB12lxylechJybxnCNgth65RVi7+3V0UFky3JpgdM8phvciyKR6SYv
yliIxvmVmzY3pSeX/eaguJDah6d0C5NgsxF47loi23oGd2xctE3BodV8HossR0LNCt+jYXOend1X
gazcE24Du+da0MbDwLDNAYFvyl5RrV9QxtA+D++LGglLCgp157UvdMqJ4f9bPWDnGCs3PvHvFSsp
93Q24ilQTlQ2fyRF9O7VOa8qzUcANjvTDgU/J+uQsj6fEvYc8UF2PWWhbDROL1XEBSh3oUGiTADX
1bU0QKVV0zRPG1aq8YkucTHwMKZuPrpGNOA6q+GcyNpAcjVPpxNvKjx/DJf+mZs5dd3A1Jzx7LU0
SvWGGAGiGQg72L59/d1MF35w59fpwOiSb4Ka3pUNp3epbbgOoN+hWg60pMsNKpCDkgHj1e5ycj7k
cpjdBbWuN/6KkB6Sd1YDMIX7KNq/8jAjpq170e8xdv6avz6jrKTS4TWoz4H5KNBrE9cop4Ral2vA
5TyJ6JN1yOKZ4ZZsBON5bGgvj2/2wgWavtkFB55mmnJ1e02c+nG3y7+l+ggKE7hmu6VSXYzgEhhp
WmikW4cyCZOVOZJ40f0CmrIWC9/0QL7uxuQW7/Hc1G8kodivxXdUAnjzXX9G8WBcXlj8MN37/OkI
PJROUZzW+XihJW+ca+Wb4yCMXIrgnxU9isLacU8jF+Jmt7NSI/jp6oj0ZZw7wYUO6FbxgAkJnisi
4Ag0kLd2Pc6yGr91n+iewSGM/NmRxDsWd5hd442Tm4ZD+nHaK63+zAYFPVsv4G2VaHqps25yomMg
6uA2SneABOEIqJGaOFGPHORfQzB6sUm+7rQeBcWF9keCAaKPPiaBhhKv42rvVZcXXVsE+F2k0lTj
uHIJzZOOLC1k5qmsKOR062wWi7nhLLdyV8uioKbS5igTQYVu4FEKbjhDiC0ExolrrBJW2MsVkJWl
9ZXhYYrKhz1cV+lZskQujrUqefdb8mAWJvzIyXKKrN+mWOTMVAOvC+iDSsYV/nAjBoDCibNBk+Ga
P0qJVE8ZW4O/swj5/NoYcGq273TEBkvWcZa8GYEgPxGlkMeLAWaxWrqnLq1RgTsOHvmTdfBJPLUk
xVM5/S5131r9PRk9dZ3GhL772ML1/GkDRkHfL4ME6WYG470QG2MbWg/Ap6EoexdmLYRjZxZIZjSC
EH+lwnif4mJExRU/yq1Tikj2JN6ZRGnwsrU+9RlciJ/JBwOHmJyBdgAZQpMKnas/G9DInmdcvJ1a
yeEwPc6rAz4wihSnzDqkCgeVenvj44ywtLch/IWrU1W7kxvG0DRGnuq9BYWK66SL2D9bE3R5bWhG
1fVZju3inNFaJxW7z1YE516Y06sBlWvnzGJoV29+ENVfvgG1ADS0sagF/c8TWTZLNymuwFYy43td
2HhzF9Mn+vMCTqdMSLpC4l9l8Kj2COzQ4FS8aRE8EEPiPPQweUBHvrRWXRs5eD/SVnTZPtvdzC7g
3HykW1OepV0BkJTKnbGE4o9QFDs9z1o+BYaEutxFG3gPwrwmrn5L3NCcYXKQK/LnlCt1bcqomWYS
133bA5ktv6FHRTk+qcKCrnXj0c40T5LbR+qrb3b8+ez+1pyTFOHSEl/LBzjomdBu02fWaADDKpGo
a+hEBJN7Q/QP12JluoipB7rfxQwG5i4MaVhNbGMkWYl0r40CpsAu6lJin1XzJOoPqz74LyestTm4
X3sUkwuWrn/CKTujOzUGD413KkxSnLltDhC4hOcC3tVrPO096qXdwF3XZmzMKutCDV2D+Ji31gfh
K+/sJKW2FVpDdXTEsnWAQjCCom0QuBVZf6CUFHqKngBaGzzN5jcHEuB8AzRqwK+uoNiR6KXdW0pu
zZ3C/na9UOD9E91nUmNIikMv1ugMLoC56iXpTt558dypQ3wOD0HwRibtUu0AzfZGpHmv1SafCLFV
LmN4ey6MVWkKJMu3ls1gPAfM6N46qyVB159czv2kBOCQXUIk9YD9yKZx6jfrFXC6rKOHXujqRP4A
BzNkk4uvVjN9sf5mVKhFIcKvG0ezGVsa7LOEcmT5Ynf1xmKQXKaq80GfbOhYaywgjjaAQcWmxI0g
d6Q/AWBB40Aj3lutNdLMVVkoNVItXAjoslymRIbHkZCrC78CWqOiaA6Un14gR0+uSCbVCbwRGqyl
ZB//56CJLEu4+5LgR99U22kYA3+mu9JAsU55JkDXkBIjXt9DzvgnBNTCv+U6BcdHRS5dh/scrZlU
gb8CgJNryvsx+ik10iXfIcwvsEVpmRGru6feOU88Z322wwgibPwNUPpIEyMQiSd1vGFhkGKkS9aG
4GfT6b86qOBCE0bpron3XhhesieYQ2FhLL+XUWLLDsGrOoeYI7djLFuMz4my+bVS464urdfYjBuL
QWNNra1Dpe24/YSOLBM4wvyLQ662Y9bYZFcJ1NOmXGTiJNxvid2myx9MCpZqA6kng1EECJ72XTna
RiNF/ZW3GGH4miU72LYxBJXYfV05PaPhZLK9Tkzaqh567NQsK5GEhj01dbw3i4KVjfmQzM/YVCW2
EaL2NecSeDai//J0uRqHs+qY3Ei9u++8jPj+B9MdeAP1u0CZMxarmX2cTlxK2je/Swo/sh21NUvI
R3pqdjWy426QjIoK6xXRvQGXzpssIIN0EfDxIaNR6X8vIU6Smilx77daOLeWODk+AnQuUKChWx4C
Xu28DucDJ49mKJmdZwVLAv1yYyvmD6A1F2IeMaNzpi7wJ05NaSV2/ldB9CD6m6TYTDHvQGinNkDt
pFH8siPE5etYJ9Dobf3tOa+YOAZZqcIpNetBUpsLK/pWVgBFi5tHj27VqW/qbMh0I0eKAk9ZsjxH
tHJWTYBPDr5JA0rFNQ5WzC0+lE394WqXMyVXXTWL1ffp4tpEtkRrQa1bco/SP6L9NxCx6u731qZf
VgDs3QjOec7co9CjCf7ZMDvkKlSKV4Sdq+Kzr/LiRnLfPX59qKsW8z+qAYOFRpI6gFxY9Tzm7vyy
nPdTXKzZ7iID5tR+YVx6+K75/TzA62b8ww0QalEb59Ie6cVWatwjyr29ta+dwqIcNxzryJ4qPL02
e11L6mJFGYZZ5m9pRD3wO7VfY7MVtvIWvv+D1ifv6RnaEldO6pSiHcidnhyY3AX+YkU1KaHlB+3x
OzcNSBguBOnm6IbCgSFmei5AEFWQivCgHuxfoEqEEqOKhscbqK9O30tqviOlh3RvC8rtJYbJW+H7
xmbkwNfdy2Kmdl3nczp5tbk2MMZC1I65YMcupgC9JPWkZWm8R28yKYAZO5u2YDlBQgxIAYqjN/it
RiMgn5TaLp0FZ9+/JkOxTbXsF8TXw7BKCSC8WI83/TVTgWK1B/OkeMjMGSEnKx2cfAcE5+Hs8IdS
orltrefLOWoa0K40qff0wjxA3SlqLMzldJkLewsg3U2syDJ0Cbhlgkb0AWjVaC8NSrahTXbqCXI1
KWNSOBdLop3YC6unnG4viuDA13huNuqUvtw8i4VE33u0orgx7eeO55IWjmnRbNsJtU3rV8KVbXak
3Tf04ZFGG7o9wZOJH8d1QUeI+EI/dRTvsz4xfwts1Yz+oT1LJiHhNgk5xJ1yhL8wR+IRatMnZ1Vs
nuc0JLATbtLjN1PB5w4ceDn86raDiBe9nCUuP5SyBYNYCKJhVG+Kl16Ne0gfp1Kr/N/CKfc5L6AV
NroHSprcG5yhQTxp5lbxmc9B98khyLzteJy90X0jh2t1jpPXQiPvZAVBWsTyNO6PE2CFl+pvCsOT
CL6PKTq/f3gDezmMV8lh3rnK9TeWcXkD8AvAil6y3Wt7jPE2HgaCwehVfvrK3OVusFR2XDY60dE+
B2XeYumnXIW0Wx+knCJVd8WvvwGzcRsXa7BvnAdXJ+bX9B65VJU+p6VAy5Trb/TLxzY1HYnZjo9G
QmEVXzzIeumd8lOVnE5fVTOaIkuD4Hp5Kb1F4yHnmunwZKzKkfotec5FJUPwk35PAh5O4HbAs0YP
F7ZwhC9Kb3ROgQs7Z13PnHkqzO+RjiiT5BjFckoj6/Ko4GvXQqkHEYvU3eeiBjYcJUoSIpdst6f1
DcTqpM2+S/QXvYkB0g+fPTB7qxFVWjNX7VweMq7Nq3gkVpqww/+j4GtGyXmyLfLWvHwNxSvNAlvB
TYC5iin3jbrt6oaElkPn8kbIne5hVJMebvQeZ69RJ2R1n59w0uK8gbbqoTK6/mBV7dfaMkzEa8Te
XEDoptAvCSXw/p6ajNUen0Ue4GRwtz+XeSJQStsMp7kh4wolBvlwrfR80unjuNPDTN0r1O3BurPA
EaRxjNZ/2gIyqEUvBf6Tl0GEhQhFerJAUrt8G8Kt33U7xcn9Z+z7CzA0GcDQYtDSMh85XSLyXUE0
PcoMnKJnq+bNCucSJdIdy4HTtxhLtoTExpVyb1IzBMJh+n07Vyz9vqhLrbcw/gzUh7SYRxQPLSZU
aw8stG30fe+0OTdzsi8rk3v3i+2TDQ8TDH06lh9qSmM/rRKzskjMZibQ695jBGlqt00Jkt9Ec3af
+vAiZF0CpSuXfutMVgq+wGDK51IwkuguyBQOJ3RUivU8LhHGdgpsZUX8VTof04I1k0NSsTl5A/Se
Q9rfBgcgqTr02FHcDyAylRbhA4RhNH/QyjnF38mR66b/XHQSaRKzI6wl7vcKhbE3vFAzyRFx1UkQ
icTj+Qioc+niiU5OiVuoiHo7hgO9OVjACIMdDDpqVamvVXxgT0MHRKbpFpAqImyIqToY445O/e7k
8mAP81rD/SuJFMp5+VqhNNaCmxAHTRJci96QU+BKXQ/SCYUc+Br/76YvMnPh0smGjIO6tjiWWGLV
NDbdIb/xxYUIsqLNjPznf6P3aqoBd41C+lD6xahO2ug+pQCAeFUbPEk9c8+jtp+13vKqwZQGhhZB
SIX85UTHoC4g37GjnEdufr2/ec1bhiG+l6wzI+7Hj6bpY3DLftMMQaHqTbmomNEh9QYI0Lce8SoW
nEKiiC2CmYHU0IeyrxKV1MLmPn3KTI3eLYTqQJa+uyaGCls55U+0x7Nd7XBi7S5yJ9eqfXYL6mT9
m6zrOHWYgurnTZSM9DnMGjvzeTHpYz6YxhlK05yTtW5jt3Db+Sv0WsY0Kb01trkNZgKlDiTw1YM9
a8kdLx2WHV/lJWERgym5GkOOYNjAVxZvHbb8TaerZb5Ffvo4SUFD4TR7DJHENlXzbga3JFyF6tFV
UjE1R2PnnlLh6vQCUe8c9623nbqMRt6mSu0oa8Zc1pbE62nt0PGnWXoZ+Q5ERynynph9WfwJPbML
ZehL4L6LtHOMQkDBW6S3+bbqmkh8ljEFlq9UYLQRTZ0t/6Y6RANt6Bo/anIdrHdHBQV4J1FcEopA
7RbS+dBA/pqLjJ8x7xHO0ZJQenl5GkTv09PyF/q73ooW6S/YsSeY6S+KjpBS4K9PI96jAsZeVZHk
fa6obZBZ7IO3VqBLTpZtT8uXPPiwo+JYo1cXxZK1/a/2WI1L8jYTzkIIu8UMZMtORqaP5R51ukWc
F7lrCcJjeu44xJU+yJPPKqq5v83tCiaOrGL5ZHxt2nx5JF9ZEi6KxO7Q6aihWntNdn3Yfg6VywGG
ucsqJ9m81N0TLhMWg/48qUS/+6/jmqL3kgFdlz92AvlzlXFhInpnCqTwFNhNS8YhIlaB5LvdOfE1
7Zdg7ty5WaWSDts5LzztpbmY74gNmKM5rO5ID09WiVh8WNqDNBL0khNUUwnNtOHMc9xR7OCLBYkO
ldfLmWpjkgwEwPpWb1y1PGSQ3f33K3d2ZxCZ0QYZ6IsEL0sLmY/NmigvxmbKW4kEAj80hWo+6T6B
ceLpLEit494vbW6CjQlXkExrtifHNZFonnwMbNVAcbXXklmy+5HGxb6Y3E2I7nRzSfKpAoQq1yd4
w7msrEU+c5W5MHGAoEy2aeTC94/Vk5AkygkFy/hWXKVZKaSyuk2pRp5cC/g37/kP373ReRS9z26V
6NCcz0fmDP7xudW4IptcoR2ir1pyC/6PD2YJAs3vwrUDUoFlNg37mVMKbPt2SDHl1UaimaZISUJg
V40Lxb3sJM5gKLstDNCsJ9SpqDVXFdxmEiAorFkd30alJTLb6xf2HYtGWQHC6/00gMduVTCRQuee
L/umJAa0jwumZdLdxL9Xb8pr0WvpqXSU4U8uU0yodFHdXffz+TT3slN2XOZ4YiYN2DPlH4po/Xz5
+j0jk7oSmbTyFRWR6POnJ+2w+qMl9xApB1AzcHBlSEWvde7T9KAeJ95YZ9tMaJ7wcliz+STRfU9K
W5Vg1+ZBerOQ/6gFzhuyssNaNZQsciy1tI5N55J92/FYPMmTvvBQCQBKfvUKIidRPr04ae2RljaF
mMAGNJx1ZfIeC6yT9VglzCYyLDPYrdT+JII6BPvS1eycTul26pF81c48sqQzxWyUaYdPJeaZHFFN
WNQFcurg6tmaKb4QJVV/6Jn2zqKYbaR61pWgf/7gN5+dMQcnF0oQm3Aj+C6nEUlpy2TNr4p4JWy5
NihY9yy9ivu3EoRh1XXi6Dg0cjbbROdRnsUqVeXhaN/xBXMZefs72JrznTCO/y1WXHKDHw5Ucloj
y6Pb8xxe6EClS/p6jYtwwxj1TqBI6yoEjAS/v+ibvgSaSkHK6x6HMIJPoCl78GnUyoFkMij/eMFI
oAQAWWexlOm8oWqSbFo5IaFxdgkIiPPvJYUKHPqb5akQ3yb3Zi7KGhjDrBWBzdTr49JWNCFYDiBr
RcZozQqPOYk2pS9HivWsWLGZOqZNLSffTdytNbUYPcBfDg5E9xWK/XAOlPea85beuN3VAmtmBSiT
4213tJsbtL8q7NINOrR788Yf5UJE7csJqNbqCeqgnNK5x3z4l7P+gkVv1fVPuHvhjFy5pHS3cLc1
gD3P3ZPbozj/SpFmHQERdfUwUxXd500CLHuJB6yBIpEDf235f0AcpPRCDkeyAWR+iSnQISEcZQLs
5FZYUzEKsPrzvBi3Il60aZxwqNKDO+vWcUnpyJMw+9MstrvunHQo0WQ431GEV6Q62BkQ0sd3Nc5Y
lKCfU1X/LIlgD5ybXIhgh1tvS0VcA81FsqnOKCGAUf47XYxtFhiVX/8RSvK/57mUos/UUVaTZW68
TbgVuGtW/2tTdQMYAZSllVjrmQc4SceZaEiuL+L/dpx3Mb9Ug+z7Fjjgn2HGDu7u4XE9i7Yh0F0+
JqXnj2rKUyJXvvrJjp8qsUa+DPT0Xwkuox1bcl58BvAbp/wPNeSH5IPTdUahSxaxDXwtdJCKmkp2
q27l1opBrjjKuoMOSt31CtJeu3HAaABXvKDhbRYT/6TajKSVLm5ayWOlzGcq2bf5AH0QKO+qbIzm
dNuyK3o/wUirS4qf0plzMAEi8F8wQxNVLbrHZDFsB4DpOl0ibf3CfKKXJ7F3Q0nfTgxdYvR7U/YN
xztgFaJBO7mgYOUDhYL/1geYCS8yXJoXQ+27QDEElNudlwSzYMT60+icfQX+wJJ9sm8U2Z6al1wD
gsYHNZHE/6XyQHxm9DqypbAH6L0qwusrZVi209OP65LWhKUbkIPLOciAMhj0SanLalx8Mk0KMzN9
f5UxPd3TrXOHm+UTl717KzBLH0X+NoAADmClLF4LyNNKqX0pxMZknwZU9ckLEDNLc2219G4JPrpR
9qpQRVYr1CZ6sFZOlZiZuXLqqX/quCE9/J6V5xwQOEpPxbH8OZDKW+RT2PM0aYmG/Zy174mYhiin
NuDTgJRYXWQRtXJwguGGJzmbcGKevWrVdfIshhjSf6K0YtMkWqbazDN+0Dsym6xwZ38aWLHAwi39
8S7idYHcgb38qGlwXclI45CabMDTKWY9bI3LsuH+nmDPhwxNeglMapTIw/c0MYldmcKCa86D2ghr
ahB9eAWvEJ+en0dyzL5D7eGH8rqhojKnj0WutYto2A9nAVTIQC+XDdvc5d4KBU5sdYArW73B/tlr
xOR07/JvZm/MJmzQIJlAj1Ik7CCJGl1ioucM29BTQtvTIw+fAeh9ZD49O2v4kpNcLWsu/OUaMIM/
i0xGIIe0Q9hZ6UR3CgzFk+ZqtmE11gEmguyrbfmEshjSN2BJqk8JmHHUH88jhs9CYx/xTGf9ziym
BCMlbakmpZKa8/EiEukM9RokcOs1psdU2cT1K1pomAeJ7P88dEsAAcWZQOgkNRFXF5suo59zaox9
hEq7UXH/yHpMOCLVZWGIaIW1YkWlPGXO9HtM4d3Q4kzwyDdJgAZtGFzjovWo3xev+rOfzNaAw5hO
GaEU+EheXMv2kjP22bs6MHcX2gMkxJZshmHX0UYPuya2lCn6eTzSx6NtyrpXKrTazdwSrcq4ACji
YWne515sS0d53SD+qc+mqyOLJ7y8HV3RlynftdU44s6yvBDdIeyV2n21KY7vOwH+T53+yYEw8s+L
whXkpbcAWk3zkcMur6rzheU4kx4A5Atwq+FOiGEKO6GmwVDWbfo+R7VveQ5vXHKBHOjPiG4pXBvB
aDoJ4/NBJTdzaBbk6rJIClQfDnwZOATcLnn1o1DoUBZc4YpGYRHErYBkuor3t8GOFnbnVqcweGp8
QjYWe/Zp51B3AqWvWQp9Kijh1wCbGq64vMlNPaYFw859vPw44WFHUpuVvHod34jiKS4kKbehgRIh
HT4pTMaDfPrULeug8KVCOju54wlUh+a04XW1dI2fIpMORskTXLfnVaF3244yDFE86c4dYJI2txYv
Zlz3G9vijvqJHn/yc/zzmZdZX5C59YbE7ICNvzpL9krNHEAIFJn6Oc2g7bcfR7EFOJ0OnxbdN4SL
a61jO7E8y8JXKAaif7K7Y+S+7USY62UG/KUYX3h2NR6rh+kdfKXqNfsOoQvArfSerUi6Ry7xRzLz
NkDLjv5HcQzyBjCLUYKZEkaEXyZP8DsnrTy857wbfNnYntvCnIirfloBLOJOIo8ZlX/8mBzUsGzp
OafZ5bVswMX4eN4T3NQpXuHiI0sTIpDByCShGehNx8mi5I/ktw/GD+NDbrsMttt6tzf4HcXRBxvX
Xkak/XZZpf4wPflYJ+q1ZkZSydPCIzAd+ynsLsJhT00i2f4XY21Z7omV4pa8zM8p91HnQVEw0mTb
M/hOYPEjSBE003UPSOoGyU5jkZ0YtZ6WpsOqB+a9YXu4EypdAcqynMpSWWCgCChEI7ttVQiJeOtT
ftpvaqwzNKQc9TaGufG+iX+SL3ikjDNN2HiR5tHvdKovNxrp0fkTVzk86yg+psMwfArv9GKXCtha
qT+hbeEiN9+rrPjTQ0Rb6Q/bXjjdev51Kyszet38TcgnoVccG7eaBsBM6R4CGMxAT+EDMELKK0cC
/WW44TTWvdO6X1k6GkOklRzjEtrs3zCJM7EH0SDiS4bPhLqXLzN0N171z4q9+H6/ztnm4cgZv90J
aCZYHylYzgtyLvsaXy42CMmgID3ViZrNZh7zz9q6OGNz+JP+jEh3J7H23hpx2Y05N/z+IYiNi7rW
am8g/hrtkyE7yuKxK7gd3moybOuWA9IzhNlMl8RafXf++2UsmSjpaTQqYQbPBh0hCRmb69mFT1F3
ZqXV4mV/1tS/28WkFjgb1VuqDSuCUcCM/EK62gODubM6/nxBtVDdffvj6/eqDHofNHn8ctLjuwvE
4TKlegFaakq8SngyjLlPxxU9NnFKjj8aXAhwdaPm7bbeYEq9tGGy5QCsrPyN1w+ok58QdpEpojcT
YzyWkaZj/VhHHN5loZkkE0HC7G216cPOCzM+rQChCDyFNrTijtJ/k1wtc3bFfzpvGo10u8+Xw0v+
ltmj4T3YPAPXVh7oljkvHRwI53q/sT7+rL0EnjuxR5zCq/xP8y6m/bainUpdArwl4c+zARHFGXxl
eqQ3orAdZ2XfQJVBO8XVyOCWme+zMZyEYnBFw4xinoSpA1sjTUky4e5TO1mCSZpAslNRCgdNVOIZ
0CSCeD9xIJbjS+hJ21O5N4iSLmoGWtObBM/yUKbzX81yRxBzw2pTSmT8VVcFDQX/p1xCBmGRnCa/
SLqCAS3zqEFtPq3aFb/fTPA5IrjtwqXo4sNMvZUCdKUuE6nRXXi63h/k6AsDoYjhFwp3ApoBI4ag
+zQtZT6KtE52RcnqKRfS1BfxolkWeqPqy+Zn0YTpcb+rBDbYYiEzsfHNLPAdjTDkMNfs3uLba0qO
cm32/p1FR3ea5bjfoPYksaG1dsBoY77M0ELj4wsQvyWNJeiBfZ21ma9VoaPOaI9M3RaL0/fHelbW
JSlHoM1kQ2vrHaXDBfXDluxVDF32QL5GpmMRi6RikZipTJYgTUqENj87IAT3cu2E7xze/kMc5uFJ
3QgTLfFKJR2RpdZyCv+wfkO6rf9P0IqR9BEOa9/kamkSO8dyDzb4E2xtYLOL94/uwWZmN7XTMQqg
lS+7GZmE0uiMmWg+MwyKf9KKThfXSof7k9oUTWHEgOIBqLcQv7M3M/Fk0VFezlg0ZgD/OR766Hw9
3BjRl97fkrwgRooawQRU5m1hI0oUMC+azXpXxoIjViVB1DhCQQxBcVZdOvzMxBXQwEeaIcFroMCo
SfocMnsHr/VyJs3k3guiaLmZn559MQmi23mo5DbkOCXbsBBY4MKl574EbQbQRCQNyAq1dyFgfZGF
cqGKAECqRP5gHnAhCdiprxVy+uNJYKPNlqJFCJgi+d27BnMzPWh4iU6dk3voyinJMvCtl/9jRZNU
RCbOPxO6UtjrvPdA/kYeBppCgQYTPNXDc/I3h1FshZ8TW3Gxm6zkeC51Pno4HjU1rUuxEzPId2fZ
2ueIBneXYuUp5Yuv96bWwGC1MSyKSZntnhJZSIZeRWZbF1J4im7w88/OuQFIK2Fp+W45VoPpiQTe
lsAKOFKJcfq4azeqwJfoVkkI8aZcOSPGCZYClp71t1MQeA0YvQpw3vTuIw+MjFRl6Z0uwYIM1uOk
SR9vzSF6DrGW6cLuE7kgdqN3HqQO8TjefC2774yYr8UBoF7O5JgoKKJAghrEa0uqNM5PkUVOWtZC
GM08VjtzQk000GLNThkZSkmTkRRVrhnTKH8fZtRcLJiZ2cQmm5wJBSThprSUhmvuRcAmYEd/UmEh
Lg8PpxwuCN7S3TokqL5aK/1v/EB4Jh4rOAXTx1sBBTBrQUVOI0qwREifX0bZKtO3PHTT8/JowMkc
pMc9LCNjtyfbU84bQm0i7mj2ozcss1unQp5ruw530k2rU58++JgEG5Ov3Ax+OFmWfh427N+kDmSD
esr6S90rNpJdcuODABZuxCt+HlGt/pNRak2v4B9zaB6M5medlMlnYYjmj6BP4cTdu0oKeTMolLPf
E4BVXDSjBy4kBEb2u9/5XiK0Ny+igsbSU3mwVipAeANpIg1ofMiHN3e0WjCaUZAxtaF0dYPwFJo3
2aAhcAZfDkIBRN67i9KY7BhhgTFycU+dqZV35WmHjtny8neiRWVdRlqtBiNhO19AtJXiBzIFr8FY
mjxmC1aDB5OCY2t+zjHiAE2nmQ93Q4Xjp6O25Ztb1X1EE7XzuSDRrVb8jidVZuTOTwyL3o76/GTe
FhjFMLeBBAAgBhYzKiQHMQShetIvwXtQhSJFb2hPOajP+vZYbCFGFGN4/cOV66w1Sy6SKl+u5pdT
lZdvTmlul1NGwHbIarDapq1jbvSW6/WktWeA/x3urliN5Om7kb8cR9WKzTJrcJ3expp2kfwWWpzh
GjGYTuuSK7I/TCWE4RxHneSqEzeEKCsl8Sl/cCF2eBmbDHtjlD+tRhCre3Ln2rgzl1/9RjHdLBQo
5CIVP/w0WEhPEAD+paTv7WmEPNB+po2RE2Fp90RszFrYp7ApLz4FV+uipXGUtw2xJjYet8RApb0z
fRaHAOjRrCA8RT2ebk4BJ1rGiAmqknn3EdJvhKX3o0zkfAQbKFQSV0RRGjUFwRf3r8YqjXjdqM/m
g4HtkJyZ0mWcnpDtzMHoL/ZbCgisf/doCtZnkyvy0wuNNskpQVilr3FXbJNuijQBaOmRh2UAGVeq
IskLlyJJCzBEbTiuB5Uxc6eubdaMo/raola63IplHg68f2CgDy13RhEc312sfrB3Ev0jKx6R4+yU
4h78EEbbTAHMbVXZx95Zha4Jpp2r15oCMMA6CevC5J3NKTu3GAPSqkttczFBZEOhUg8e4iWDZkFP
FP05EZ2QOJy5SuewFTJBshkqSHwd4MoKcoFHXWGxOQ6VHI2amvttXRf+aMeQwejMG3zkJwJ0otad
S9Ly2Y4gY/X3ofKqtyMCio8CxlnTPhmzHl5dEuzaADSytpkX+MZLiw7vy8HyFskARroP6EB4IgAz
qrzKrbZjR3NnFDviua2ckA7h/RWSnr5OiHs2nkIizqzV8PUm5PsE4ImJrYeDpuHpUFVPbLnDArEf
PHDLni/BxJZMtNeKbqgE9qp4zhmbz9+9mjRCBNcHkQwq/1+q5Waa3U0hCBI5hW9hiqIGuXcI+zV6
apzn+LnchrDx38XbARrvIfaOeG0wUv0k/7MAtZpmh32BbA6lZv1R2++Qehk4YqNeSF7IJcWWrpW0
zKbNuNH2I82ZmnMFugnYX9HebL6CtFfVwQHONYA36pyGbhSi6ABUsHgE2wSA0HLHX18WpG8EHsJ5
C8vlf18BPHrnOSLP8M0N7wkBtZzrWjXYdoczq4idB5/zXOiJg7OlYB+ssVkFhGa28om//51bEGbR
mV+5ci3yVqlaOqsQ9PZhCuT7ulDHcsfj+HzJB2KNyS3Ebr66/AQ0oJHTPSI1tkUgZ+dKhAdSurU+
LGhm3TPtVjRh1HPe38OS46Kwxrnf2CQyZRBKM/P1ISWxYTLrczPV3+KLfYBwRT1mDSRsVKdXfYIV
Eou2vG5hoCKcXLZ/tjcxYr5yir66vMOlUpQFxNszX1ybQGB1zYjQqr+wnYXqmNghgomDt0w31xBp
kPWVP4ZXqJOkHcYtjTNu8Ia6G6yOM4TjZqDOk6Cjg74N1xpQDzAKnj5L+VnQcHVea35imRQI6FTq
QbAEef2n+pyOfx2Hvsal8vZ6IgluVmO3T5Ve8IjIjLxTuoGb2Jh1aPIMjSTgfMSbVVlIA2BHN1K0
ygKPs9wUJ4oh9xgkJJakhMgavGjlMLVuPtK1jbAusbFCZ9fpv/uQdmTkqz09qYMrGy9WZkyT4fkV
kbScJC4XmScCwuc2SjC7wasnzMIts19xmcGA8VEyy721wkvJxNUyQXpzETBc6xdjv1YuJhQTDw3K
9AlnFkPTrNqhSKVxFAl9I6/V4WpRLeddlF2hLMdQ5/trpSoC1ih4hOWdDOaZM7CFJoYvii/Pgr8P
mXeG6KfalZqYxZMN4g5N5JRDfnlczyQJpoRmODuZA4CaY11G4jPWD+n7+JKBnLtbdOg3HN90txGh
DjtVUQF3dxOeqmZGkKiSAZsC5TSsNHmatClYiBLG153ay+GfjNQXNjypLP7ZhbGOXCVJp5rwwtl7
w3T7YbwhJ+/CdBPbN8xxmifj/hRph/4jfjDAwvrvRix5SUbcpexSF7Zdoq7budIQ3rVbjnSlQdxZ
+hTrlr5V5poN4N9taAGKYpLV04ZFMyywEOyc+OInmP/w7WSw6KeSD6I1rFqdxtg283eDabeIkvqH
d/ZpDSJo+mKvYeF/7+SHuM7w/OJ52yM2+92zUgscypQcohmMEuCmwc2tXRVIiovwW3+c2DnFEL+d
AWwIk+LskDkl79pql6F1rTEmrzaP3zhcQ4zaVvPnWAa03r8TUNCpM8N69wCPsJdGURrGR+tKwQMG
u9zHl1o0bGpsNOBOe/jEV4yFsxRTfq4ZJXpNUPoOH1i6N/qWh2wbMfjA5NLULGdSdW94BewTTH7n
5wPNdFf/Vwd7CYfaxcn1c22xyiu/5teZ1iR5IIoTGJj+/9N/3mLzdZhPxWM55KHAsI0c7lC+c3tb
w1hQiHmaPqpQh6UJgDMoq0T4dC9dBWG4AORDtCOhKXY3SEc8muqe90A+AVu0or0dTbsVacKQjyGU
tL5uVvP4SzXf7sA8po43+pZq1BgNyoy2gtvWJNoVYvkePibSVYeGfo9O1+Axl3G3lG2DfD0Z4Ita
2MZyEUonFTP6HGQeHx0DBh7UjeKGk0xVsIFownrDuuF8Ou3gr+0EjsG8h8s4MoKD23jTFHsF4PtV
5wesQvKjAwILnpOC0jjuhdozCCeR6XlKPf9/of5RrE0UIdIP0EimA1ADomdsegO0xt8bYk2FTlPo
nClXRlEEitug+VIY6cRzJrDlWw1sjTjAxkABJcgavEGe2kzCi+96DFIDuJEJtIEvHS9kooBaZV13
4aetmeJ+/c8RMWgmx8utOlLagOCWqeQjrUIfl50BFCA77Wtd4CbfXJEdE9O2705uSJJmrAvCrqdr
PH+kgH5jd9qILdlRZSzlVJe1luuWuIp/BXbClxfMhKKCTFba8csfM19EL4J4MHDXLpEFKX6TqVP1
a7cbqzQ8W6HwkpiIQzJBOm0ujO14DqUZEM0jYVbz8lvA2qXYVeFz1P1IzYTBpxexJuPCLkCUcSbI
TN0Fktjl+58Y4XLF6aL4B8E9K5qjIKKiVl3jtkdiYzRs6rmT/fc1sbITRjHPF8O7UmRQ8B+Qr43Y
hsUP+7taaayhRPbbjkeWv26PbCB6T7+pSlg6YCl98F5Rou9puo/zBCpXqKOW8BL0zuT+rTcq+QX1
H5NRirnvrrJJL0vLSPPqiOEQpBuaWZp84VdlOdvI4pQscoeDOOSWpTcWRS/R/QB8i4wCrFJlgJXH
2HdY1DmefbiYSP0M2fSAmV8CQ90SRhG00EjoyW+KMtsbNsCjT1lA1YORFU7J3ts5cBCt1GPV4Z0/
tl5PXKbcAaEtyzfwRPL0p9jS8o1+6/DDw/TD1CtjVurOO5I4f1+SOl8YnmtU6QpTbOa7CfFjba9R
EbMenRZkAR5QoCAvXXgfSzar/JuX/SigDjMpgZBNKaZQyuuJ6REiyYVtp36F9v6kJxzN5ObaBeDb
p2znnQ5usqtLJHOzQSgO5JQWYarL0jIz41/Hj2nRnXu9eVMl+7MpviX69kmCRiRiy/JmJLebcc6A
cfZTLcKwJRZ+Z3sO0kwZS9oICOuOprWIKsuAb2bi84onAEYERDKDFNcg6Bv6ay1rdq1ZU3nTOFG1
PLj1KbbtNJCokCoBxcbdu2PtBC8hDakJ87DPIe32/XPmCAJESoQ9QvPe/SNgsjRbc5GpeOXdogel
d2BmSOlWO/6LHVB7gDemeRxbGJXFPC1UqTRQd8cO//LGXz+4qLmhWhYTNj9Ev0MIRdWCi42tsgMm
nl0gKx2HjYJn0D40lHMGE+lJQkOo6VljFPLMOTqxmYHUPCymzGjSxqM7IHXKrqGR6yntMB7Xmwe5
C2xsrxi6Ensj24hLqszfQjsU5Y3SQKw5TP0YFSZEZKexyLquYo23oz1dc7xSWmd7lr2hjCq6j2nN
1rYOoy7YfvMX5nTnIXz50owyh2jZ4QIYxWrOlF2oj/2fuhPyvzkKI6nU7GRVZoj7w3mmX3DtIPud
CtjEdF45dr3At+ah+eU+PFp+txPTYj1t7rk+XssXj0+zhA7aJHiAA7lfkI+GWYs77XDDtakvXGDt
fRE2Qxj/fgeURAzWsLR2MkQb/6QrmkbkDhQ+CHhB2a36JNXX77WRjw8hUUhKUxCGtgsVqUtDHIwx
T5QiU3/oknftloFnkX3fOvYAR+G5urmsDVQqKVVROnZHx+uQ2TLjJH30Iws85rnEC3tFBPUFf9Fj
5cSYHSxFEgaymROCZI4hSSdXEKjncyJG8cgMa3ExQsnY+dOzXGq2Ss67jezkmaUpn6SxdwCdBjwH
AAwPZ/zeGM5811PlfuWPtzcwtbXYoNqjSpvh1P8tt5KxlQvHn5BrorlFlTHldXwoBB0IgiEiSfvo
60MLDeMzUENyI0dWvC4tOapERU6FPcE6qu6uXxYn3m5fdsYARb8JLRzidCFTToqqfBxTR+jD2tDQ
cD4MBu7lNAnGS7+ZYSK6cENvPscgFmWzvIWaS6afm3OWmN5bOmZgrWiQVuRpRYnO6z4Yz+sOPuNZ
Twyncto1CwaKdqu7tmbR63bDD2cVerUuOLCC7O9zPWVGBNSWz1YBYAav5OCABEMMNvpfwC24Roto
LMlNb1pEn4j8Hvn+Zk7RQFHeMEuj3c4m0j/+qybG6iABbpvKR5+t5axiCcelmHDqa/RiJriDf3gG
tef5xrCFdYc4c7ey8IfL9bZ32RopNSjGxOiUlKrFSxsY0ISiICVxqCv+u3/wayPTxwlcDYkyhS5v
9SXr80zrjZSb6HyxXCz/jBqDbLRlB4X8YgpUR5KEuFB598t5x9DnM8CoPjPC7J8s95qNHMKsS1Vs
Rt2QJYUHf4Pp3frOUePs4g7Czygz8nz84B3ySRjjcm29wcOjM6zdsuRSSti+iAFjHwo4M0S55yrI
f8/J7/amkLeNlusph/dTeb9qWJ6jtC/6baMo48e+jlFomYspd+pBw+xkiFL26pbPz3R+vugFUNRM
1NhSPPn7xsE/9mitBb+qJNzEysQOm/40vBV73fWMjmL0t1yb/Qdj4LWIi6ITi14C1slpSm+7igo4
BV2TV2KNa2+T02pkKVwbury/2uQLltoZBj2Zb7iJRyPT6zrlHuu68a+VR8hgAt53C16tMZMXw4KL
QTV671E7LVXyb208zvfiGcz7m0pkS4NXjCZlXcBOVlFWOlnx8RxVdKuoKHFGqTa4c6aXwSnJw5xc
folODp3DBdKh3nf3D4phH0SFxwmoe5Ac/TckEp4f+aaj+k3/icBn1gZGwrlq8hwsmTedOyu0xj4Z
1cQ5YcKaklZJm2cb6wskTIanlJMBtLAc66unl/Vt/oURmwvvQElAVe47hI2IRPy2E1uy93Py/Z0r
un5O4a+0sh6N5BUU5CUe9226CjjIjIF73DEuN2LjknfStHA5HwZjOi8M80HC6ipIEq2Y7r/TZ6k+
p4ZRtxxMjtJss6ZVR69P4vieaR3upYK7MTxVJ2LN6wA8nSCBnsArKrbeycJES5ABR4addrszwsf9
W9yTPuR0CcB/8PUlynmGzBE9YUA7WcLkAHmE7XPIW6Gc+/jkcOBh9BvkctBeZMcdUoyyBfmlGJO9
aS2oI+5P+Y1aPwlWwyNowV0lCM2Plh/oplickOP+TBnJdgLMfKTitCPMDPaxCx3ocj9EXVHlzGbk
1oJal7bQkHZBfjgi/jU6BxZizUQKbjpU9JMWlmlLIkGbEAS30skfrolhrxCWEiP5c4pLEr8jRb4E
MkINJ/dcvDbo0aPOy8zjnWGS4cA/RG+C0KcIO41PirAWn/XjcHg8osgc/gOQkoUbG6FU5gyWVYJB
LMx1vGEJ/HilMzeJe4r3kK0savEYOpoFm13uWD+YaD3AYhE/iFvqoBiaC50//Ej3OXvLVU28+2Ls
slrL0jZw5MOotqIOVR8yGW+/CHfXxeLzFgcs7bCqSnTjbwupOojQwBU3zGw5nx2/ZSpQbYn6QILH
KaS65Ce1gsIOUo+15VtLxiS5faD1vah8HBgCmSz1a5KOUDGvxlpVEICvSRAqUbEusLUqwAJZqtiB
44JF63TrJ8eMBDw7YNDFKnQwXyCUWVGezzw7UpKetN5gckJCQG7oxxgnMbV/jNouRyt2QLb8Pl7I
BUNFDZ/jtP9+FMIcs2CUbjFdiqNYoJvV2+NB/d6ZLbOIubX/iPW2eJssWJddO4r3PsTIG9rzqxup
j7gnUMqk2IS62AEZn3qVtDSFXI1oKiW/55O95oEOjlQHZGCR3mPVbsrI/2G+cia7CaHOo8g07Rsm
qod4Wgf8TfQ+S9KuRU9o4WDK5/EUZ3QjbPp8aLdM0LIw34ykwMjvttVUSgMtqm3ZYGid3/rdlf5j
Iqsc6ukIbNaW343hC1jBZbUCbgRdQEEADBbHi/t14rtuA8SoHFmo3cwggHTwbcAJycXTyI191RnL
jqvJYoGaCIMrKw8KwtxZ1kYhtJDELebbVUlVLuakOvvDG2jxQC+9eEnbUKJuFnv3WJqn0VXJVvTW
1nPul6QK62P7gEihAEiOM9mRt8IYHNEWWoFkZMOt0eO+utgUhnZ/twEDscMhYL59K4n8nMyi5d2T
XtoiTOnRRFoGOBWadOPyZfuETwwKHaO9L4H0YT+3jZyykN4kJgyU6w2wCPgHkAGsoLu6BuAK8tex
N23vpwqMWrT3km2ksx0jmSc5DoIpVux8W5cASiOXdFqtsyfD3OA6OjOGQ7YNlZRx/gKScBdu111J
YBt/ldaf30eseYhBkQYARxGKnPptvtercrXWPPgJrO55ANYsKdZANdrqu8A7wxcn46+DUqRAvqqH
L25AfZqiSoa9n6Rygwk4Ji2qdLtG4mxRPUbT0I5a+izNMUhBtRt26BKmEa+TJtkD/HAjjh9pHax9
yh0G7jGoIUaM+KMeyyEoNkrRHhrI7EAjnCmwkPMm2ELLM9RZPoow6WTl7r6dNwZjS7nnuYbOdQ4D
pgcdIkGKmbGl0tFhA/C9fmp+NocDJ7sadt+4M1lzDJj8GCFzwqA4bOaUi/lbRu50vJfZFT3EVv+G
fUsmcJ6tDBRFhjYls5wPSpemc5wV2Ug9TNw2t61ZTAWlO58Hyl95ca/i1M0IjK87r1lHu61rYFzT
V/jJb8ZsIS91UoLV7Imj5tLkoX6wcUA222cC2bw1qAMZCkRJ0l0aCpJTFDfyGe3Xbx6nrSv40wMT
iOqEGMk5uySI/q65IT+hD5a6d5QqD1TLFR1hlZ/dJUqe2kaqGEEaMKv+E9Lu2wiHkyOaZ0LEKtaC
2EJ1TrYsngoSPF9Y18U/1xOqNvqQxlMudIy6CEGi33c/cpK+A0rlySoX38PbjJfqPkWAFZyO1bRo
fyLq+ROXg8Wly5ewRdWrnEtDbn+gW5ri96AxpuKlNskrxTnMH/sLA8fjOYdl5wpxThwYmJ1SZtZP
qPcMc1BS3J7gUTZbQo4UfjTWkMTODPrT8C3+NJ2LKhIJIO86w2r9/pybQDm5O4e+xKmImxyzIroU
dHZLlzd8O4uOEQmi1+Sm1LT1mePOFQUG53p5KHEPCAusUou/M+MHJ+2ToTUL2JBy1opShqTZ058W
x64KiipQOY06FFMqEyawJcfgQOtlVVKPdRbmZklYG4yOPfBNzcZr1C/RMrd67R8U8TUjby7M1/R4
pLzt9n4a8y4T7aO62J11IcBwvCRtt2u4/+FshCg7nAkox9GQa7+zKPvxMcjdQlDHFKggNUbtaRx0
ITcWMxwzETg6AauqNJ9nHqknsVECT3T1RmLan25v5LpVYwrxX3aQGcmbv0VdI1yOBiH/pOoEUhBi
VcC9rwyGSjGw0qotKwl8UawrTYqxC8bL1E/ZxWInZx+SCZjVcuXc2MMQuGTnR5uSkyTrdUmsdUXm
SmEmUGz/WiqJBCwQBVrWF3xmn1ILCsbM8AbBOygOnVrZ8kYXanlJ30cmoAmJEqI5fHysKW930eQ8
MMz/GJhxzn81K+N0rEom4E6raytsTBkplSu6Q8nENV3Bn7W2JaEvOn1DzfVa6M0ExoPyB6+otdAE
5mkPK5WJeBXfKF2X5vSTZozqJb/sQC60WuF0cGTtoRyhugZugZzA8JlgfQ7c0FGyqmt8FF6JZ4R8
ryygg5YxUMqZcc5dEotFEIm/gIXpayp8rfl7/Xb9tvaOo9Zcd0N0c29qCdTcRZA0qmo5ul4u0vnX
+Vr6zTttKXX4buC1DQIe2jKVzdDgKcpUiZF3x6D6BJIZ5DqUfa6EVDSIc//vA+1nJN8N9WJVui4z
OL9Y2OEbrVdvcpzIKcli4sLXsu38SBm5PKKlGXr54gQt4DfkdIAGJe7SbY9gehnDPKQKorDlXT1N
m197i+db1zWSqfxFnU4hT/zCFRmOykaKmUhpEh3KNMrAh1rirRjO1N/AfGROZHXkh/EL4xQRGkMA
l4/AyIxxcsG5CFfKbMtKV3qNPr/yfTGK6H4eRTsZ5pnG3vfK4hRq+ffEQLCdv7ufd9YVBat0BAUT
mXEZwyrDpZMbJvrs822HyUZBTQk3eO1pknCt05S+V1uhs1An9U7IWC0f4n+DOcQB/1q5RoK/f5mj
wSPuSyrQH1bFAWcC7bm5giwDD/j4yJ733ZQ7ZcJUgSyav5c0mnozOFg5kDF3fYu5YhIGO6PsQlcz
6g4tPjqtspJBy3TzX8i37tpjGZoaorCtbrGZaYx7iL3zBssSLI4ooXsEw2SJLQG9xdUWjJ+ECz8G
ZjbFDB/dXcCEBdN7tfxoNCeLy+UMbc/q7jsCvHyYfzu9cuxwHI9Uudn3lxiSHODAzubOdo8LUa3L
XuBbYyLeJeG3VOTNACHYHyrHbbwl7iDPd5sCpHyOekvz+/OrEtKg+QJQOmhCjNVp5SixAlqV4qNx
Eg3WHlJQDZTDa8B0QaraXnqIkFGbdvTFFNXEVuNgQN2fjF6tyM2TH5AKsfpf6hUyjTzbURk2P70J
1nZbEf8LSi1rbMHkgd1VLvAKLOQ+aOuXDAuSx+wq4vETQjauyCRiELBzpzneEqKfFNp5UKQ5sMFc
svEYseFe4dzTufLCG/VVQrSV6oxhBlC6X+e+7Qn/57WmKxc82r4aJT4pNsj32RfG7z6RyE/+DGCW
0xbELY7+1Lpfg02VGvh1w74/YIOfAeCLfEByGWAo92KCnCco6/lTj0skvWOADL5lFzU95uIrIAxt
Nz6jxIBgeySPK7JATHYyMYMp2LThOm2kBSEpY7+qdPKZ32U+kMPcH+0g8iS17oPYEYdKGd8rsqfW
eRVkj5Rz5zkDdwwRburmpMs7rEPCp4tyEkbHu/eBdFlsPEP0g0QpbiXS8WoJIIhZ3Y03WbVlGOvi
5TNp3n+6g8uDw/l7hP+oQfY8ixt9tm/aEOjmPrHMcfkVvcP8D0jHKaa6wT3UCUB2qTw0kme1iXsm
WPeNKl5+4ZKo1Eokvl7GSRwLA+huSoA71cYTj8CA0WK8NrLxMAjhWhqbZvRWSkOEwJoV1fqyWYUy
EJlVsht0aX9DJzmNxZS4wsl55fEWufmWTBwihBWnPHZBWywAi6l8FH+DnEiISXW+DPbHq5/n9Vyh
s3OsGCP9SjCUBzPu69UbIiSD1lXlLbGauPieuyVYO/aSnrlm9SiOGcifXz0IT6DZ0B4ou0Q1RgpW
1YXTtGfgdx89atZ2A5tAD5FQ2bb540WgrjIpBmImn/GPap2MN3K85+QNLanKeT1IWR6O/VSdgcyy
QtECTCpNOtRi+sGHBBroLlMmUPdYocetsXayMZR4gOpGBMlaaxDnKPsfoa1MgTg+pefrAmQ12Var
+wWrGcaNAMjNMhfbcPDiFV9jxz3E5PPBdikd/cA1rd38vjT7qG24JnkjQ6d5utbs2J+AtE9CUNqE
xT4f7cdTqaguvHUmeBOPD7M0kOxe5WF/ypL4fr7JieJuXyuj8gdtcRtczmgzOuFpYIxP6L5mSjbR
JDgSnzAwlOc7HdeIl5nyi4Z52jN4j66TFdMx87PEm85Mc/IDjmgNcoWuUac8hiLno4QOHoZbKan+
vexQoX1zqVGdHtPFk3yAJoxfm88Y/3RWR01KuLDzsVrMgFnxdzGvPc2s3Ap7X19/lHGR5jsMFWdm
o7Y4Ak0Ib0d68KAg+k1B8om61jpwbM0f4wojrRwXsTsU4GPt6+WjeT+mtWHM0l0TH4PSddSSW0dr
ANvNkDhDg3G0BBMadJCl0ofPqugeot6qL96Y3AObFfih27nLwpkteGrHzLfIi43m37beZRQJdZdO
sW4Gr8CZrRDp9B75Ckv7OOiDMPyn8XMD7Dywtnpl1RsTkCWrI6+x1GOdLxLPrHQF6Fjh3Ts2Uv/B
ZrdsaLhf5eakIH+WyqDGiyTuZKsuZpKMxS9oPbi0R/C+VN6iyfTZn3C9CnOJTc9MLCpAAJLTWHzr
XLyEBV9l1LL5qVwZcLMGEnMvSTCpIcbdUiUbv8MJSn26CusNYAnebQiy5XVpd6EvjfFrqyovUNcw
zj3/pi8bOK97u1YSjqSt5WFTsNHjbojMgpx5q13/dUmM8rLiQmH3vZd0KF8/K0go43lZXhWTqzJe
mtNLFwjvRB1J6xVgxTA3tn1XMGScOAUCyg5ruwRp2ru8I5oerUALCL65sWzjTIe7xpVqIR2Sa6Vw
myiAr+BLcmVIYB2/TV7iRKCDvoSaAUeQt23i5zev4V7Uy0JPTSrL6jNsnty6CcHo/VLQedkPZqol
A1eDFPUyg1tCcONhKVW8l0qhoZssD7F8jn3lpTDmYD3n76dcBRF4H3nU0XtRgty+Gt2MpM7vtH6x
v4gXusCe/Nzx2FS/Xj68TN2W2oViKxJSMInKXuHBE7QsJorcWiKadL1R/mhG7nZEphgcg4XHcAKQ
JP6e9k/GWl7XdBvPWvi/sVob0yD7oga0p6NVQ54V8YZq1ajWIfA0oWaDrvMPQlMvyniebuHYzIa9
OxLB/IK1VzWMvjiGh6CqE5r+y+GzNgnytne/ZPLB/eDxjgnCY1+QMhUD9hPxaLztWEWhYb4qsr4C
H42DI+o0A43NE3J7W6Il7BIw4Wm2iywkHGp5N7WlSm3a2cUh4ZPIp4u0eNHsOVmOLiW28r/QvVb3
opGaXE337cwyWw3WmLA8E9m9JZpr8G48Ng+lELq/9wmetWWHGgG2xc8wq8w+pqdQEvNp+6Df8utf
KTU3Elt1++vv9iSgZUBDWMMdEUZ3mx63gndZcJ/s/60XOmvWCwzWz1HESMzG5rWErrdJQO+F6BnM
zo/0TJk6nPhHaUqzHpstLoOZTV+bYp6xjGhs3xafVzTyV4uwCxyOyhdisdOYkmD96anmjU44pSDg
L5V24Cotix+so55IiUOwYVS3AjZjkEvOVXRzF5XCqQJHj3DDAUUyPQoNhiAbOdjmr4KHBgSbqVvu
9pwFtbN7JvOE74a0sgzx45s9UPLYfAgkmQ6ERsLZAtqwi/1oa7j0YH4GxdRd5IqUlvBLT2e5pCO4
w4ej+HiHXDj6iDo8nL+JXTVrJ0BjR/SjbvIYO1FiloyqbTt+JVfT14FpvHF0ySVhFuDGzY5Gl4bO
cMn9xnKZCb15t01jO5m6shfYD5MciyXdxtQ4E+QZD+L7MZ1BaA7CtYgzVbY/nA8skn813eoKT58i
S8ssn0+BQd+yfSSMW57dRFoYPoe+/1tio/vb0AEGmb+aBYltJLnvN8XWoIBzoVuHuZieFLRVW6tV
ToEFDD40e7HCBw6f6TU/Dz/gvu0zU5H59kkA2268EbkH9HkZCUA2Udh4eQY31wYijb6OzclYAazf
m+SAkkfxml8ren2o3m628oE6Kk0ydvqHKVcjMMpKNSBX8DbD0xMP6hTpZBHQlVunubTbHRLoWQl6
crf3hTSuKXE7MlTxyWtKGN+oxy24plbQRtuLbJBwCROl0nRYL06HfGiMHz+a94pfyQ2PYpcm+Dyr
c7pX+rMNR3vo3kdpQj216X/1rQni7+8JdaU7lkIPaCn8J6Rq0LxhsPK717I7pdx/GPXW1yzlJ4aD
tDtM7dBtlvb1P0rqpm+OoZpymMoGR7Sqh00gKTUfwyOTunOb700b7VnbCfm8O9Y4XxImVtbazvVk
dgx2kbaLKvwZGFlXwbAap9z3u1+c9Ml66QZg28YfLWul/HQNPa54NNqjWe4KP7eOOzdpyFGJ8RF4
HwQ51B3cFJ6cR7Y/tKdPBlsuc5Ce9dalz6LaYTV6NVBB4L6CgMtfkQfvZHgQLUzXPFf2rqsq8erj
NLnsNI6iOo9o5LgRZoTkWb45868eYrOkSXA4pdXigFJpBBPPUYljJ58MxaVl2Gp5esi16Aaf8sIJ
iMImbH9shsQoiqnCOlZL/PQ5yvVE6Yrlg7G0g1sMDLxn6XV/0JcfXkenZ7K1lkaX6WBDkCvwvGpO
e7ODVoIlDGHyCmVnWzYRUFe0A9r3EQJlAHxpZ8SO+nRrcpkMDbAmMhqpsY/H/BxkpjngMQ0cGxXi
gAMQNPzgHVno0ZYFqJKwHIflcI+TsuCqK4Pcn+M2zb6Ac9EtehHCc+vSRZUUmZI7XOYUBpJJJVYg
uFICL0SdM4GnrwpvY6pUHNy2YKSvR5ONUiM3TJlEJSDx/KlEn9MGrch3bOvHO4ft3Cz8IcJn2Brq
GczccPMOB/JmO0ocTZ/1Mx0wQ9a0qhNwsydO6ICITGcYde7DKV9wurOlLUwq+NNKQN8+XJwV/J5f
ZL4Wq7uWnqmKz68/NrAY2c38yjTESLbSJgRIsY2QcHkzkvE9JtpjcQ3E8hOjmV2Sl7Q4XepvInSs
j154rMq7VE28eDWm3RhlMTOlxO4YJbC0OmMrBrUv/wdBJdhrJ/ivxMCCj5B+uIUTWDB2ilaQ5tqu
2mfW5GHnN/frEWa5EWEY0LDUp6nwvsnzwXvlHjOaAQhTr8z6pE/FeII3feUzDs1+gSa+j0m67TCN
ecGOnhUOhGhPK3fE1a/ZkUjNPjiGc5oJrG7/VY3twCLKkyamMu6rbkjGFxuvmV1ufqsNHPfH5eYs
rFXBgb8MumEQTMestI80ff5xC2c95UhDRCaJVM0HGQHE7ilEUKV84j8qMpoQAeeT8sXTt6NJ5X0T
+Duni3qMsd3WxIj0PkXtgXFYlYr1f3XXbIolD2EcKb1ccT2KshiysxC4OxONxe8ZgajKtpUco4Na
LXU0c41zEjOt9pRYTxQ+Ij6LQkqLr+ljfsbvhum98huUV41Qb0JoZL3q9oKvAw/qkjR3hcg2szk8
0V1XjF/dDjcNQ5mSuOzgWApmhqC5P8eF7s94FK4M/8MeDa/T+0whnHDn8wCf6CD9jLttHf/qOyDJ
U2W3CJJjrO/ZQydMd8eX/muYerkfYymfnFE5GnDlgDoHtcePmAPhCU9/zuD69DXFXemQ9YCNs0wx
1eXGkI2l7O5Ha9I2QzTsZ9LS0oGTghPTTeOYSABy9BuSn2ZfZuWFsJEBn+ZTVN2UB83BlstJfPuw
tE3QpgKzKqnyAplkyk6aT3vPJCDF/3vcW8KHQwT8no4tgGLSNyOPavXtmc1twnxCQ2lJDNTRUQ5T
EMX1o0A04arGaCFTmBTNGMiTFDjjhSN1gr+2xawZO+LT2MNy459Z/nxDO1u1XG/z3lo/6kDavL+I
pDa9nl7u/1pLJ+k2yBWdLuvycEfHOaMNM1vn5LQ4/nl5p8dF+Gzf4yLGVKOX0aXjZqthQgI3DK9y
1U1Cc/Lcp1VWqVXaIWMYInpo/SK/KrzUkcvyD8zvUOH85rWu8SBnuz0vZ/vTwZWktUPSv8llWb7b
NyGYDK0T+BDPRV1CmHarGYsr6X4d4m83ChSDQetb+BSbVXpRXs8FK61aHehya0rSzUmvKqJWL6hR
XQp3P+5FMGqiP+bGmJ1pggj0ZRg2heK7U+bWMEuRoUdpU8T7qBh2wMHyHNIaAYEtd6Oa/GOYiUmh
fy1hnMr6LL9NBiCpOHN2xYkjYjPyDrKtJHSBkJ19zLAEf8ELKGJ8HHduKBS9HDv1Eo6S45+OIL/k
/T2+Mff87vBH7ohF6FDDVRW50DleCmHjZETE5lTJHXNrrDNAEaU8HdT+VDFoqCfUwP1hozbmjIGZ
rrc7gdecIJ3r+Jz+mgUjJp/12Y3Vb+Pz12R/8UFEztYpn9Ctq+0QIN8YoLEdWPntNneal1R2kcJd
kvpB0B9DFhN8VSzZ5F669CBh/MGh9jkUyvZwOb30Fb65U4N92X6WiXUHK8Fj71TxZc6V7AXXHVti
yR1pJDa7LwZHEvd2bYtLWPoNtu/d8vRGWso9FpcW928/GaC3uCnpnhAUUbgslK+yJ0rXP2JCwKXJ
dxbdZI8h4HxF4oyjpIcM4IrXeE51TCF8MMB+zD9d4MQYHquYX6wRzZOgt8VNVf+OGy2+Nkh3O4LW
qckjF3Cqv2OHWDNO4mgCWwTSOixId2Z8BH+F9tuvDpkdtT8vHkXtyFPtRkIHGYyfCab2WbcEdcQP
2UqNx3pMWebF6bTjax+B1ZLwn8vHftedZIEOM9TjOS+EzSUzbj0BvzcEMBgjHjt7dVcQaqbpCRya
f5zkBNYBXkS6UN4Wb+2A918asWqSGQxCiSTQ6MmUTNb2vIxvkZ1swN9LGW7pY4bsuIE6G9yr3xUn
H3OPWh5DJF+PYNhNeccGBtrwql1HTyydLA+tf9nMt9NvMwnKkVTk9E+pBbs17+GL4/iHoJ2h1W2M
Bp1uB217/Ul9vy8rOSzR2A2FZbmPArWsbliuup5/EO+XU317buP7Mwcjt/iLinypaoGMAj+wlTYp
OO0UQYTY7IYx9zsKMxQmic9pX/HJm2gxesVfwEWEBtAoDVcZM3umgAWClgO8nbni41Mp3HQ5c15p
JBKQnWi/2MGeape7E2+BtXpHitP0Yph8aOtwiPOFUyoURP5aL/ZHh0aTLiEjCciuPdjNprHHWqTy
A+/Q4Xry3Ba7BKp/Y7qCy5MAmofLJvnVPb1vtns9pDUeg/X6IiPoUxCmTKox6Sl89Z8f35JSgXjY
Qu9U64Zb3OXeMY1b7RDv4DwVyo/AGSB1PV9f7xqwPzTsYKGSG4jeEa1LtSbgw2Zoh+dma3P/KnN2
K/OA7pmDK0kFkVZ1dH+dgnrNo2Bh1q1MK4mjhbxIm1/VENZlAb/g1acn6E1v1fV5b+3sQLbSKsen
OETp/Plpncgq7P7RWGxABwVBsV4WZGAKaV7K/v72hS9eu74gnfkpRIMIh8sAn0Xrz9GHDleVvNoX
2ILctx43ZBw12prQtdS4FJoSPCCxDN+OvUTJ6UjCsirphseqeMf1tpNDs8ad/i2/1ia8OiAtVxM/
tIiz3MzMVtS8qMWjtrWkiwpv/6cURXioKt5x2npKP5qcR/E7h2yF56+8DNTYDg0M41VGoqtvnd0y
Lqglik+zc9PZSyKiVRmUKjwtQm5XLfAPQgOhQYx9cIXZZaAti/dX9cve7s9xKd03taGm/HAkpHmf
J1nmSsxFwOwu5iCTOYRXLkb8Xs6W+FcO8/upogdrLl3g4uzQVo4MDy3wtSLT49y8rOTtnFyDKLyn
lGMipCwIVHWWa4xMd4SEtT82uvL4bpcwP2InOS5XDZTvS4daRq5FWsvf+K7/OyZBoL9Ohq7Ah4x6
f7EwSdlbH1YqAu77B3Xtd+Ovl7tXes+xhRhMZXIHCFpgn/Et6X4Wgzqw0ZnYpzzXGJdYhNXuH7Li
MDxdJ8kNroTmFGeIy1dEzzHgHv9QPvSxkqEfNj0R7F1Mlz8qWnp+yE9VTggITuR2Gdzr2IChbQ9N
NT9fNeAUVgXwGNqowLKmCxIaz/WcEKRbBORZv5bth3EpzPMEDnkhoVz3IeZ/g4Oto4RvJ7faibmI
1Ks+utd0DPs/25KK+FE/glRp2EwzbbAIS+4Qf6dDO0GU8g+B9tPNKHVKjW4t6m2zikkCLUg6vsb6
ciKr13uvyw854oX8u5tlUdrZnuAx4bIFwcKEelKbPErORJ9YzV0mouqmFEuTmusk5LLdiH8asRvG
oiK759MvnfMGStsIfLt2jf0kib99q8nAB+TB+dvIEO6+xtkpqNlZmhf/P0MQxy9wpbEWHl3vMPYf
Xwd63vqHrvBMluwAlH7M8PNq4n8KpsGR2FMWBcBmmsmJARdS7k6OeFwVmWPisxHFV9l2PspAnXt8
H91rAQXO1hKneXW+7KCBUYx0FD01UQkFRmTgbrMuORx85I1EJs44XEcVW5unTdcPnd6z7LueyaT2
+MBFNnHiCORuddehMueG/TPc85AGMShx0+9ZyLXYrHbpAxjnHPp75iTmtT63gc+9pkv2+yZBFRY1
ROCZDBzGmv2nGGuKJPzx0CqeRTJKmQOVcicSsgjXqdWi/kxqaGNjsny58bAiVDAkkJ9JUiV59LNz
wkDahb+Vp12PU3qGJTyi5qKoLWejLx1eRpE6o4sIySfk5csrt2s17J2ivxXGR0tsLuzDz5a0uMBf
Itl//AbDoOn6FmgV3RwgOBEt+KdrwCS/rkOqZ7HjuQPEvRuSHFA7LW72AU4cgsEBHYImuc1hBoDE
HGOCJ2pggh1RdOYG99bcEvWJy6ii6f+dOkPSd+fQ037Dk5ZCkQFwyhlUac7vMEms71VBaegbRW5y
DXa2pIvRLsgu9JPbRRd0WrSN96Jsvsb281JIp4zJkFopT9xtVVvY7M1YG3VhxedUNYBSClSdnh3+
0GtWPx1R8g+C5RzIaYmqAJqoiSu7qIJlK8ZflmHdTf6a9a1LoNe1OeF7Q9yDonQwsDqkEDen2OSc
0l3dfYeMsI2Tosk/dRju5xu4dMaCtgbh0QnADy1QhhCJZK38hJx1wz6wtRCGCl8DA3ARTVUypmNi
nj2dII/BBdBAn4wkXHkT2sPHL6wdKThN0nJbPt3JJAmLmj14eTIomHe9VZBPKQjwrpcAIPGYOkaa
aoI75MpdOIe8pjzxj0rftQY9VzumqRAhfyRYoEbLkqHaXllZyWdxj7UGAQnBILUehvw1l8wMInwG
p2D9KJHcs0Qqh41E13QtZf2zc3mDSaTDdvXJTUQi5qgl3KLZirX2NpV5t42pvGwN849ZyoQ+Whfy
fv19sopE5N5Jd+uIs6pmycqLr98ZbwifKDReviX5S5HhzNUVHs1G36e3MHupvtkkHuEpCsQ3nHEi
2Sk+1G9LF/MHuori6Tyz3ZXYqyIUy+xqxA4ApDMRVh7ywTd1dPRuAoeCawYvucFVQnVk3AGe0psH
icQi+WiF3U9qFrL1LNGdRb2YfoTe2PhJS8Kdku5AUw3ee6Rgnk02Diy91aCzXB7AJbiLjDeuzvOZ
6cddD4coPNlKw3biLxA6wDfK1z0BL4/5U5QQvGDYYiD7ohjYCZUw+fi9qLgryDHB/sTf9ASw8jXr
eZspZjltq/N4lNRDmtMc1B+d+lUsWwdks+N/EbW13Y70ghUVbMdODu39CmvmoMihGBZg4pyF7JuE
VjHN6cVbPx2PhvJFOJjfBI0qsXdKDVmn0RTEHIhjni6bEorXW4UDLU8DaIk47CtaSjOTF5omteB0
/jxSZbLfwmEFrirjorQqjlJNS+RHDmisr5GIr6Q0rkhdOnCCb6LROqZVelY+Hl0+/tjTcuJv3QnJ
qDNAgKZVGPkV8dTdfHOLEUMGAiqWW3pcCWGa+6iHfACyLWWEdJNJD9NGwjrEkJXLhQCtOZlfhJHz
iuc4rwEU3m1R3Fl4oOpop/YnRSfbyuUmBgrJPDGXo8H6wVxVcWLobQ+rF7C+P4EfxywOkX6rTyjW
I6svUUElVjl7QZiNTN+72a3UnZGVLRW3DlYgCXsck2GoHF2A5mqlfqbgx5vwC9YYeqbI55L1bAss
Opf7+qWFSMP0LDZPOh3u4TBJHJuMgD8qIISD/3zmxC/oDqpQM0LJ7UOasLBW0GqhoTwnHGMbNgv9
Wva/hc4KwM4E5uzxVeJDE4wLMKTvuMpaeuHzqCKmCGSQ9gwTH/omkBFYMlWsDGSJnBWF9jcpKR4q
i2VHPKaWuNqrbJQ0AXjRGalYXuIr4Q/2gcpF2ohtz9U8QNHTgJlnaXBtVTlw2+XYFp1BMooXJQYF
GCWm+51e7mKTy/euKTrtfP0L9ukQZjInhOZit4wKz2WBJuojslxnwanasILqlNejFR1DGawlJQqC
vAeVMasMxHUbBcDG/UsV6/h2TA3dEb+Y9Z/FVU/YsMx6Twr0cJxSATLTS6mxKNOq8HOyrXj5jdct
bgFmxXtCOZgDoPKIa8tifxWhTcdc68+vx7QDB4oTi3R4SVvghiVbL66ldO2yOMHsT+I9mS4BF0iL
uArufa9w8XWBd3X67Wr6YxNZtYdcXgt4nACNooWtDWGOOsjh39TT/TgYBYi2zCYcBR0CNi1cM9OD
vOI9Bij2vCyRb6X9/Er76yb9iD/y8kuNGs5Ox46Z4d7JhwlNJcVyY2X3Y+Ts1+J6nmVlDlgJeIBg
CIDm/p43MJcMEpwXXOoK81f5NejCphQZxp+CUGulroDXY9xm+7a4sLky+qGELoaeenxS6h0g7Y1P
r29JZ/GlLICIptke4onMP17HbhbzCPQtk+Dkd+oMPOLldKX+xIxvwRMVIkfMzeCUuNLacPXLZTdY
GD4K+PzQeOPhiPQcF1mYn/V2AC2wi9VKW3/i7MShImfQ7ewKLXlg6xW1cdgWMoLz1Lj9Cd+t9ENB
aWNL4r5Kl2nulQD3QKAFK+HqmYpCDT3cyRzH8msHU1CVaZ9+P2M4vfTm2LzbGWg4dw9cAYUoCRTd
cvdOr2toR4BIqFPQPEzHcQFWZi85Z5eB0xpwefDFuhFMXtk+uOx3yrKM/Me5GvyTBfUGMn19uh91
88NJPtfpQKhKNIwZQbm603XQDJHiGEKuOUZpg4nRQ7ESGwoyv7qTjPi8L0gtDxRYp9J4u7tWRi1f
idu4POi9W8tB7zbMTtd0LQuVAjZV3Vl+S7Fz29UyT9YRlVzs9IKdZj9j5cV43iuWgI5gE0L2nTwW
rmx2ABtlRtAt81F2+6Mhx1yBe6kF+O9Gm72pXDcstgRaxwR9VK00ERIgOlQvBP8NJuLZMYBV0Nth
R9IPigZ26wU49YGj4R5JgDw3xtSWxUF0PQQlbTck4jPbzZ2zkdPukGNa5OEYy2bVu+llP6dXTGJu
dYmW8426kobrB0PH3tQysNp4ZFik5p3swb9GuthzgQDFOxXHm/uVc7ERumY5E7u5aie9rs45s36o
XLm5xhrjlQawXigVLuILzuV71Eq1+mPh2DLsimSdkkL5N0UBOtL7Ylvt5DC9m9eM+owZ2Lr6drQY
GXGyRlCV92wOrN1yDcHY6KMPQucnz2b+cYyDYCduaJ0H2YyvEZGyN+95duDmryBJLsetDc4UHusx
R59qu/L6QqM5tzCp67CFHSzylitPNZ4QdBk9/u8MIJv8rlQZ5HYLUZQGcPD6pnSMGghkONbAhtqi
JxsZoI7mJKzeYq2e2oYdWEWEv97S+tawY2Lrk7EHlrQB9jyqk2QoX76E6n35u0d2hkhzmdC/4RtZ
cbU+modCkg6GoV9Mnp+U/sOp5eSoxz2FyF7Eg6X5jEzc7VJlCqK32TmcZObLc3t68XjvaheddomC
EhfwXNSL+Rto4y3/2X4tgvQ3ZApPzNs8/ExTU+P6BfPXrwSLT/fb9/AvMeBX0B97i3y7tU1cSLgf
2n5r7Ca1M/P3svvab1fXxeDCtFw9K+melZlBp7tWx/qYSpo08wdMBx5Qna4VXH9UC2OKBZYjLsYs
yKsHK+w81WtjyH+uOQwZRq3OxLj8Zd6OAKHNylKDqmI8qOjr7vKkcoXqg1MTRzogEZ+gegDG/+jB
uOs/V383TOMIfciY1WwxbIhJvpP3+Couc9zNyT0EUIdMCtPgm7vmmGYo5IZ0dF8IdyX94RvPiE/g
OvWhXJDAHAwocr5cLGXpefDCLuY0JaSJc5pYUEaKrmcrz4yg1KdMm47kAqHoBsyAi7K74/1NivRB
NrubN5mt8FG6woUzt1aCrB5EbwaJenCTx49QLBcO3rrniol3+tlwgGy+9I9wgomchuTpBDc1GEqd
edJCdb6Dx+9xleWMXm8eohJ55ZUMbujJmcOJ8y/ID5OaFb0Qtbc1ZZg0u544mgAnfwSpgNwpMNYL
RUqmKgXUTOaYvVZnGpBB6PTaLoewHurOLHZT0skAKehcE2Xkcf1SKA7MlZ2sOVyHAlhXSuvapd3P
Onkw4NR7YckNUfcLbxX3Y70unsVAQOznap434OaBT5QLkZAbHn8vEfGFrrGud5rIPEUo0oI7TU2x
6AV7owQGpHIkQeQWXA48MFmHrqEZsHZurTk7CVGk0OWQuQabozl4u/rWseP6SnqwZVNa34kmo94N
L+DKrPuwu/HfX5LTdS8jNySkvQNB/K3XQ0mZAN9FGcCo4933qFnA1Z918JdeUDHk3NR1BqrXQNi+
VnoahIRps6Kfcdp5dBL3GYvdwWnIuerFJkkFLFcP8hZ/0Zp/QuxDFhVGHZ6ppiIxnVdW37EZTyPA
UMjBQ5hiBoC9bXyLTDpyWST23Ct85hmHOGx83/v+sAGn6a0DHXa3nIeCveROqH9cFIqm42Ss45aM
xq4JZjHpLzVPx7CogDggN1577YPGkJ1op/FoKNbbAU09yBvSI6VC4TQdWPmwAJzd0jWK/I78koVG
pdnb01E0aEZn2ytVS486acLxN2KTYqHXLVRI+nnfpKxhBBfl4WGqUcngeoI143D8HXpYZfIDj5L4
NlZnp/dZo5mwuN1nxUkE+5bBMEWJGvBXdNqUcfgwBHy6megB6od0lRxYM61RuaZC3PoUEzRP0cK8
PVbpAfXsVTMkR8KbPxkRm9zi1rZwQLAsgis4yeESOlY9vMoDinDhI5sXhe9ZdY3G5rbHoyYIj5JI
R9Se/9va5rGY9QJij54ZEb8Lt0UHdv+Ayy/nUyJHV2cUyV6Od4dGrSfqcLCklRjRC4qe6sAY6I9p
JERMNdAm0EPbftkMFSJN6Ql1RP12D+uWxoWTMZ50rrV9XX6pB6BzZ4mWehDLY9FgNug6YhJgSTbR
Ipbpp0E01OSfsUd3hSfnVpuYLNRGSK0Vt8aLIVBYkLT5ZtEtxP3Bxj7Hs7N86s84CQppy6vEdn8R
YCGW3LX2SCziBD6TqScX3n9fYwuinuaOUC3xYZrTCOmFvpL5dLyoUfeZSS9pt6AbwNP4u2cfXFpv
cN2UoX+zrQQQHxazGiAHw20scTY7Dv898VmBY/bNgzUoJTs+SjOz9BFclOOyMsCIIWg1aY119yz8
OxQv5gie2QE7+eeZ8MsLZ86yqTIHQJC+cRAhDV71EhsqlP7OeSYxZQ57qSsRbw0TCl7C+geS3TpW
pok+D9Hm9AZZhQsVxms/h4FQ2SV9PGCBsnmcvxizl5KhuGrUBhQJZHgwBosdAH/6XVspDFeGv4t7
vnfu0p3IJrj0PqCkWkF58qDKaw4IADgGKjKi9R1lc8y37gYbxIe6Q4qVuf9Sq6ifulunAEpsGicq
Eb12Y4ukelHGKUEujs93rSLYA2i8Mpja4tB/pxEjevQZFO3/MG0HWJJydOQoufXwKXX2bbqOWDqc
/eorTS7TJEqhDQmAXPLnWTaMuooppkTJCDiTX4XB4I+7CEEHzBQVhRbQMMYPNfD3Nuqwn6tia0m9
A7qD0o87YF8hqJD+YHufYKy4RqB6ui/R3XsWelQfDTgKR+UJgeVOR1+gnUSSq8KBoSYCZ4HTkdhb
GdzYeHDSXEpqPtkFQTs2/LRGCYlKxK/3prx4PAwvw4tb//M6hcx4lS6zAS5ms7rGRjzEcGEi4zyk
KoBTNkgyVWlOo9zeGCkh7OLkIE5IyMIgbbDXzVB5BjYGOKOgOdIOjrDhkQrg4wqf3QmpnyjT/pb6
S1r4PRhT+PCJeqMrYJ3SxK+bStxiRCb+U1DWhdAdVcgEzchLWLzyz+ocDge5DoABcRq/GpSD8UNN
exmIrvijyipAvpE1E1chyvmM1ATYNvax0Q++Q/3NP1taDsDx6d76Rd8wAiE9TLayla46ziSz/Q10
belc5qiLtnvk3oWwR6vV1D92ps1xa0GMIebvR9n4bEEpoNqMk7D0vdzDJsTUdRs2keNyiAhOgHwK
JIpUNZ2z3pjB98KMTYmGN15oFHsUBhwy7uwTllsgZZAbnbU9tejA3FPgpRWjnEbdzucXCatqR/5T
f4iJ/s8A0s9fhkc8NN4snuHYYZEOHLmFoKKiTRFGCq3DTA8Xc70iY3xbIjIj5GRe09zeBOCZHaOB
+bzyoOjHHO/BLxFW3NaWIUV4nIRYz0HkI2N7lAmda/jyGhzdCGyM2OeXDq1YnasHjrtxo7omScyV
EWwLwNJ8hxFOm3hy3mWnVAdb7JJjjcCQ929gJl7kAc9BBRIPQqgnramr5eaaH/Cz1pGpCYSbphRg
EX6st0X3QEtc6UeYbOpXQjr3ec9BIDUsLvTcKZHH0bcqx/DOHd8uuUPUdcv2FRbIaTovnb/eIrb6
259gEde6I8UCcpi/TmB3fF9fA7WMxp3xanfaPWCYdjVcemKsBornz3Yr6PCnEe2O5GpgM3De0zQ4
oX+vB/KuQ3oGFoo2PLcLw7zKJfe6OZQeSM1tsrq6SRgUFwkeW/FdbV1MXLdCuRL+kYl2KxRz9YtT
wACZIBvZJ9An9ejtI48DpNF7lgh/DV97DSvjqBvgXaN0819iGVdHckDCODFETMdKlgGq6vtMkm5L
ho3OguFyTVEQB/bPxvN2Fwq67+Dm4kn4Ipa03lTx2bsehlyNxSPVtQ9KBFz3/ss4XZUrb5QfXQOT
Zf+6okL+JB/URovmHFBraN4cNX4iyQ5WaJShFuFGSSM+ot4aJaBBdoAPCdyPQ3Cgq6zbWm2+BFyw
+t4zx+hY0I5JmA3+Ty1R88GSDKpC9fGXoBbtIAbrrrl4StcPGwCIshES+warJW7VE1zG7dcFEKJQ
bMDKhjXwQhroIYf08dzitEbTXQettbDcA48uSmaxndAPWxnvBlKr7HIaO67sdnIPqFw5gBLdbcmf
MQaI8zNrpxC+Q6EqMtaqA/r+roTdqaPwUls4ksVZMU8+zZI9u5cE4+Q+KUKk6kS/PkrkOs1ViTz+
8KLeCsbEJbfjNaunh8awyLyvLAbhm3v9JBIHXE1Zir6pNKxLef5WqopzQRVLeLvz1vxpJ8Or2dZx
H7oYmtMd5K3sQE8DxNkmozNzmTQDoHl3/V0Li/hfM1Tw1McAUxHetY2qPxOtmW19NWxumgGzNeeU
0ub8Y5vzgTm+BYPfJ3fINW7VsMc1pkWDBEMN6iqsiCm0WXxlXDwqnW3S15iDZoqpFzV+A7f1GQ2u
THwccLaDLPLdUHefs0tNBEL4F18EDqeHnYRcTip3poswygWRCdKJ8IWRIOjdSk0WVe5cZQpZJT1f
CBppmWlb8kQjEEGVGWbxSkpXi+PuQPL96Rm66so7wu3PI7vnlUT5MscSkhmA8IMM2logoOathy02
Ylx+fBeT1uUGSMGe4a80kCgptpgjLZkpJCKgDyl+C5fG6nDuz5CYkTBAS1AEnqVUPJu9CZrAHumn
/nlG87CKkMY9Ge9rIeziO4yfVeiKQHjHGSfPmKjRlJRCWx0tWiv+46eMCN4yfXT79+SB/K1HV12+
CBY0rIN2Gi24r0ooUBgX3ZlPMIX/ufipvQKWRwaDFrFjOhlYdnh7NM10QoZRBGQraOJJYXCS8Xhg
vCsnJcSqVNa2QhAn6+A742ACvoZm49ZhT7TfBfr20DoQmMw4RM4VvtuVCRKlxVsehDHrKulPfY9Z
Yju9QE2Mt7xrW5WRcwFvgwQnPfVXq9VgI8jVSIs9h4aQ0dqypryrbILJ6zf/EbkI/3k2t5YpgO3C
RfkxN/R0AFx3xosvTA7DHnzVEDoE8f7rZUvg+3K/2ar2ZrfZ87VGHos4YCd4gjtX0h8zuWE81LCW
0BXJNQNggvAdwctq6MztLocsI6PDZRk2IKtNAKaozFetNUFppgJpfBM57x5lK8PphEjwc2XILdga
9cwj35pigbn31TTTbbsXDJNtORD28ISPqYKo1gLygqFULwqmsowkFKF3RMTvPBkEYZra1dfeouOX
qErtXn04E9LiLZgpjqF4HAnr01a4HpDJRgDjwyg580EOLZtmrdVJ+8KJ2g+yTeyWbK5sPHi6cTOx
J41fRJo+0n5GOhVOEA2XD8Zv5u1DaFMrEkDR37tgjO1X3KsDbWsp5KMH9jNtLcIV7Faxn2DEETVR
nZtbAGB5c1TKtpSSkyM3Z9PIcNFL+VFEIb9qKVE86taMooIfkkLSlvqXhjnAuj4k6glpeTE15120
PafzrBmEw7Fr6aSivy4Bpi2q9Zvcyn6aUGQyvxwI8WPfJuFA6n9Pk0yH3nJ4pw8bLkBXTYVauVzG
ttq540lEdQ2gAklu6PwobBjWnsFsNlby5CTd1LQWVOqBU9fjaThZPHdfQi2HjDJmUawE42TgidIG
R/wN7vKJjzr0RAqZFgTeTKZEAJFsJpj04Rg9OrD+rB53yrmB9YkpEIz7wtbB3LGHf+2wQ0LksFZd
+PFNOLdY50OTjxUHJnwIwAC+8TGB5PUy520I1RNVpsCWLC1EK8AmRrVciKWxYfkHsWf5wVv7rOp4
sZn5TO+rtXeiDEIKFY6mVCkaqtMKbEy+iX0hSTtHBEImtEUdALCLK+/FmdpyF8M7z6MX3F14uiZf
Wa80NwYmQ+wL3APNDYIrS/AmY8fp/3g2o//Gwnhw5wqHPdTEKNlatUWhb0PqUA299b9ADWY3gB6q
GGfh6VDNXl7YqM1b/bXjjCxpC2yFKEBxDguhoIfCOvuHhlapWbBGcQrEkKMj+HOR59kKHWPBhOIX
RFJSsEzFuOQ8jVZk+3GiVnhrtccb22XzxzK3FYuD/P5Z79kxSzJeIxOQLrY7mozs1YuwLJS/gcKF
J5Qb24W+/E8A8yYXivkthuAVVge6M80Vcw9OuZ/4C9O335mxDdgUmsY51iEQxQUjN7yYS/S5/Rjo
96lRnSfk4K6dkO3akdP+yiZCivUER5fM02ZgPrQLzvMZ2zmsd3fzLOv04dLx7T+Y81tSTJyn+qPH
Lm2OIMo56u0iUNoJeMmgnR1cm8WwHActFyPuRvjj7lWUkw0IxutHsz9lyyoYAfg6rrPlixfTx5Y5
FwKXUpOGpmeK7ev6RSj6R0TmwBx0QEHTW7suuWGbMteaJeMv60OOtth68/Ou9SgbaPB+pOUEsw9R
xdFw0fXia2m1ndBPeeIXWzDF15a/jkM+lfy9+ak7FlbUH38FmbWar1nU81+zD/yKN49YhQ3m9KTP
ICZHonJjT154+TvPKHi5QneJTLbsbFBLRn4YdCnlJkOzi+6k/7kvoTP9zoDg81XV88p91tE7nUS6
PON5GHPqMtAU+q6cnPW4iDMtL1g8ghdxtOkJc9rnGzEf5z8iMIwzGocAC8M0phLp1CRJeay6zjOx
5HJkOCGaMKdu3AJhKjliTEImQrdMAtL8AIPVlwVg2+AhvIdz3L1TGAy3yCBZJkGfTJsRNSdeY2pf
g4wya1aTb47AWcl1a6E+ylJkutUi7HSiU+Hq2V72n/g3kfBQYTKbO4ef88UlD/neW1LItNgGO3fm
gT3mw/Fe2fLmehp8txTryKQ+8Nbu1TqhaRYgKOZl+VazeLNCTJDWfe0GV0uatb7etZKfeua8yhLI
jj0FjOxeE6sVmUSYbBsP48PRgfsuHrDWFps5i1+OndTVyfk90Umo5j8qWekyu5Vln1tuOvfCZX2L
F1KHemWLjeYOMk6kZzXJYiMEglXZCFhNxQMnquvVxbTKfHfMWICmsvfYkvwFeC1xQnYQ1Dg8i66p
/zRDrUkjgztXWcf+4vkkGhYWPw1tL/NayMJpPdsfv0ayl6m8cxPWEvMf7F/jAT31Fv5F6wo/GlBh
3I7jGXOO39+ivAePPKzbJkHrhXm8xjy7I7H5CjxV1dcBLXPePLwg7hpagogib9T+N7n6T2ZJAQ2m
i+zu+RYKrsy55hE8kvdgwaKOwZTb6IUbW56viaVU21GC9hLU1eXUJNXbQdNt4ROyk3N4TmetwlZJ
yltCDtcq+/QXM2fzgQ8Sn8fsori917xrwkywj8pWczDV/nIcNPpCGhH/JWvVPwJ4rAe1RXT/Lo2J
9+K2nlzsRLRS44gscvC49cXsAD+LyABkUCKcaCaxqhPyb2lvZ5pRWp+eCLAnN/mUrxqnHvRAv2Mm
sh7+Q2yZJdyK1YP8SzZrj+HWWeBe0C/6imZfSfyuDLCwWW+ws6iP1RxrSLeNunZEjQKdfQmbZAM0
yWpghZQULaIfqJvZs9GR0bPGD4f8Zbz75knIjF9Kqsj2EbX/Y9lat06m0aRDP+3z+Sc0wXWAMcfn
D4u9g+FbJwqdYAfrngizi16rCMarqgzCDHjzlaNr8az/7qcXXYUGgHSlky3qEbo47m/szvrMhgiz
geN3rkMoquiox7snArT24Hqt+idLPF+eodn3pBN3J9pnSk3C1sCA2IQXKznVJal6/zKKpObaHsAa
L9JiwhXbsDc/94FF2N45rPIVJYbPmzJOA+eRkkCfXeehkp5VXb4G3oXn/vLzc7INLOXEYquxiIoY
YK9b7kjqrIZlHFvy2FdoVdTkeqwpS0T4WY6mmjgbfgX17BMk/ayrRkQ4qAV6ULUiptDMs8xYc1/f
79qcHZ0aUVsnPl8f3Ud/v7evSzmyb2vK+zcy4mTUP/QVUueVqstDOs+GvDU5Pp8fT1Z2PJQSLm+G
b5624Ck9CHli7WKJ8QPGnBas8Eb3CqVGK9LfkmY2mC0U2SEnMfA4Mu2Xmi5yORy//h9cTNabuWbN
7C/KcqKe+ZSKFGK8nQoxGgvTa4Bk7RX+sRgxAJDf1PYs0wlF5U64iQBzJJjzS6WE4Glc59Acemhu
tdKBE3LVSTCcWNX11Bao2xOX9FAKWkGcKkS5/d7NhjM48w1iZ0WZZBVD/Hq9/1V2bfkeiiS8HGD3
yQbl6Dt2LtoZyv+HvkWuS+dxUVP9AdlVZfcT7le6WWvhDGNXaqAnoQyv0cf5oTdgxDAmqG8geyPg
VWkMCPEZvs0NUz/VsKPb9vkyHoiCLotKpD40KCSM0CJaex+2Tnc/sFC/0yxtUvFHKj8I93GFzcFL
iL7ClRRR5VvuDwoHuJmyDWJm7XasjOr4A8caMsoiidJqEHtINGMsuEeTAcOKkYHenn7K0vId2pmn
jQ3YCQSlY1rBq8P+ZoxJYUuy+2UrEMcwAEdWuy01fXQT74KYVjWwjLJdGhaxmy0ArcBCX/OXy88S
v/PjwtFKhO+HWbWXysuMPYPWnCDf9QbDUdwpTXYX7Lgo1wesr81PIK6d5nCq8oJ/KBVOeetdFbC/
XNFqtUVSrc6jqjFC1mtgkmAiDrKynEPewFAlAdLWUtFfB1yPwBFMutaAHtU7jX0aMup/otIC5nqR
M9y9es0s7v6JJuApSQMBeyHIo5XIktuGPL8o49xoohVYYYDk8M0HMEO+yRc9zzw7bM4ydCsmZzff
elJS1kMMWVrev7E34II6wB2ZB0PkCuIbVp1+0bE2jowPFkGfTy74rcezyt1eyEQqOFPaG20eo1oW
7FU9Ef7KX3S3gXQvpY+u/7QgOIuVNMAxO9sc55gILuewmTMPWMqvM9Q/dNi+G9R/5E2p0q6aqGGd
7g2l7vxne7APkrf7EJYNbMX79Jnvu1SwZ0sxeXvIhLvIEMwEx1va9orxPWAnJP1Sw71IlLFi/PkX
P38PJ+xP0xc/QKo6rAU8LC8uMmE+zCx84apfLmOFcV94MlQTsAWnmhThBsxlvm4+wVy9LVnwR7+E
H0Pq1NwFGZYh76G3OWtNrvudQnhmrAdqyARRT4ohniGubYqhyjT/G6YgCZxLznSJ10DT3dAO7pGj
Fh6v52tAyjyKDVhtwEmKAmQ0nqO1yIUYRQpaNoTvTEiQ/gbrqOhYzQ3ApOnrrWB+iQ6UnS/1N1ZA
psKt6nBKy7Jicj+lRrbSVVbCoJduZB7s/Sd2GNH5JK4t2Q3Nawc5/vCiMY/RhrD/7hI4O1sA/6Kp
iCuLopMixAULWd+gTYcgWoXoOHGxzk8VoFHqYg99PZg/obj+WRWvYoSEReKhXH5GvMYbx9UqJ88o
RZdTnr5DaQ5KmPwUHaR2rzgoVaRPP1djKo2pb5P1C4f3OT5T9eZpkkriBQGVb6BQ4Swf3EF7FgJX
kBmv3VaIU+JLSoILuap9+DqOkZm4tj5ASyAflR8d/ZyiHVc8xHpdVSM+M5Ht1J0KU64BxwRKSpFg
S9Sjpay/Lxx0/jAgG1prX0NOS4IloDaJi23WwQLRF32y8NxNQagVFQVRb67g4VqJbU+0kPkik7pn
CSkUFgpwY6cI7pH904vd6tDZ5MR+gkckrPxsqHLE0CsqY6sHn1/qjCG7G3NmACrS70PYkhGltPUB
bo3MTrS9bMi9neraWapwJxVsTdFk5DXFn+1uacdU8Q1sxsEAWbBSIJkgnXS8pmShFmKCeOf/0dny
DhkNyLFwU3ugcJo0xkCOFFkla8Lt7EKyxMTE3BHogyur7+nXvoiGQpRuUr/VZQTd50uVijXg3j0e
/o2Clt66/DLP7lv3lrpnNg53M7SeM09X02kZ9hofXT6i32WFOsgtALyMbBU8Y3mHuvQdjZiyMMRo
7mNFyhThmAW3Vpy/My1TdKOBMzhxf2wUVkrM7uSdJ8Z6huKCupCpc1TYXbPf2Y2BtPQEUfXpbChA
SOeYkHp2rTFsog2HJicNtjHeiJvvtn1lahqdRLHVgS9jxL/S+B/0IycX9CeXFn+enogqohRT2TPR
BJ8k1So2lCT9Fewzh7HlxjjVIBeqUw6ZFChM+29Dn0JI6T9gjJ1KbYiu8RJJEkSVomRCD5YkSc25
MmX+iC8wvkO5IpabbbA+cazt7lBjgWAT5S1PVbA1IJb9M+erxLXCHl1BrPsZygLIH0umo/PMxnhU
PXarx0alzZnaFHa3M12RjCK64rwgLQpE5DB/s9dXmLfNPYfpsCH482aPcR7zwENVzExCBYvrdTRI
0+E6HnV8oz9Ou294j1PFk+HN1nDOpUyNqqGSX19u4Bk38niN+KoSraJTidMQgRB+9pI5QbgOyO8u
GU4lix53mKEAtmJvF/7J9Tta9XXWPc2Pvego3oJxIX4GQFO/ZYKdaPC24xV5WOCmKN4mvUHJpJys
ioUyGRQvTy4IyUmcc71gekxkYj/vDtqzp/A+lOIPx6/FfQFPeuXpnJPdqX1HaFyJWpqBFp3Y58Zg
Fc1NfRe81YQhx3Z2cD0eyPpYFNIzC+Ron7Se4zKtKgqeEymEDIFv/gwJeF09oblVrVpiYB3Nsr0T
2NBsmi1pHr56PYV39ba70LMmCw5Hv7VNuraaxZMforomEBqSu/lT/kIqEqWR+lTW3mAGDWIWweuk
9a2gfi3hL9XCOrG7oPZRvzkaZyWBWmAmQko2lm+mexCzp/cVeBfRR9m40XCo9c1S2b3UVSpzPuhO
0JpCEaw00g+c4DLScv4oPJ/jkvBDxWWN/Ke66TM0b3QPHv3t4pXvrc5/Bqk/1jL/Lfq+iURIWWgB
zuQphZTp7uZPRaRCUQhzJ8oXotVBgj2YzU+rN1LxWLRIZTqmfB/H0AJ315AsllKLtOTy49Zm/+3C
RaWp+9OvSSGdZ2THoIyaMNm6XTk31haV96blt3oSU+3W0cykO1IjgATKowAjlUkpFm7f4OzOPEok
Yfwglq+szAc6z9H4wHUZ0zwRR/rd5tGpiWQV/XPIcNkRryaOb5cQq90LCYEKBDk0JZkNlZDFxBg5
/P/H218GkvfiI40lNNfmG9wI6pvLg5ev45kG1OhoFiIB4KZpHdvD36piriPykmqxu1aqjaVIuDLV
Qejt6BtRRIqPXqfCR9OZlZRAUtsld/LYbXB3fFTbISupc84jDkr+IhyIamVqFd/6qlKw+MCMOFO8
jl8st+f5X8gz1CFB289tIg9OICt9THD/HW9QgSQgya1VD7ic8BnlixkWUMpaOG3rtkQKeHNLEMxZ
/5veFjEiXhpJhj6PHr9TMSkZSAbcwI6vwC/K5MJLuvMqpQkylLhv1LbnMHg6SyfIEhTxge647dYm
Dw4KhhL/MsOVwFYLuZ+VcXi0w2RU2s8v4Jpvb2vSDVMCQwl7AODaIngE0HyyWMSqis7dFoGN5pHa
TwyP/Dzzoxq3E8b9XIYOH7zB1x3DvNTIWkWwq1SBZMgEdCD4MXNQh3/9YAat1JO5WUiYdkgLe3+c
caOpJ39/zMtD0+vBIVjKQ5cbk8vfL48xE+wdhlZur6Rr6loomljdEd/eF/y1plddD47HSXrlKM5k
hu5AdaKzm+W70SFgK4eqYYgq98hpOSh3pG94EwqnO/wKXUkMTgsALQUSiNh7nlPgWpw4qSPGbn/l
bi3o1hSBc+0MLF9v2UUKdq5oIl1MyW2RtgKiHYceCqPF31IA9FLcgWdNzlP25/wWcmPfmSYD8GMv
rky8Gf3v0y3VSdt8rhKd/zyr4HHnqx/AeBgM7WB7JLjQx9tN160kNUZapHOgaDbw+q8BJGy6/dif
C7TCN8RThB0k0yW64+E/fzga8UdpkrYN3L5ycF/FMuECAawt9UTfshuSlqE8w5vu93vknmVqQgwX
F2wH4MFdmIZ7ja6nWdbbGBfNYq8dS/bqlqBRmBuf1KpCg5qz9SDDJBE6vgArelcnCa2PrpUOE3vZ
tafSbexXC41odfR6ix3tv/FzcZyzHN/3W74hx33dg9+hg/vDc+zyXJ5nhfXDV62yy4LdDWJX2Vd8
V/E7e5aSnq4/p5cAoLADeltUALcaVJVwHtYd1DNL+ts2g/ZQUwf6Y4jGHrjl1gTFO9YEVROoUm9a
QnwrimTOiQHZtjfQ7MbTrDVN4VYC1QuTdF+vm59DCd7DrmhGxGwAZh6ShG00elxz7H7YU3UAr8ib
MJjWkvgX4sNkgT2acqF8kOuJ/ZMcm8UuDhspkMjGZaqPmztZ8VWLqB6sFt55lhqLUj9KvNZAeyDW
FO7hBb5ViDqYxfDspMR5PFcJhMkz5PfdQ0/chprhOFfE9whvV6C5T9XP0WEcCL6i1QqX4DuKFyCh
Mdc+fN5n7FQI9QFhiWjk8064IJFn2t1s3ZebIElmbMEg2/wfhMxlmdN5SWbWONwlCku/v/HkwuGB
YXifTzHhWwFJslu9B5LRdAxzTPw2wbHduHwdrpdh3hnrUe9kiLeEW+65fOPy5Bn4Fd1NeEwkTO7a
Q5Zq+S4XKZJZqsP9vlUusl8VsNooLQiog3QO+6FEotfnmsVILbjwbjzLhFi2QRwJibw/X6qA10ae
dMotu7mtbFrgD2XJnvJfVtlOig10urE1Q1OMfmvZnQUUCfaSfQUrvNyw6eAWyV6EgMtLAdcl6Nc9
a/yCAGpt6OCFShTu7T4ITQy/xj7bFsFF6xcJvhIy2QEPIOZxW4x+eZUZloIt2PDhuzKodaj124gV
3ec8hvPWNTRTCR9UJmLXPSJ0Kehi0HAFq6n4/2dHvjYM12WpMlG1NXqupvJs5DYCMQxBir/UTaFM
kxQKZa7Gl1Xc0lFR7f4LfvFps2sIxunlSPnGF4x7aOGYOmrhPcog88aKtOLKqdMrqPTpVEeAzLsA
sd73QOLGhDQPLfesBr1L/vWrsYwUwaEsIeyY+mK9RsiVkroSkLjrEnLm57PwWMxQEJTd3FO3pT4m
uCO1SnFM/Cv1zlBVki7qxY6YdSuxJ+RcXSCFqcSRZgwGzAvkTfz/soqsSmk7PkvWWlZRO19BQvXE
qkwz6r8tt7vdErma6WUVrVPnEfeVPdRgY2qb7qwflE2fXrONkKAmUNiPlr82ZZ0fG2MxJx91VKAa
D1ZkPm5lWj8YNoyiHU2ZGWilnQuensWqehhIq3zsA281rcZwQi3pHg0ab7F9apFo6P5PzvF24GwQ
Zjn96b8IlLZGorYI6InEwQsO9Ykbf2+Esoy5Hu81HGxf3RWcJZV/Yq8R2g3wgFNewt3uNou8PB2k
RpSVa338reyXNF3B/j4RdWoOUh6LJoIsizmidN9l2hcLF0QDiFg64k0TsSzf8TaJd252LJlbkt1D
4i3WCaEMiHT86uZVSSwS9bEARIq65F+vctBNLSFgsDmv+AZxCKmyJumHo953AK3y3kywvAYaiLEw
q3WyuDgLkbqrPA56vMYiO6vo8LxXGVF/6pNiHUyUV1221JKNhXccWUaH8iR4H7Y/03tP3wzQdj1t
QV1tKX6m10fwwPj1cOsVJk+AWWbquRLiNG0Z0xX7Ol59AYttTlydfNKfWdh/sXBwP8jHCJIX1roV
xuAfdHJkhwRrKBLhekE80krMVxhf1Bq3F1ygwfJpdUn/lVY19Ll6cAeXMThFxypsaTt9H7uhdOB5
H/xQ8D7fYl5NbAtp+4PVUXc+MBAJC48mkv6SoDYQdmlB0Zu3f3vAjU80f1WPRhpcXH5fnkeFthOc
H7z9wJQtB1v3rWy8lD1+S9VHDW10XXBV+LWuVDAXs6sALYTe8tJt1hzqSUZtpHb89pyoWryONThQ
PUoRoTPd5zHQAEHyHHfJzdeREfmAvj64n+PQwymL/VnmTPxctoHf5TGFSGrJ501F1OYvlg2MWIyo
I1/xdH/xFveo/XAU7k1QK8P6PZ9W3EMTGLLCiPv9quMrATkkfwLNYLJ1Z0qFGj+xyYB0Cua7pavU
GnrzvPRpFVmJyCWFy+qVKh57rUdhhi8hpykjSnDSBd6KwXpDwYXsKquGrKALNILWoafG36jyniMh
PgFSwOcrjvJRLIakRIGcEi5L/eOpg4KWl99d2pd5nnz2lQoyXBo6vjHnULjr+WsH8pOS0X1qo9KB
PjO6FomZa8b3wGNv4YRxHEjv6krpcBCambjQKK/yINTGTHBhwvzcmQfbha1IGHPamh6TK4MFaoem
wiSYgnZp3ozE+rojK2tnjJoM+9X5BXTb9r9XnKOtFqZ3LjqtXNr2fc2kQWBgZH/oDD6kOb/nhhaC
ybUpo8P6/KEjB8NRfPSfCwVc6/DHwB+p+/Qz45zlfYpzb0N1NuyW+fzc3A5lo6SQQp40Ryo2vKv4
ndU1ofIkFsL3czo+adnsonfLRyNdQzu9nYN3OUIshoL9MDEFruUQRpTshLa2esu0xWTVp/ggBBND
WuP319sfhQIaF/RqApumTx8XxfFsiQ/W6DT2LHyoGLvzQWgV5MIXeJdmIyQld5f03hJEgeHJKBrB
mSGxbYgmWnknJw8Moou/+EqDvbUoLUSJA6OTlfxL+rl5MWRa1q35MT9C3hXwobMGZIyVLoVhqvL8
TLiwqtj7RKPRQa61SzOFUNqRxUoRNzZsnKOQO7veWHylrMQ0hFAS/jyirOST+oSS3Kl7o4UAWjLu
WNTM5jz7KhOc+tTx5MzPzftSge0vwvDrSA24towRCGXJ5/0XnQBr01MCbfIv9HAkJzWHC3ymjo6j
Hmu4ADeKtCSNoL8u2vGvlKWWEqmCNWllCArnH/HflFx9gWjM1MULo/VUW+yqp51sKCu+mE4XhAu5
4LYBf4iyR3ajFTQnKA7VKfeZNv1YWQZRf746AGsiVNah5GCWxZFZ9k29rceJ912hhonovrPdmMAR
5X+TanmSTU3IEEf9+GuzWJuMmwGDgfJ5p+UZM57a/3prrXxIy4Pd4zTbsVztvkST+GfQR/fRg4ow
BnbtLaz8RyCCXCXkK0hUsqUg9nBJfgusJjxjZyTn5QCM8qvupuP4GjI57yYAzTKispnaxe/LT6Qo
4tze0x28uGOkDa2Zs73TswT72+7VR3A54XPxo/amS2mkKa8wMsGUezrU0vglzcYjdKmCuG2P1PP2
ma2MlgvhhuhrcWNeWuN7UYNDP2L9Tmwx586ZrGkYf3ndn8qy0M9GSZcp5ixXnGH/4Qt+XRTktOJg
dHCKC3jFaRd6c81D+v/VY3XTTyaIq9d8iw/R39WgsSH0NcEVjM6uL4nseuRKwXTu0Lf2zlBJfubz
uplOPqoBZOiBHGsIjFwA9CpF9PdtPeHMJ59Y6q4hA1LR9Y8LScIqSbEFTtg/l/Rd1dqArqJLG3KN
wrxXBAZl9Lf4XfbGwq9LuGNGHBlPKlpxusDa/HMxuzK6uc/bGNx990I+GWluZQi91PChyR2vJUrb
naQ1sJnmnHxh8wVDarsMHskWpYYkmpVRGPPQ6VcSelOiDhikQToeiOoXC0WbOJChH6+JaV1MN8RG
sGovc0SpO6mAPmInple893X1k+a233PiHH5fUzH7fGy2WZed5LnWLbjk3A9JIbI57s33Pq0VX3wm
cjAM1kAL0ov6waTJkKqGx241dmN6Zl6ztChfnQJ+bj04VxnujOp0XN3TLEq5ph95n4QV/U4vBcnE
fQ1fyOvDgoTkrlsXLr8BnfV8ncBGFqDLR7yXfCGn59jz50UrrBru1lF9Et4EQmV+03x04HkH6VHU
udOsrDQdMrbU/qIC+ReUma+w+aBxZAoptYJodSoZlKanFYQaYjyS+RwObsyj3BZuqPmiQyd4xWpX
3ZUbYP0+ao41QFXWsehXe9XYVNmSmLVnDWXf/yh0HuvzCAnmotukgpYN85IXUZHgTeF1+X3PSj1u
CxNj8MKaQ3a37ayY9MpOx4vqsJapMSEDBaYih0y7lm2xmSlLKlrggvjcN0z7WwAuDJmVWQVtH1Ur
f7dBKcrfRdefxBPtNvZq9NqL6LmfGBgZ4KUnwFxCW6bZjbEHEddQ5hzsRfj3kTvFvGva/cB8S6Tq
SzbZYASTKhyQ+WK8c2hqckJvdtUqKrFsDHE0OwpGbqOZx5jlz7VzNedN5e0n+lyR2bq+lB6TMUCI
FfDMRynLKS+K3oXtZfpN1IEO812SGAvWhXTzwalQ/0Nowiz/Brk5uo3kjy8RRlbGeYIuv0Rg6Tms
Th9l5reB7ZwKtKF6yNA/Ga5Qwj8hgEt00lnD1o5d4J/tl+pCF/LnxtMgUeXFPVoFSWL+UXt7o02P
n7890vASzk+t7GRoMCcSmaPYgbevfi7gcSygfS1vpcCvvGVVOYZSGsH5hzmXMKVvLnR8USueJFeG
8SMdIUt5UFEBjzHMO6BIDP0daZW1Qo4VbdqeNQ2a3vsGN1ijVO8wZfzGBZ5IGYUFEy81f4TiLDMk
g90zF30fq20lZmTj113qH7RrVw79bf1a6Sda8tUAuO//xv5xiWY/lYcURHG5rnCLr7MnIu9egO6m
6vm4si4rdKCJ7U3DoLpgl+x3KlVnjbG8G2zKzCsf+OuQNz0a6Wd6or2LR9M6uK0c/24oeLbViGWV
4sOFqKU48Z6hmvz1qRNTcO1XeT0c0jTwQh1Ey3aGkIDJ0AhiEWW+ainrsgRjIfLYAP/OKtCX9Ehu
pn45XIyTE/MvwPupBt/oCE4XMtncb4zicXDSA2UYRFXCXBLH7R3bevN7snrS7dYqjGk8bOTij+3+
IhkWcHJ0X3TQgbkCNRBDlk/Q9JnqDjDwPmw35hRm2nrM8qMV9poajcWiX/xebXgLDSzJfKP+M3CY
ur+PJLv+7IVNt5pkfhb6MWBmqXwUzkHG7GYWPHQkoyD+0pZlS/9n7BmhPADHYAPRlaEHCe7dKgCH
qpBXurdfrrGbjGls6KUeZRUujBQBXN8nKUcc44/DVQW+4Uv8B5LasHEhmAsmNcd3Lym/qNaCZ0eS
rPWPxU4Lg+RxPY3woCOp84RcHNTdefUsTDn5rRHP//2zXgfEWosSra2Cs6XF8ZEIOJvNpxlhBV89
avVmaJD4tJyh4IgunVQJlKRapYJ/vB3YDu0g4WyTIdtp+MFN1Rft8Bpkit+dhfQIIYMNBsJwk1cW
cRKUQ4vve9Q5+aa6EtDh+zZmmny5CmCZ0xCPPg6UX/gHIawKJ1Y9Xh1LWgQygLYC4yRdGQV26JId
rTS9L6d4YwUtanDiwWiYeqLZdibi/cOb+fTwLrDLdoCdVghINEe/a0qsbBHEn6ECoXSWUN2023Jr
wi132b3eYKD8q7Tvds4cOpispidFvqhOCPWIjs17k/4CldRyyRLsPKLXM6e84URXbJlMma8gDSbj
EPW+bN6pyWWQ7+0IowuV9J0R+U6FsW8I+GOK+ddv6UUsao++73JyNhPbuI/iDNqUjFhBmtKzYHrS
8uYqTMI2eryuz3v4U7XYxosZd7MAmaI7pbg7mNvtCZfNx3zl6LMjSUy3MqRJSWW8QFi/IcI2D219
XXMkBLq5uGhy5mx0KwxxG5/tPkxkbwcECJT4Vnb7AteaqHliC95RznHE1wmBrSeeMsWq1DubMf0b
GFT44/SxYfFN83sYBxP5LzEVzDe/Pj3c0kxiB6u/pvvrPVJL79ZePolqMV/tOWE59CbnaqRBj0pi
jIqDgSw1yNHJsXOLU/dyY50H+CrZkf6EmdKzccRIpYShWzJTagzei07nqC7b1ZVBOQFSPK2Uh7mE
hVHJ/rz2DYn3fxJp0TyXdmR/MKBbVbuVKlMGqfeSXjlu4RtIW4M0TYfUWv9vGUMfOulHxsoxvFfM
XIUhof4YWNptxCp0dSa3cvtHDsDrFh4Q8xxQpWGg5tONbp20PCMjRTH36C/RjB3whGYPiXXTvXxL
EIPiNow+MHiMFT+ADn6rBCdT878l0Q4L5ilGyTwjhv3F900nd4awNi6dyvDxLOKw2CTS2/NLwy8P
ajkiIb3cqB+LOGFb9EsAhRpbMGZYThLBuONo9furBtiE9kH1ZVTI9mXnr5ZUuU/1tL2e1tCYb2na
nhBAs2Tg9q4+NVAw0EXD2l7Xzy1s+bqK56JpmHXzzk3Gn5Kc4y4HdVlUachdY3VdN+56+BoWLQMU
Ba6ejaW7izUzQ9QwoxYF/URSwhbL0RFkrKGy2YOpnbvyvT79DEnzl4iY8/GVUZQw6f+GQ+Sn/xR7
YW0DEnR8nDJHe7ZR/qXFXJrZyD58ugAo9fhpOMJgCMYsvLnfSjcDBqH8Nq2XlX6lgrMm8AWAL2Zj
lNISEAnPbSJCgi4AfEOvTFz9xT5OJvMrCcBo6nRgnFEwO0R+/fFi+gAzv/V4b60inDAec4rL4mQG
KWwmEYGsUY0Y4oZUeJOMfKU3cf4F3Loi9iMrJ39OL+D1PjVOy+PlZ+gLxSTJC2+rqWgI+3xrHaVj
WkMRwrOqoiCM9+xSUwJl59XOxXoItFSxDCXRPTAwgiALGCK1EjXmAYXSLZUIAUkUSU5mfazbdGZt
tVKBRbwFmkC8TZXcK2NWDaKqDnsV9ZRsb8DkS5B0dDi5W71q55twzbtDJ/NF4nt2yLbaC1wGp8X2
guxwhsN3BEzxUIoXupRMKbtfbaoosD0GLQ9OecRB4c7Upf44AcJL2XvIZR5+Wml4sRpVFWalpc/k
9aZh8sbrmePplWMcc4kh+ggsOdAb2iCVTpyFEpRnwsN2/UEnYJI7abp6A1Fp2LLlj9AEBxf1gMTs
6acCMEoTOaUthEVQcgWDFcZXMcyehKGTW1yGrCBvceOiivGYYc2YKj0bdf3cyLlslSiquYKgYboM
WBxIGEOcgGtFUkCDLdesPkwiy78ZQTzKu+w7jtiq9/yefnu7f/8gHFk7zqMAbdlWmhoiPTrt2VTX
XXNhIoxtdk4Hxxy8jK4OjoU/On36b4uyAaWUxcA+pXPEaNcCY3VR/Z25WyKePY1QwZjlfTvBVsqc
Aqio8INK978wbLw/1BoaazHK2qb3mEXlx8/FU9M1SYVRmsrrepQFX01kUPI0rBjhVlQWXEf1JNTs
+DwTe0Off3a1HIjwVKyzk1JpVG8H1p58dBY0+xvUl582nBJc6+2y9f0Ws8eh27vIDCoGvcrAiHNz
Jep3lEOHiYgXqmirlt9i2F+/SJUwaMhK8xnufumEvUFSrfMesnzPGlln3/h9RkeyaKg553GQDiW4
ZGItyRgSoDozGzclJgSy+w7xWHYHVCQh0cCClnx5MBlaY71ttHdPilCDTg3mzIFQfb07In72quCV
I5sHjxwxuFfggHrp/+Ylr+StK1pN7T1VkoPot/qodCwYTv5+OruM4/yFH0u1d678j8zj9q+R+4Wg
W88oYgVMfhs7SFunVlasyrzT1N33AjmdmQrzoGyOyBZDije7YOyS+geVv7f9Mqdti6vxLsJymMcI
8SDADIGimaIB7iXTtox5yOIxhAFVA50oN4NQ6ROr7P38XrClNirJjiHZbRrkEcA90iWrnDVup3wT
Zyvt242tDsmEAkQc8kuMvrlvKM4Psh1FVmLgYV6bDPvZSM2JofbiXeAHclnWjsP6mjvhik+oIYZ3
SmbxPSQkM3DzBJzQnm/r2Qo4g5/6eSKGWzUEEx3PMaK7PUqBSSu2gNIJOPYcSRCFunFpbGr1C9xJ
LMGpCJ8ZbcShK8zhQ4J0Z/luGhaYgV0NNMr6zjq53mYGu11xMDfZcKplzdARxRHRc9ENOgcpM8Mm
pYPbp0i8ckL53Rz30nfhoV9PHvRKuSVchLIpaMivcpdaX28yhQ9TGH884I0CQVTjpEKr1wtNQP/n
HnLEvdeDLJ6QVH/mljRkowgALQsNDiB7diYLvWC3qmoThRJl660r4A91fQkaUMnUFbG/AXCY5ahk
JALjxTGrrop6LW6MaKFqWL3j4oIPLD6HGt3y1tf1vlvxAEPVpEu2ILBUciWAVXn08Tvad5jxTvcW
OXmiWx5nYKJrWSnu72+r21/XSpvZph9aLLPPHLxFLEN0vXPuyOaAjjj+qmFriQhjitq1dVSrGyPY
Bw7mzCSSiZ/RAlydwbFBZfcHV10omy54O//B7o2TlkmVr3hkwdT6hNGNqWK6upvmCNm/qBVaFeMD
uvfC1apfjHd6GABmJuv7kO+rxRSBPsmNGkveRpFEvLbAeoC/MPHoCVBuptqHER3ldLsRLurQH1mp
mzxBaRMG7C1GMRcXeqFeEjJNgpDAt4QXrMfCbqFzkxfNcyUl9g9T/gsqBDQIvpKSc2+fefvLj4ky
awx8Br+VENCCLXHaa+pndsl7l1lTxXLtJvdUYULiiVnpyhY9zQBBKOYyHc4OzvQbfYOB5QXfe9BN
AyFs2xLPYpTz5WbR52lah3Yca6VdigMY6DD8SDxvVH4765btu+sOf26kwbKe+e1XZIQ4BXzcbxKj
e0chjurCOdC7Sd5l6oaGqv+YpulntquN3iZ2BHn0hgExnTiJDlfdxxSQRxQbhtqU5PaMzyzYJ/Di
DYgC2J8cBcp1Nk4fFQYCFwrRb2SAYpb1eVwvcG2Pn1G07yb1cxNwSkHE23g1a+pBMKDf6h9UedbV
WzMfm1fecbIUyQoIuY+2RLsF+/OQGfvuBQlGHfS3FmJLitp9MTiH14+a17D/yY4gD8OM0Xa6dANm
7NkD4gRDmEm2oFkHDRfZyy5S6jO3kwBGEllGXyCmMkGXSfWOco0sD7WZr2PO54+x4pBySR2QPEIz
qinLppZJGcnu3PgwH+/PVuUCUjdxTywa/Qjwm/ISymkUmaK228qYNmpJdcct+U2wW7lVAj/04GV9
sB0XxhsdEdAYogxIjQUIsVIK4B5WCBHl+Az1Ysn5cV0fk3V/itbJJd7naoAjuiHoFCd2raDmXVUy
HcZWXV+fp0JdrIZyIKFbcNRvULOu6RaGPSnbTDs8UvmD66FBWhrPtKt4BHOsQmmXz7OnSgTYvXY6
E3cpiOAARXFrFb1U56sr6/JDZaVdEpY4Y71u6mYh9rxWLQZqcnH4OKr/OWM/sh1dFxkm0tzzrHPp
m7f0fr2NCXgbvbTdFlf5/0mOcJdobp8ryRRmoLA4HSUih3iYYV1wu9cF32n0C/MFoLcD+KSft9nk
WLhEYj9i5BHXLoy2xcPHAlBjNugKK5grF4CXecNkWK9HD/10PYc6Gr1oaHSrW1aYuJ09VTgdsCgZ
a5/q6iEdW/7pwBnPcJ2OkV5R61jchV2QkXDtO4q6JSHgAJgM/XiaP9Gxk5o4JrPB1slKXc2nHQb/
pE3lzsDx2tOrgXm0ABSePE9aN5q04QbXbgY0Qs4+TUJslpP0fAV3ab6utEGvoDp/SzOfEv58HABE
JNevHkKSzXMisdOrGVmXzcelvcPlUILTAImQo9FEBK9xyQ21GHwPQ+vo8d8t5FntQWi62T92DVb6
ymXJ4JaOMdnCsF35pD0/Zb94od+UObDqr8/hiUu+5iDT7v69Q/sDOcbE5v8GldZ/v3t5d0OzuuZ4
ZIY85LlIHmuNDbJ+2hi7hA+zuzlBdWurdE6M1AHDZvgcBgIvkG+5CCSXjJeB626VOaQN2LCwpVNN
lmZP4Dcmk6PR+rxcN7Ug5XGviYLQjBolm7mYH1BZvihMdmKrdzR5PIp3h93nHg1ZE5pUKFhwrch7
TJclFlVjtGpWV5BVLatbpueSq+8BTKfP3WoS7EjYhVSRrPdZ/v3/8Tk4cuWc0G+UlYRm3xCjY0JZ
+kWj8oBgLb3/zj8ynZNRGDXB9QTWnpb1k+2NGSfYZbmmlv86Llwe8ZoRriNk/kmRKJ3rJz+68P2G
zwpu9HWFAhl+FySXMnQ9veljUI7uHDpUSNxg8ojbLz2qCm8i7Ckz9nIxGct9Boer124zRuGo15hX
K433ASBiYyRwwXF3aUAjVeV0yWnRYR74NS6hOaO2Y1QIysCohTNwmiq+Wda3qOPGew+mwi06Yd9R
xm+EKpa5O5+FNkErTohF4l21F8unGYkeZS1I2tQ07OYawAADR6leAnKrBTzyH/TC3G1sXb5gPb7r
ng6V/i9zRRemCm1p7kiYgpkvbBVrFyGmleBuuRjkxWbB0IltNNYLqQsqr3MEbu5Nt7Wc/sU3hd7M
E1b+EnFoS2PyRyd8wue3crBPsDs1NvPG6cAH+SyabQ9qQOq4zuvqLu+M6VGNW9WSXWNiXsNcP0jA
8l7x+ve+TZT79KwuboCglQKMeMps85h3LMJY8yLhJp5iZW9CNQvJohkJ45yf6vto8uKjy+iy8nJ6
EukZyg4cjfAaPQLTb0aK2JFO4y/qHOuMRwfr9otK1m1OelRQzyQLHC8ZmTmbf9zu50vsCtvPyT2r
bfb+sUU8ixbYFYbZANAmBuoVcggwJrAHccmzfRv9xaUjtMYtQzKyQbHUK8krgCdYNzXKmQiPH6s5
uHJPG0EtphnU+K1pGnBEYEVvCzRN2D74m02Nn0CvSBANALEZx5HOchcJEFScFJEUQFe2jNfc6lCf
Es9nljXEiFsAfDsVbrbJR9VD0DjsvPPP+iVPHp5PHXUs8/82EIEqtbBw2AqISY3zuQQxWpEyC65U
ZkkblKaWIAiie0m+L/xYVzT4acbqWj05hbTfso2hTidx8lHGMT1TN11f66BuPfPP6Dwqse8Nph5l
YZF2fK0+m8TQ45V3JV8qRKo6EIquGzBMM7eYRN+/+cWlEW2Iyko5/3sDTmsTJ/mWDO+vzncMMaMv
kDj3Id9izu8T9mOyvQd9hYPs00UHFvVhQhgQ3w5Qvhp6at5tFdTfdpXtyxFu8tVu3FZ2HB9Mp2Js
y0DGtXuE87glHfNfLRJkY4rrYamF/RokN0aeBxl25/tEX+L7YbOWVS20/TDKjPqlwhY5O/08Kz3c
LjiPNWP6ZSxjpH2j24zIn1b02qU4dqRMYdYijqr5INGiWzl7tzZpQ+3y5xXQIH+/guFLhRLclRby
4LJm7Zz5hb+/2V6WvUjEvEbZU9XBV0aLSXT0eDrwzBUKG78Ei15sAjoFeyePH8d/7WiL2d1LyUTw
rlCXQnSWQusFZ/nsNaQuby5FoTUBJq7yQ+lRtlran64eLDPgXtHROHlcYsmFyWgw8Uu+LRAPatHh
9+0tdyMLVFz3IchOEhEl9Naortbxzti25mtFnZZgRH/YV6DObCSU7K1EBCrg4cpeu5Fwn8K53Kv7
98APFardgNCq7qu8gdwBzgccSWrvahpNRoMSMiO0BrmRAUF0LZ0z674bm+ygnQGlDzKXeY31jkO5
FW8CgkBQcw71WW4UBOedwHUZpJNE6tAXpSAxvF1dYbesxeoNbWeTqY97IRDdvQXv/uc/zEd/LRGZ
/n2qiRlAxiCSOuJ+z+uUP/cSf20txIpuCc93FtXne21X1dfqsILVwku6DnRzYxlwX/iys73sInVH
1X8OOvTqHNdk3HplWoQERiIAyOVPoLGH7mGtBw9iWyp/XI8oTLNMWhadmbdn+HwUwM4XSjqR8x3v
UoQ/JrCesoAjatmhqRTLIMqItUYlHitOMpRaW/kSgXbrt0/+EzKXZY/jhMP9LHDt67X9ic3aA7Td
2mHPhFpOFJRYhYEIH5bflU9ss3HIWsNUZyzKM/zZEkll8FHeW2Blq7EayQLGz2hZjLEYKE2Z1OJH
NyL3fuYgC16h9VLpBJn7NwZ7FE+amXydW3gGahKd9cmEAJ+ADmdYH3suifmt6+g73QD0df7yhIVL
/V/fSPE0IAQGbpY3pR4Thdn40jWU/Qjh3LL//SjsNytkQVZlj8xh/eQ2i0D7dgxIAqgTwTE0Q++1
Gyw9JkvC6xKhrrmnhiIZVZMNtOLMV7xlt2NxoJAnpYUBSdyjHVOmXbq95HvOteYzK34H769yfLbH
CIFWqCv2fyiV8Fjp7bxrVkSx38Fwn4btR/MZ/BoCiO/zgKzsDq5nTLhXMCuTK6Sn+werIhPWo7pX
lbUEYtSncweNR/QeTwYQZB6SKKYqxDyRVzO9z1OcChEbFAoxDui52cekSbQW9mlFZfRxfblk0ZaB
e0P9nZQGTm8skO5a+0npwu7XBQMgz5HD0NlQYgC1+KVT63GiTMySo838xzGClyrx9Hb8l5eHN+iM
QVXsi3xWbyUhwZ4fqAYv+BX7tXcAtbFbF2QVaSZVrvgqWGAJTBKnkhdGcHHBh8g3IAlryGkMofAK
Wy23Oo3TN3TNFMKjSpnEaMlI1utzzFFZ6i3WChN3DFivlriffYYT5Hvw2eBgVT0hoaNsoPCy664V
7GlIazRGDYoPDu785Ugv1VGC9Ef0MzLDH5/3v5asSlRY8M3NCrjO42s40fAOjud8Pvd+jKloDLP+
hxVFuBghXRq5LRObhFUPdmgytYW5G61Wve+m5ipPnhKZCWWNnxO9P2PzLzq0f4uQ3bUrjeUS9nDt
iOMDUi6a4e6dsF4bAJUuE2Ma1T9d6+wsmZxSfkZm+vYy/eM0e9Ivmceplo5RfEpQQxTudFj9wtxY
UbPrEPbQAHHm8U2k/Fxs4IOo5tv/dGjCJ2YwKHyBuGKS8z0P334sBfB7yG9YNJy6pCZp9wA1xS5x
uyhgLrLz3Gb2eHlxmB35uyBqNXasm45rHm9kDA3NraoV9TFyn3DmG3wxldYbGQ6q8aWcec6tks2B
PP7qM0+EjaPpnQ2O6pCDbneuh0xnYh4R+v8U3rOYTL63Q4AW8tALMdy4gGGfeJJchhyH/83qHiXO
1yzz1I0XGwGfxOMF6euduO1sGwceEb9Zmo9hLlDwI6GpeTMtYgydCh6mBbRXfjVagPlgQlAbOA4=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
