Synthesis report
Fri Feb 26 15:35:16 2021
Quartus Prime Version 20.3.0 Build 158 09/24/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Partition Summary
  5. Source Assignments for Top-Level Entity
  6. Ignored Source Level Assignments for Top-Level Entity
  7. Source Assignments for IBusCachedPlugin_cache
  8. Ignored Source Level Assignments for IBusCachedPlugin_cache
  9. Ignored Source Level Assignments for dataCache_1_
 10. Partition "root_partition" Resource Utilization by Entity
 11. State Machine - Summary
 12. State Machine - MmuPlugin_shared_state_1_
 13. State Machine - MmuPlugin_shared_portId
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics for Partition "root_partition"
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Multiplier Implementation Report
 21. Registers Packed Into Inferred Megafunctions
 22. Source Assignments for _zz_74__rtl_0|auto_generated|altera_syncram_impl1
 23. Source Assignments for RegFilePlugin_regFile_rtl_0|auto_generated|altera_syncram_impl1
 24. Source Assignments for RegFilePlugin_regFile_rtl_1|auto_generated|altera_syncram_impl1
 25. Source Assignments for IBusCachedPlugin_cache|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1
 26. Source Assignments for IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated|altera_syncram_impl1
 27. Source Assignments for dataCache_1_|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1
 28. Source Assignments for dataCache_1_|ways_0_data_symbol0_rtl_0|auto_generated|altera_syncram_impl1
 29. Source Assignments for dataCache_1_|ways_0_data_symbol1_rtl_0|auto_generated|altera_syncram_impl1
 30. Source Assignments for dataCache_1_|ways_0_data_symbol2_rtl_0|auto_generated|altera_syncram_impl1
 31. Source Assignments for dataCache_1_|ways_0_data_symbol3_rtl_0|auto_generated|altera_syncram_impl1
 32. Parameter Settings for Inferred Entity Instance: _zz_74__rtl_0
 33. Parameter Settings for Inferred Entity Instance: RegFilePlugin_regFile_rtl_0
 34. Parameter Settings for Inferred Entity Instance: RegFilePlugin_regFile_rtl_1
 35. Parameter Settings for Inferred Entity Instance: IBusCachedPlugin_cache|ways_0_tags_rtl_0
 36. Parameter Settings for Inferred Entity Instance: IBusCachedPlugin_cache|ways_0_datas_rtl_0
 37. Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_tags_rtl_0
 38. Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_data_symbol0_rtl_0
 39. Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_data_symbol1_rtl_0
 40. Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_data_symbol2_rtl_0
 41. Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_data_symbol3_rtl_0
 42. Post-Synthesis Netlist Statistics for Partition "root_partition"
 43. Synthesis Resource Usage Summary for Partition "root_partition"
 44. Synthesis RAM Summary for Partition "root_partition"
 45. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Fri Feb 26 15:35:15 2021 ;
; Revision Name         ; vexrisc_full                          ;
; Top-level Entity Name ; vexrisc_full                          ;
; Family                ; Stratix 10                            ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                             ;
+---------------------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                                          ; Setting                 ; Default Value      ;
+---------------------------------------------------------------------------------+-------------------------+--------------------+
; Device                                                                          ; 1SX065HH1F35E1VG        ;                    ;
; Top-level entity name                                                           ; vexrisc_full            ; vexrisc_full       ;
; Family name                                                                     ; Stratix 10              ; Cyclone 10 GX      ;
; Optimization Mode                                                               ; High Performance Effort ; Balanced           ;
; Allow Register Retiming                                                         ; Off                     ; On                 ;
; Allow RAM Retiming                                                              ; On                      ; Off                ;
; Allow DSP Retiming                                                              ; On                      ; Off                ;
; Optimization Technique                                                          ; Speed                   ; Balanced           ;
; Synchronization Register Chain Length                                           ; 1                       ; 3                  ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                 ;
; Enable compact report table                                                     ; Off                     ; Off                ;
; Enable Design Assistant in the compilation flow                                 ; On                      ; On                 ;
; Design Assistant include IP blocks                                              ; Off                     ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                      ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 500                     ; 500                ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                ;
; Preserve fewer node names                                                       ; On                      ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                    ; Auto               ;
; Safe State Machine                                                              ; Auto                    ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                 ;
; DSP Block Balancing                                                             ; Auto                    ; Auto               ;
; NOT Gate Push-Back                                                              ; On                      ; On                 ;
; Power-Up Don't Care                                                             ; On                      ; On                 ;
; Disable Register Power-up Initialization                                        ; Off                     ; Off                ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                ;
; Remove Duplicate Registers                                                      ; On                      ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                ;
; Ignore SOFT Buffers                                                             ; On                      ; On                 ;
; Auto Open-Drain Pins                                                            ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                ;
; Auto ROM Replacement                                                            ; On                      ; On                 ;
; Auto RAM Replacement                                                            ; On                      ; On                 ;
; Auto DSP Block Replacement                                                      ; On                      ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto               ;
; Physical Shift Register Inference                                               ; On                      ; On                 ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                 ;
; Strict RAM Replacement                                                          ; Off                     ; Off                ;
; Allow Synchronous Control Signals                                               ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                ;
; Auto Resource Sharing                                                           ; Off                     ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                ;
; Timing-Driven Synthesis                                                         ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation ;
; HDL message level                                                               ; Level2                  ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                     ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000               ;
; Synthesis Migration Checks for Stratix 10                                       ; Off                     ; Off                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                ;
; Clock MUX Protection                                                            ; On                      ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                ;
; Block Design Naming                                                             ; Auto                    ; Auto               ;
; SDC constraint protection                                                       ; Off                     ; Off                ;
; Synthesis Effort                                                                ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                     ; Off                ;
; Report Parameter Settings                                                       ; On                      ; On                 ;
; Report Parameter Settings to ASCII                                              ; On                      ; On                 ;
; Report Source Assignments                                                       ; On                      ; On                 ;
; Report Source Assignments to ASCII                                              ; On                      ; On                 ;
; Report Resource Utilization by Entity to ASCII                                  ; On                      ; On                 ;
; Size of the Latch Report                                                        ; 100                     ; 100                ;
; Enable State Machines Inference                                                 ; On                      ; On                 ;
; Enable formal verification support during compilation                           ; Off                     ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 100                     ; 100                ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                     ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                     ; Off                ;
; Fractal Synthesis                                                               ; Off                     ; Off                ;
; Aggressive Multiplexer Area Optimization                                        ; Auto                    ; Auto               ;
; Synthesis Available Resource Multiplier                                         ; 1                       ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Warning                 ; Warning            ;
; ENABLE_FPGA_TAMPER_DETECTION                                                    ; Off                     ; Off                ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                    ; Auto               ;
+---------------------------------------------------------------------------------+-------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+----------------------------------+
; File Name with User-Entered Path                                                    ; File Type                              ; File Name with Absolute Path                                                        ; Library ; MD5                              ;
+-------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+----------------------------------+
; VexRiscv.v                                                                          ; User Verilog HDL File                  ; /intel_vexrisc_project/VexRiscv.v                                                   ;         ; bec026e6bb0f3c7d566f1c575fe8fc88 ;
; vexriscv.sdc                                                                        ; User Synopsys Design Constraints File  ; /intel_vexrisc_project/vexriscv.sdc                                                 ;         ; 50d8287f14415e8f2f6c4b6067356aa1 ;
; /tools/intelFPGA_pro/20.3/quartus/libraries/megafunctions/altera_syncram.tdf        ; Megafunction                           ; /tools/intelFPGA_pro/20.3/quartus/libraries/megafunctions/altera_syncram.tdf        ; work    ;                                  ;
; cbx.lst                                                                             ; Auto-Found Unspecified File            ; /tools/intelFPGA_pro/20.3/quartus/libraries/megafunctions/cbx.lst                   ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_iud4.tdf ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_iud4.tdf ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_h5n1.tdf      ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_h5n1.tdf      ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_0sa4.tdf ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_0sa4.tdf ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_v2k1.tdf      ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_v2k1.tdf      ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_93n1.tdf      ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_93n1.tdf      ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_asd4.tdf ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_asd4.tdf ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_n8n1.tdf      ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_n8n1.tdf      ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_o1e4.tdf ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_o1e4.tdf ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_t5n1.tdf      ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_t5n1.tdf      ;         ;                                  ;
; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_uud4.tdf ; Auto-Generated Megafunction            ; /intel_vexrisc_project/tmp-clearbox/vexrisc_full/28322/altera_syncram_impl_uud4.tdf ;         ;                                  ;
+-------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+----------------------------------------------------------------------------------------------------+
; Source Assignments for Top-Level Entity                                                            ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[1]  ;
+------------------------------+-------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for Top-Level Entity                                                     ;
+------------+-------+------------------+-------------------------+-----------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                                ;
+------------+-------+------------------+-------------------------+-----------------------------------------+
; ORIG_DEPTH ; 1024  ; clk_write_port_0 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(2856) ;
; ORIG_WIDTH ; 2     ; clk_write_port_0 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(2856) ;
; ORIG_DEPTH ; 32    ; clk_write_port_1 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(2880) ;
; ORIG_WIDTH ; 32    ; clk_write_port_1 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(2880) ;
+------------+-------+------------------+-------------------------+-----------------------------------------+


+------------------------------------------------------------+
; Source Assignments for IBusCachedPlugin_cache              ;
+-------------------+-------+------+-------------------------+
; Assignment        ; Value ; From ; To                      ;
+-------------------+-------+------+-------------------------+
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[31]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[30]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[29]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[28]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[27]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[26]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[25]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[24]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[23]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[22]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[21]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[20]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[19]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[18]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[17]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[16]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[15]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[14]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[13]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[12]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[11]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[10]  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[9]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[8]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[7]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[6]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[5]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[0]   ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[2] ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[1] ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[0] ;
+-------------------+-------+------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for IBusCachedPlugin_cache                                              ;
+------------+-------+------------------+-------------------------+----------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                               ;
+------------+-------+------------------+-------------------------+----------------------------------------+
; ORIG_DEPTH ; 128   ; clk_write_port_0 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(163) ;
; ORIG_WIDTH ; 22    ; clk_write_port_0 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(163) ;
; ORIG_DEPTH ; 1024  ; clk_write_port_1 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(175) ;
; ORIG_WIDTH ; 32    ; clk_write_port_1 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(175) ;
+------------+-------+------------------+-------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for dataCache_1_                                                        ;
+------------+-------+------------------+-------------------------+----------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                               ;
+------------+-------+------------------+-------------------------+----------------------------------------+
; ORIG_DEPTH ; 128   ; clk_write_port_0 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(513) ;
; ORIG_WIDTH ; 22    ; clk_write_port_0 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(513) ;
; ORIG_DEPTH ; 1024  ; clk_write_port_1 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(531) ;
; ORIG_WIDTH ; 8     ; clk_write_port_1 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(531) ;
; ORIG_DEPTH ; 1024  ; clk_write_port_2 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(534) ;
; ORIG_WIDTH ; 8     ; clk_write_port_2 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(534) ;
; ORIG_DEPTH ; 1024  ; clk_write_port_3 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(537) ;
; ORIG_WIDTH ; 8     ; clk_write_port_3 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(537) ;
; ORIG_DEPTH ; 1024  ; clk_write_port_4 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(540) ;
; ORIG_WIDTH ; 8     ; clk_write_port_4 ; Invalid assignment name ; /intel_vexrisc_project/VexRiscv.v(540) ;
+------------+-------+------------------+-------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                                                                       ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------+-------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; IOPLLs ; Full Hierarchy Name                                                           ; Entity Name              ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------+-------------------------------------------------------------------------------+--------------------------+--------------+
; |                                  ; 2222 (1916)         ; 1664 (1381)               ; 75264             ; 4          ; 0    ; 0 (0)  ; |                                                                             ; vexrisc_full             ; altera_work  ;
;    |IBusCachedPlugin_cache|        ; 73 (73)             ; 124 (124)                 ; 35584             ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache                                                        ; InstructionCache         ; altera_work  ;
;       |ways_0_datas_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_datas_rtl_0                                     ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated                      ; altera_syncram_n8n1      ; work         ;
;             |altera_syncram_impl1| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated|altera_syncram_impl1 ; altera_syncram_impl_o1e4 ; altera_work  ;
;       |ways_0_tags_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_tags_rtl_0                                      ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_tags_rtl_0|auto_generated                       ; altera_syncram_93n1      ; work         ;
;             |altera_syncram_impl1| ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1  ; altera_syncram_impl_asd4 ; altera_work  ;
;    |RegFilePlugin_regFile_rtl_0|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_0                                                   ; altera_syncram           ; work         ;
;       |auto_generated|             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_0|auto_generated                                    ; altera_syncram_v2k1      ; work         ;
;          |altera_syncram_impl1|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_0|auto_generated|altera_syncram_impl1               ; altera_syncram_impl_0sa4 ; altera_work  ;
;    |RegFilePlugin_regFile_rtl_1|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_1                                                   ; altera_syncram           ; work         ;
;       |auto_generated|             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_1|auto_generated                                    ; altera_syncram_v2k1      ; work         ;
;          |altera_syncram_impl1|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_1|auto_generated|altera_syncram_impl1               ; altera_syncram_impl_0sa4 ; altera_work  ;
;    |_zz_74__rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0 (0)  ; _zz_74__rtl_0                                                                 ; altera_syncram           ; work         ;
;       |auto_generated|             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0 (0)  ; _zz_74__rtl_0|auto_generated                                                  ; altera_syncram_h5n1      ; work         ;
;          |altera_syncram_impl1|    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0 (0)  ; _zz_74__rtl_0|auto_generated|altera_syncram_impl1                             ; altera_syncram_impl_iud4 ; altera_work  ;
;    |dataCache_1_|                  ; 233 (233)           ; 159 (159)                 ; 35584             ; 0          ; 0    ; 0 (0)  ; dataCache_1_                                                                  ; DataCache                ; altera_work  ;
;       |ways_0_data_symbol0_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol0_rtl_0                                        ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol0_rtl_0|auto_generated                         ; altera_syncram_t5n1      ; work         ;
;             |altera_syncram_impl1| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol0_rtl_0|auto_generated|altera_syncram_impl1    ; altera_syncram_impl_uud4 ; altera_work  ;
;       |ways_0_data_symbol1_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol1_rtl_0                                        ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol1_rtl_0|auto_generated                         ; altera_syncram_t5n1      ; work         ;
;             |altera_syncram_impl1| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol1_rtl_0|auto_generated|altera_syncram_impl1    ; altera_syncram_impl_uud4 ; altera_work  ;
;       |ways_0_data_symbol2_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol2_rtl_0                                        ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol2_rtl_0|auto_generated                         ; altera_syncram_t5n1      ; work         ;
;             |altera_syncram_impl1| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol2_rtl_0|auto_generated|altera_syncram_impl1    ; altera_syncram_impl_uud4 ; altera_work  ;
;       |ways_0_data_symbol3_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol3_rtl_0                                        ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol3_rtl_0|auto_generated                         ; altera_syncram_t5n1      ; work         ;
;             |altera_syncram_impl1| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol3_rtl_0|auto_generated|altera_syncram_impl1    ; altera_syncram_impl_uud4 ; altera_work  ;
;       |ways_0_tags_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_tags_rtl_0                                                ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_tags_rtl_0|auto_generated                                 ; altera_syncram_93n1      ; work         ;
;             |altera_syncram_impl1| ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1            ; altera_syncram_impl_asd4 ; altera_work  ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------+-------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; State Machine - Summary                                                               ;
+---------------------------+------------------+------------+----------------+----------+
; Name                      ; Number of States ; Using aclr ; Encoding Style ; Safeness ;
+---------------------------+------------------+------------+----------------+----------+
; MmuPlugin_shared_state_1_ ; 5                ; Yes        ; One-Hot        ; Safe     ;
; MmuPlugin_shared_portId   ; 2                ; No         ; One-Hot        ; Safe     ;
+---------------------------+------------------+------------+----------------+----------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - MmuPlugin_shared_state_1_                                                                                                                                                     ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; Name                          ; MmuPlugin_shared_state_1_.011 ; MmuPlugin_shared_state_1_.010 ; MmuPlugin_shared_state_1_.001 ; MmuPlugin_shared_state_1_.000 ; MmuPlugin_shared_state_1_.100 ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; MmuPlugin_shared_state_1_.000 ; 0                             ; 0                             ; 0                             ; 0                             ; 0                             ;
; MmuPlugin_shared_state_1_.001 ; 0                             ; 0                             ; 1                             ; 1                             ; 0                             ;
; MmuPlugin_shared_state_1_.010 ; 0                             ; 1                             ; 0                             ; 1                             ; 0                             ;
; MmuPlugin_shared_state_1_.011 ; 1                             ; 0                             ; 0                             ; 1                             ; 0                             ;
; MmuPlugin_shared_state_1_.100 ; 0                             ; 0                             ; 0                             ; 1                             ; 1                             ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------+
; State Machine - MmuPlugin_shared_portId               ;
+---------------------------+---------------------------+
; Name                      ; MmuPlugin_shared_portId.1 ;
+---------------------------+---------------------------+
; MmuPlugin_shared_portId.0 ; 0                         ;
; MmuPlugin_shared_portId.1 ; 1                         ;
+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                            ;
+------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ; Cannot be Retimed (Protected by Synthesis Attribute or Quartus Assignment) ;
+------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; _zz_167_[2]                                    ; no                                                               ; no                                         ; yes                                                                        ;
; _zz_167_[0]                                    ; no                                                               ; no                                         ; yes                                                                        ;
; _zz_167_[1]                                    ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[0]                  ; no                                                               ; no                                         ; yes                                                                        ;
; _zz_150_                                       ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_resetIt                            ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[1]                  ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_haltIt                             ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[2]                  ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_isPipBusy                          ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[3]                  ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_haltedByBreak                      ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[4]                  ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_stepIt                             ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[5]                  ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[6]                  ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[7]                  ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[8]                  ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[9]                  ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[10]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[11]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[12]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[13]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[14]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[15]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[16]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[17]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[18]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[19]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[20]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[21]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[22]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[23]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[24]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[25]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[26]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[27]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[28]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[29]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[30]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_busReadDataReg[31]                 ; no                                                               ; no                                         ; yes                                                                        ;
; DebugPlugin_resetIt_regNext                    ; no                                                               ; no                                         ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_valid        ; no                                                               ; no                                         ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_cmdSent      ; no                                                               ; no                                         ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[5]   ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[6]   ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[7]   ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[8]   ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[9]   ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[10]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[11]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[12]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[13]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[14]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[15]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[16]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[17]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[18]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[19]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[20]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[21]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[22]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[23]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[24]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[25]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[26]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[27]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[28]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[29]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[30]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; IBusCachedPlugin_cache|lineLoader_address[31]  ; yes                                                              ; yes                                        ; yes                                                                        ;
; dataCache_1_|stageB_memCmdSent                 ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_isIoAccess          ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_waysHits[0]                ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_request_wr                 ; no                                                               ; no                                         ; yes                                                                        ;
; writeBack_arbitration_isValid                  ; no                                                               ; no                                         ; yes                                                                        ;
; memory_to_writeBack_MEMORY_ENABLE              ; no                                                               ; no                                         ; yes                                                                        ;
; memory_to_writeBack_IS_DBUS_SHARING            ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_refilling           ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_tagsReadRsp_0_error        ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_allowWrite          ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_exception           ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_allowRead           ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_request_size[0]            ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_request_size[1]            ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[0]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[1]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[2]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[3]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[4]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[5]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[6]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[7]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[8]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[9]  ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[10] ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[11] ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[12] ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[13] ; no                                                               ; no                                         ; yes                                                                        ;
; dataCache_1_|stageB_mmuRsp_physicalAddress[14] ; no                                                               ; no                                         ; yes                                                                        ;
; Total number of protected registers is 1664    ;                                                                  ;                                            ;                                                                            ;
+------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
Table truncated at 100 items. To change the number of protected registers reported, set the "Number of Protected Registers Reported in Synthesis Report" option.


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+--------------------------------------------------------------+-----------------------------------------------+
; Register name                                                ; Reason for Removal                            ;
+--------------------------------------------------------------+-----------------------------------------------+
; IBusCachedPlugin_fetchPc_pcReg[0,1]                          ; Stuck at GND due to stuck port data_in        ;
; _zz_73_[0,1]                                                 ; Stuck at GND due to stuck port data_in        ;
; IBusCachedPlugin_s1_tightlyCoupledHit                        ; Stuck at GND due to stuck port data_in        ;
; IBusCachedPlugin_s2_tightlyCoupledHit                        ; Stuck at GND due to stuck port data_in        ;
; execute_to_memory_BRANCH_CALC[0]                             ; Stuck at GND due to stuck port data_in        ;
; decode_to_execute_PC[0,1]                                    ; Stuck at GND due to stuck port data_in        ;
; execute_to_memory_PC[0,1]                                    ; Stuck at GND due to stuck port data_in        ;
; memory_to_writeBack_PC[0,1]                                  ; Stuck at GND due to stuck port data_in        ;
; IBusCachedPlugin_cache|lineLoader_address[4]                 ; Lost fanout                                   ;
; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[4] ; Lost fanout                                   ;
; IBusCachedPlugin_cache|lineLoader_address[3]                 ; Lost fanout                                   ;
; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[3] ; Lost fanout                                   ;
; IBusCachedPlugin_cache|lineLoader_address[2]                 ; Lost fanout                                   ;
; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[2] ; Lost fanout                                   ;
; IBusCachedPlugin_cache|lineLoader_address[1]                 ; Lost fanout                                   ;
; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[1] ; Lost fanout                                   ;
; IBusCachedPlugin_cache|lineLoader_address[0]                 ; Lost fanout                                   ;
; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[0] ; Lost fanout                                   ;
; IBusCachedPlugin_cache|decodeStage_mmuRsp_allowExecute       ; Stuck at VCC due to stuck port data_in        ;
; IBusCachedPlugin_cache|decodeStage_mmuRsp_exception          ; Stuck at GND due to stuck port data_in        ;
; IBusCachedPlugin_cache|decodeStage_mmuRsp_refilling          ; Stuck at GND due to stuck port data_in        ;
; MmuPlugin_ports_1_cache_0_valid                              ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_valid                              ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_valid                              ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_valid                              ; Lost fanout                                   ;
; MmuPlugin_ports_1_entryToReplace_value[0,1]                  ; Lost fanout                                   ;
; MmuPlugin_ports_0_cache_0_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_0_cache_1_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_0_cache_2_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_0_cache_3_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_0_cache_4_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_0_cache_5_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_exception                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_virtualAddress_0[0..9]             ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_virtualAddress_1[0..9]             ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_physicalAddress_0[0..9]            ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_physicalAddress_1[0..9]            ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_allowRead                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_allowWrite                         ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_allowExecute                       ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_0_superPage                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_exception                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_virtualAddress_0[0..9]             ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_virtualAddress_1[0..9]             ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_physicalAddress_0[0..9]            ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_physicalAddress_1[0..9]            ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_allowRead                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_allowWrite                         ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_allowExecute                       ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_1_superPage                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_exception                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_virtualAddress_0[0..9]             ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_virtualAddress_1[0..9]             ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_physicalAddress_0[0..9]            ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_physicalAddress_1[0..9]            ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_allowRead                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_allowWrite                         ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_allowExecute                       ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_2_superPage                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_exception                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_virtualAddress_0[0..9]             ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_virtualAddress_1[0..9]             ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_physicalAddress_0[0..9]            ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_physicalAddress_1[0..9]            ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_allowRead                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_allowWrite                         ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_allowExecute                       ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_allowUser                          ; Lost fanout                                   ;
; MmuPlugin_ports_1_cache_3_superPage                          ; Lost fanout                                   ;
; memory_to_writeBack_MUL_HH[33]                               ; Lost fanout                                   ;
; execute_to_memory_MUL_HH[33]                                 ; Lost fanout                                   ;
; memory_to_writeBack_MUL_HH[32]                               ; Lost fanout                                   ;
; execute_to_memory_MUL_HH[32]                                 ; Lost fanout                                   ;
; _zz_119_                                                     ; Merged with IBusCachedPlugin_fetchPc_booted   ;
; CsrPlugin_interrupt_code[0]                                  ; Merged with CsrPlugin_interrupt_code[1]       ;
; CsrPlugin_interrupt_targetPrivilege[0,1]                     ; Merged with CsrPlugin_interrupt_code[1]       ;
; decode_to_execute_IS_RS2_SIGNED                              ; Merged with decode_to_execute_INSTRUCTION[12] ;
; decode_to_execute_ALU_BITWISE_CTRL[1]                        ; Merged with decode_to_execute_INSTRUCTION[12] ;
; decode_to_execute_IS_RS1_SIGNED                              ; Merged with decode_to_execute_INSTRUCTION[12] ;
; execute_to_memory_MUL_LH[33]                                 ; Merged with execute_to_memory_MUL_LH[32]      ;
; execute_to_memory_MUL_HL[33]                                 ; Merged with execute_to_memory_MUL_HL[32]      ;
; dataCache_1_|loader_waysAllocator[0]                         ; Stuck at VCC due to stuck port data_in        ;
; memory_to_writeBack_MUL_LOW[51]                              ; Merged with memory_to_writeBack_MUL_LOW[50]   ;
; CsrPlugin_interrupt_code[1]                                  ; Stuck at VCC due to stuck port data_in        ;
; MmuPlugin_shared_state_1_~0                                  ; Lost fanout                                   ;
; MmuPlugin_shared_state_1_~1                                  ; Lost fanout                                   ;
; Total Number of Removed Registers = 240                      ;                                               ;
+--------------------------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                        ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------+
; IBusCachedPlugin_fetchPc_pcReg[1]            ; Stuck at GND              ; _zz_73_[1], decode_to_execute_PC[1], execute_to_memory_PC[1], ;
;                                              ; due to stuck port data_in ; memory_to_writeBack_PC[1]                                     ;
; IBusCachedPlugin_fetchPc_pcReg[0]            ; Stuck at GND              ; _zz_73_[0], decode_to_execute_PC[0], execute_to_memory_PC[0], ;
;                                              ; due to stuck port data_in ; memory_to_writeBack_PC[0]                                     ;
; IBusCachedPlugin_cache|lineLoader_address[4] ; Lost Fanouts              ; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[4]  ;
; IBusCachedPlugin_cache|lineLoader_address[3] ; Lost Fanouts              ; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[3]  ;
; IBusCachedPlugin_cache|lineLoader_address[2] ; Lost Fanouts              ; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[2]  ;
; IBusCachedPlugin_cache|lineLoader_address[1] ; Lost Fanouts              ; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[1]  ;
; IBusCachedPlugin_cache|lineLoader_address[0] ; Lost Fanouts              ; IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[0]  ;
; memory_to_writeBack_MUL_HH[33]               ; Lost Fanouts              ; execute_to_memory_MUL_HH[33]                                  ;
; memory_to_writeBack_MUL_HH[32]               ; Lost Fanouts              ; execute_to_memory_MUL_HH[32]                                  ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 1664        ;
; Number of registers using Synchronous Clear  ; 103         ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 147         ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 1547        ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; dataCache_1_|stageB_flusher_start              ; 10      ;
; CsrPlugin_mstatus_MPP[0]                       ; 2       ;
; CsrPlugin_mstatus_MPP[1]                       ; 2       ;
; IBusCachedPlugin_fetchPc_pcReg[31]             ; 3       ;
; IBusCachedPlugin_cache|lineLoader_flushPending ; 2       ;
; Total number of inverted registers = 5         ;         ;
+------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+-------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; DebugPlugin_busReadDataReg[26]                           ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; DebugPlugin_busReadDataReg[1]                            ; Yes                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; execute_to_memory_SHIFT_RIGHT[16]                        ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; execute_to_memory_SHIFT_RIGHT[4]                         ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; dataCache_1_|stageA_request_data[17]                     ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; CsrPlugin_mepc[0]                                        ; Yes                     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; CsrPlugin_mepc[2]                                        ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; memory_DivPlugin_div_counter_value[0]                    ; Yes                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; memory_DivPlugin_rs1[24]                                 ; Yes                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; IBusCachedPlugin_cache|_zz_10_[0]                        ; Yes                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; IBusCachedPlugin_cache|lineLoader_flushCounter[0]        ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; dataCache_1_|stageA_request_data[15]                     ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]     ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; CsrPlugin_interrupt_code[1]                              ; Yes                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; dataCache_1_|stageB_mmuRsp_physicalAddress[5]            ; Yes                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; memory_DivPlugin_accumulator[10]                         ; Yes                     ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21] ; Yes                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; execute_to_memory_SHIFT_RIGHT[1]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; dataCache_1_|stageA_request_data[27]                     ; Yes                     ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; CsrPlugin_mepc[22]                                       ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; decode_to_execute_RS2[5]                                 ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; decode_to_execute_RS1[28]                                ; Yes                     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; _zz_167_[2]                                              ; Yes                     ;
; 12:1               ; 19 bits   ; 152 LEs       ; 76 LEs               ; 76 LEs                 ; Yes        ; IBusCachedPlugin_fetchPc_pcReg[19]                       ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; CsrPlugin_mstatus_MPP[0]                                 ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; dataCache_1_|io_mem_cmd_payload_address[4]               ; Yes                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; _zz_33_[0]                                               ; Yes                     ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; Mux_1900                                                 ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; Mux_1901                                                 ; Yes                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; Mux_1900                                                 ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; shift_right_0                                            ; Yes                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; shift_right_0                                            ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; shift_right_0                                            ; Yes                     ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; execute_CsrPlugin_writeData[11]                          ; Yes                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; Mux_1841~0                                               ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; Mux_1870                                                 ; Yes                     ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; shift_right_0                                            ; Yes                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; Mux_33                                                   ; Yes                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; dataCache_1_|dataWriteCmd_payload_address[0]             ; Yes                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; Select_101                                               ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; execute_BranchPlugin_branch_src2[13]                     ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; execute_BranchPlugin_branch_src2[4]                      ; Yes                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; dataCache_1_|dataWriteCmd_payload_address[0]             ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; dataCache_1_|dataWriteCmd_payload_data[0]                ; Yes                     ;
; 9:1                ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[22]          ; Yes                     ;
; 9:1                ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]          ; Yes                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; _zz_34_[0]                                               ; Yes                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; _zz_52_[0]                                               ; Yes                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; _zz_52_[0]                                               ; Yes                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; _zz_52_[0]                                               ; Yes                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; _zz_52_[0]                                               ; Yes                     ;
; 12:1               ; 9 bits    ; 72 LEs        ; 45 LEs               ; 27 LEs                 ; No         ; IBusCachedPlugin_fetchPc_output_payload[2]               ; Yes                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; Select_137                                               ; Yes                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; Select_135                                               ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+-------------------------+


+---------------------------------------+
; Multiplier Implementation Report      ;
+--------------------+--------+---------+
; Multiplier Name    ; Target ; Reason  ;
+--------------------+--------+---------+
; execute_MUL_LH[33] ; dsp    ; default ;
; execute_MUL_LL[31] ; dsp    ; default ;
; execute_MUL_HH[33] ; dsp    ; default ;
; execute_MUL_HL[33] ; dsp    ; default ;
+--------------------+--------+---------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+---------------------------------------+-------------------------------------------+------+
; Register Name                         ; Megafunction                              ; Type ;
+---------------------------------------+-------------------------------------------+------+
; _zz_196_[0,1]                         ; _zz_74__rtl_0                             ; RAM  ;
; _zz_197_[0..31]                       ; RegFilePlugin_regFile_rtl_0               ; RAM  ;
; _zz_198_[0..31]                       ; RegFilePlugin_regFile_rtl_1               ; RAM  ;
; IBusCachedPlugin_cache|_zz_13_[0..21] ; IBusCachedPlugin_cache|ways_0_tags_rtl_0  ; RAM  ;
; IBusCachedPlugin_cache|_zz_14_[0..31] ; IBusCachedPlugin_cache|ways_0_datas_rtl_0 ; RAM  ;
; dataCache_1_|_zz_10_[0..21]           ; dataCache_1_|ways_0_tags_rtl_0            ; RAM  ;
; dataCache_1_|_zz_23_[0..7]            ; dataCache_1_|ways_0_data_symbol0_rtl_0    ; RAM  ;
; dataCache_1_|_zz_24_[0..7]            ; dataCache_1_|ways_0_data_symbol1_rtl_0    ; RAM  ;
; dataCache_1_|_zz_25_[0..7]            ; dataCache_1_|ways_0_data_symbol2_rtl_0    ; RAM  ;
; dataCache_1_|_zz_26_[0..7]            ; dataCache_1_|ways_0_data_symbol3_rtl_0    ; RAM  ;
+---------------------------------------+-------------------------------------------+------+


+--------------------------------------------------------------------------+
; Source Assignments for _zz_74__rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+------------+
; Assignment                      ; Value              ; From ; To         ;
+---------------------------------+--------------------+------+------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -          ;
+---------------------------------+--------------------+------+------------+


+----------------------------------------------------------------------------------------+
; Source Assignments for RegFilePlugin_regFile_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source Assignments for RegFilePlugin_regFile_rtl_1|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source Assignments for IBusCachedPlugin_cache|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source Assignments for IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source Assignments for dataCache_1_|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------+
; Source Assignments for dataCache_1_|ways_0_data_symbol0_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source Assignments for dataCache_1_|ways_0_data_symbol1_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source Assignments for dataCache_1_|ways_0_data_symbol2_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source Assignments for dataCache_1_|ways_0_data_symbol3_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: _zz_74__rtl_0                              ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 1024                 ; Untyped ;
; NUMWORDS_B                                                 ; 1024                 ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 2                    ; Untyped ;
; WIDTH_B                                                    ; 2                    ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 10                   ; Untyped ;
; WIDTHAD_B                                                  ; 10                   ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_h5n1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegFilePlugin_regFile_rtl_0                ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 32                   ; Untyped ;
; NUMWORDS_B                                                 ; 32                   ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 32                   ; Untyped ;
; WIDTH_B                                                    ; 32                   ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 5                    ; Untyped ;
; WIDTHAD_B                                                  ; 5                    ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_v2k1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegFilePlugin_regFile_rtl_1                ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; CBXI_PARAMETER                                             ; altera_syncram_v2k1  ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 32                   ; Untyped ;
; NUMWORDS_B                                                 ; 32                   ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 32                   ; Untyped ;
; WIDTH_B                                                    ; 32                   ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 5                    ; Untyped ;
; WIDTHAD_B                                                  ; 5                    ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_v2k1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IBusCachedPlugin_cache|ways_0_tags_rtl_0   ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 128                  ; Untyped ;
; NUMWORDS_B                                                 ; 128                  ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 22                   ; Untyped ;
; WIDTH_B                                                    ; 22                   ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 7                    ; Untyped ;
; WIDTHAD_B                                                  ; 7                    ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_93n1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IBusCachedPlugin_cache|ways_0_datas_rtl_0  ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 1024                 ; Untyped ;
; NUMWORDS_B                                                 ; 1024                 ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 32                   ; Untyped ;
; WIDTH_B                                                    ; 32                   ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 10                   ; Untyped ;
; WIDTHAD_B                                                  ; 10                   ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_n8n1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_tags_rtl_0             ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; CBXI_PARAMETER                                             ; altera_syncram_93n1  ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 128                  ; Untyped ;
; NUMWORDS_B                                                 ; 128                  ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 22                   ; Untyped ;
; WIDTH_B                                                    ; 22                   ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 7                    ; Untyped ;
; WIDTHAD_B                                                  ; 7                    ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_93n1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_data_symbol0_rtl_0     ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 1024                 ; Untyped ;
; NUMWORDS_B                                                 ; 1024                 ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 8                    ; Untyped ;
; WIDTH_B                                                    ; 8                    ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 10                   ; Untyped ;
; WIDTHAD_B                                                  ; 10                   ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_t5n1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_data_symbol1_rtl_0     ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; CBXI_PARAMETER                                             ; altera_syncram_t5n1  ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 1024                 ; Untyped ;
; NUMWORDS_B                                                 ; 1024                 ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 8                    ; Untyped ;
; WIDTH_B                                                    ; 8                    ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 10                   ; Untyped ;
; WIDTHAD_B                                                  ; 10                   ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_t5n1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_data_symbol2_rtl_0     ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; CBXI_PARAMETER                                             ; altera_syncram_t5n1  ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 1024                 ; Untyped ;
; NUMWORDS_B                                                 ; 1024                 ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 8                    ; Untyped ;
; WIDTH_B                                                    ; 8                    ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 10                   ; Untyped ;
; WIDTHAD_B                                                  ; 10                   ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_t5n1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataCache_1_|ways_0_data_symbol3_rtl_0     ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; CBXI_PARAMETER                                             ; altera_syncram_t5n1  ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 1024                 ; Untyped ;
; NUMWORDS_B                                                 ; 1024                 ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 8                    ; Untyped ;
; WIDTH_B                                                    ; 8                    ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 10                   ; Untyped ;
; WIDTHAD_B                                                  ; 10                   ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_t5n1  ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 262                                     ;
; fourteennm_ff          ; 1664                                    ;
;     CLR                ; 54                                      ;
;     CLR SCLR           ; 8                                       ;
;     ENA                ; 1389                                    ;
;     ENA CLR            ; 65                                      ;
;     ENA CLR SCLR       ; 20                                      ;
;     ENA SCLR           ; 73                                      ;
;     SCLR               ; 2                                       ;
;     plain              ; 53                                      ;
; fourteennm_lcell_comb  ; 2222                                    ;
;     arith              ; 377                                     ;
;         0 data inputs  ; 1                                       ;
;         1 data inputs  ; 69                                      ;
;         2 data inputs  ; 140                                     ;
;         3 data inputs  ; 33                                      ;
;         4 data inputs  ; 134                                     ;
;     extend             ; 70                                      ;
;         7 data inputs  ; 11                                      ;
;         8 data inputs  ; 59                                      ;
;     normal             ; 1775                                    ;
;         0 data inputs  ; 2                                       ;
;         1 data inputs  ; 99                                      ;
;         2 data inputs  ; 117                                     ;
;         3 data inputs  ; 390                                     ;
;         4 data inputs  ; 316                                     ;
;         5 data inputs  ; 326                                     ;
;         6 data inputs  ; 525                                     ;
; fourteennm_mac         ; 4                                       ;
; fourteennm_ram_block   ; 174                                     ;
;                        ;                                         ;
; Number of carry chains ; 14                                      ;
; Max carry chain length ; 35                                      ;
;                        ;                                         ;
; Max LUT depth          ; 9.00                                    ;
; Average LUT depth      ; 4.48                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 1437              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 2222              ;
;     -- 8 input functions                    ; 59                ;
;     -- 7 input functions                    ; 11                ;
;     -- 6 input functions                    ; 525               ;
;     -- 5 input functions                    ; 326               ;
;     -- 4 input functions                    ; 450               ;
;     -- <=3 input functions                  ; 851               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 1664              ;
;                                             ;                   ;
; I/O pins                                    ; 262               ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 75264             ;
;                                             ;                   ;
; Total DSP Blocks                            ; 4                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 4                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
;                                             ;                   ;
;                                             ;                   ;
; Maximum fan-out node                        ; clk               ;
; Maximum fan-out                             ; 1838              ;
; Total fan-out                               ; 18015             ;
; Average fan-out                             ; 4.16              ;
+---------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "root_partition"                                                                                                                                              ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; IBusCachedPlugin_cache|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None ;
; RegFilePlugin_regFile_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; RegFilePlugin_regFile_rtl_1|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; _zz_74__rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                             ; AUTO ; Simple Dual Port ; 1024         ; 2            ; 1024         ; 2            ; 2048  ; None ;
; dataCache_1_|ways_0_data_symbol0_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; dataCache_1_|ways_0_data_symbol1_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; dataCache_1_|ways_0_data_symbol2_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; dataCache_1_|ways_0_data_symbol3_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; dataCache_1_|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM            ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 20.3.0 Build 158 09/24/2020 SC Pro Edition
    Info: Processing started: Fri Feb 26 15:35:05 2021
    Info: System process ID: 28322
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off vexrisc_full -c vexrisc_full
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "vexrisc_full"
Info: Revision = "vexrisc_full"
Info (21902): Rule HRR-10003 at stage Place has been marked for deprecation in a future release.
Info (21902): Rule HRR-10004 at stage Place has been marked for deprecation in a future release.
Info: Analyzing source files
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Critical Warning (20615): Use the Reset Release IP in Intel Stratix 10 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Intel Stratix 10 Configuration User Guide.
Info: Elaborating from top-level entity "vexrisc_full"
Warning (13416): Verilog HDL warning at VexRiscv.v(1007): ignoring unsupported system task "display" File: /intel_vexrisc_project/VexRiscv.v Line: 1007
Warning (13416): Verilog HDL warning at VexRiscv.v(1008): ignoring unsupported system task "finish" File: /intel_vexrisc_project/VexRiscv.v Line: 1008
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "IBusCachedPlugin_predictionJumpInterface_payload[0]"
        Warning (14320): Synthesized away node "IBusCachedPlugin_predictionJumpInterface_payload[1]"
Info: Found 3 design entities
Info: There are 3 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (18393): Intel FPGA IP Evaluation Mode feature will not be used - it is not supported for this device
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info (21661): Design Assistant Results: 1 of 2 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report '/intel_vexrisc_project/output_files/vexrisc_full.drc.partitioned.rpt' for more information
Info (21622): Design Assistant Results: 2 of 6 Low severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report '/intel_vexrisc_project/output_files/vexrisc_full.drc.partitioned.rpt' for more information
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "_zz_74__rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegFilePlugin_regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegFilePlugin_regFile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IBusCachedPlugin_cache|ways_0_datas_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataCache_1_|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataCache_1_|ways_0_data_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataCache_1_|ways_0_data_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataCache_1_|ways_0_data_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataCache_1_|ways_0_data_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (284007): State machine "MmuPlugin_shared_state_1_" will be implemented as a safe state machine.
Info (284007): State machine "MmuPlugin_shared_portId" will be implemented as a safe state machine.
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "iBus_cmd_payload_address[0]" is stuck at GND File: /intel_vexrisc_project/VexRiscv.v Line: 1072
    Warning (13410): Pin "iBus_cmd_payload_address[1]" is stuck at GND File: /intel_vexrisc_project/VexRiscv.v Line: 1072
    Warning (13410): Pin "iBus_cmd_payload_address[2]" is stuck at GND File: /intel_vexrisc_project/VexRiscv.v Line: 1072
    Warning (13410): Pin "iBus_cmd_payload_address[3]" is stuck at GND File: /intel_vexrisc_project/VexRiscv.v Line: 1072
    Warning (13410): Pin "iBus_cmd_payload_address[4]" is stuck at GND File: /intel_vexrisc_project/VexRiscv.v Line: 1072
    Warning (13410): Pin "iBus_cmd_payload_size[0]" is stuck at VCC File: /intel_vexrisc_project/VexRiscv.v Line: 1073
    Warning (13410): Pin "iBus_cmd_payload_size[1]" is stuck at GND File: /intel_vexrisc_project/VexRiscv.v Line: 1073
    Warning (13410): Pin "iBus_cmd_payload_size[2]" is stuck at VCC File: /intel_vexrisc_project/VexRiscv.v Line: 1073
    Warning (13410): Pin "dBus_cmd_payload_address[0]" is stuck at GND File: /intel_vexrisc_project/VexRiscv.v Line: 1080
    Warning (13410): Pin "dBus_cmd_payload_address[1]" is stuck at GND File: /intel_vexrisc_project/VexRiscv.v Line: 1080
    Warning (13410): Pin "dBus_cmd_payload_last" is stuck at VCC File: /intel_vexrisc_project/VexRiscv.v Line: 1084
Info (17049): 212 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "execute_RS1[28]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[28]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[24]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[24]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[25]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[25]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[26]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[26]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[29]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[29]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[30]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[30]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[31]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[31]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[27]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[27]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[22]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[22]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[23]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[23]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[21]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[21]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[18]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[18]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[19]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[19]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[20]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[20]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[12]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[12]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[13]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[13]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[14]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[14]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[15]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[15]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[16]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[16]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[17]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[17]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[11]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS1[5]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS1[6]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS1[7]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS1[8]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS1[9]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS1[10]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS1[1]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[8]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS2[7]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS2[6]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS2[5]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS2[1]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS2[0]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[0]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[11]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS2[4]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[4]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[3]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[3]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[10]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS2[2]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "execute_RS1[2]" File: /intel_vexrisc_project/VexRiscv.v Line: 1632
    Info (17048): Logic cell "execute_RS2[9]" File: /intel_vexrisc_project/VexRiscv.v Line: 1692
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[2]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[3]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[4]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[5]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[6]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[7]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[8]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[9]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[10]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[11]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[29]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[30]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[31]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[26]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[27]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[28]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[23]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[24]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[25]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[20]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[21]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[22]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[17]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[18]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[19]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[12]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[13]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[14]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[15]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
    Info (17048): Logic cell "IBusCachedPlugin_predictionJumpInterface_payload[16]" File: /intel_vexrisc_project/VexRiscv.v Line: 1770
Info (21057): Implemented 3720 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 118 input pins
    Info (21059): Implemented 144 output pins
    Info (21061): Implemented 3280 logic cells
    Info (21064): Implemented 174 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info (21615): Running Design Assistant Rules for snapshot 'synthesized'
Info (21661): Design Assistant Results: 0 of 1 High severity rules issued violations in snapshot 'synthesized'
Info (21621): Design Assistant Results: 1 of 3 Medium severity rules issued violations in snapshot 'synthesized'. Please refer to DRC report '/intel_vexrisc_project/output_files/vexrisc_full.drc.synthesized.rpt' for more information
Info (21622): Design Assistant Results: 1 of 5 Low severity rules issued violations in snapshot 'synthesized'. Please refer to DRC report '/intel_vexrisc_project/output_files/vexrisc_full.drc.synthesized.rpt' for more information
Info: Quartus Prime Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 1451 megabytes
    Info: Processing ended: Fri Feb 26 15:35:16 2021
    Info: Elapsed time: 00:00:11
    Info: System process ID: 28322


