#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 15 19:03:10 2021
# Process ID: 198942
# Current directory: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/DFF_REG/xsim_script.tcl}
# Log file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/xsim.log
# Journal file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/DFF_REG/xsim_script.tcl
# xsim {DFF_REG} -view {{DFF_REG_dataflow_ana.wcfg}} -tclbatch {DFF_REG.tcl} -protoinst {DFF_REG.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file DFF_REG.protoinst
Time resolution is 1 ps
open_wave_config DFF_REG_dataflow_ana.wcfg
source DFF_REG.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set q_group [add_wave_group q(wire) -into $coutputgroup]
## add_wave /apatb_DFF_REG_top/AESL_inst_DFF_REG/q -into $q_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set d_group [add_wave_group d(wire) -into $cinputgroup]
## add_wave /apatb_DFF_REG_top/AESL_inst_DFF_REG/d -into $d_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_DFF_REG_top/AESL_inst_DFF_REG/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_DFF_REG_top/AESL_inst_DFF_REG/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_DFF_REG_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_DFF_REG_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_DFF_REG_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_DFF_REG_top/LENGTH_d -into $tb_portdepth_group -radix hex
## add_wave /apatb_DFF_REG_top/LENGTH_q -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_q_group [add_wave_group q(wire) -into $tbcoutputgroup]
## add_wave /apatb_DFF_REG_top/q -into $tb_q_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_d_group [add_wave_group d(wire) -into $tbcinputgroup]
## add_wave /apatb_DFF_REG_top/d -into $tb_d_group -radix hex
## save_wave_config DFF_REG.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [n/a] @ "125000"
// RTL Simulation : 1 / 5 [n/a] @ "145000"
// RTL Simulation : 2 / 5 [n/a] @ "155000"
// RTL Simulation : 3 / 5 [n/a] @ "165000"
// RTL Simulation : 4 / 5 [n/a] @ "175000"
// RTL Simulation : 5 / 5 [n/a] @ "185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 215 ns : File "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/DFF_REG.autotb.v" Line 247
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr 15 19:03:39 2021...
