<!-- Profile Header -->
<h1 align="center">Hi ğŸ‘‹, I'm Ravindu</h1>
<p align="center">
  <strong>Embedded Systems & Computer Architecture | 4th-Year Computer Engineering Student</strong>
</p>

<!-- Badges / Quick Links -->
<p align="center">
  <a href="mailto:ravindulakshan.rl2002@gmail.com"><img src="https://img.shields.io/badge/Email-Contact-blue?style=flat" /></a>
  <a href="https://www.linkedin.com/in/ravindu-lakshan-45bb00278/"><img src="https://img.shields.io/badge/LinkedIn-Connect-0A66C2?style=flat&logo=linkedin" /></a>
  <a href="https://ravindu439.github.io"><img src="https://img.shields.io/badge/Portfolio-Live-success?style=flat" /></a>
  <a href="https://github.com/ravindu439?tab=repositories"><img src="https://img.shields.io/badge/Projects-Explore-informational?style=flat" /></a>
</p>

---

### ğŸ‘¨â€ğŸ’» About Me
I am a 4th-year Computer Engineering student at the University of Peradeniya (Faculty of Engineering). My academic journey has given me a solid grounding in both theoretical and practical aspects of computing. Iâ€™m passionate about exploring cutting-edge technologies, software development, computer architecture, embedded systems, and systematic debugging.  
Currently Iâ€™m honing deeper skills in processor design, hardware/software co-design, and applying embedded intelligence to solve real-world safety and usability problems.

- ğŸ”­ Current Focus: Embedded systems design & RISC-V microarchitecture exploration  
- ğŸ§  Strengths: Hardware/software integration, structured problem-solving, rapid learning  
- ğŸŒ± Learning Next: Advanced verification flows & performance profiling in Verilog/C++  
- ğŸ’¬ Ask me about: Verilog, pipeline design, debugging embedded flows, full-stack prototypes  
- ğŸ¯ 2025 Goal: Ship an open-source reusable embedded safety module + publish a tech write-up  
- âš¡ Fun Fact: I enjoy â€œchasing the glitchâ€â€”I once traced a tricky timing issue by crafting a custom waveform diff approach.

---

### ğŸ›  Tech & Tools
<p>
  <img src="https://skillicons.dev/icons?i=js,react,nodejs,python,cpp,verilog,html,css,linux,git,github,aws,figma" />
</p>
<p>
  <strong>Also using:</strong> PlatformIO, GitHub Actions, basic cloud deployment workflows
</p>

---

### ğŸš€ Featured Projects
| Project | Description | Tech | Links |
|---------|-------------|------|-------|
| Safe Plus â€“ Smart Safety Helmet | Real-time monitoring, impact detection & emergency alerts to enhance industrial worker safety | Embedded, Sensors, Wireless, Edge | [Repo](https://github.com/cepdnaclk/e20-3yp-SafePlus) |
| Denture Design Studio | Interactive learning & self-evaluation platform for dental students with guided case workflows | Web, React (if used), UX | [Repo](https://github.com/cepdnaclk/e20-co227-Denture-Design-Studio) |
| RV32IM Pipeline (Group 2) | Verilog implementation of a 5-stage RV32IM pipeline + testbench verification | Verilog, CPU Arch | [Repo](https://github.com/cepdnaclk/e20-co502-RV32IM-pipeline-implementation-group-2) |

<!-- You can extend with more details, images, or auto-generation later -->

---

### ğŸ“Š GitHub Stats
<p>
  <img height="150" src="https://github-readme-stats.vercel.app/api?username=ravindu439&show_icons=true&theme=tokyonight&hide_border=true" />
  <img height="150" src="https://github-readme-streak-stats.herokuapp.com?user=ravindu439&theme=tokyonight&hide_border=true" />
</p>
<p>
  <img height="150" src="https://github-readme-stats.vercel.app/api/top-langs/?username=ravindu439&layout=compact&theme=tokyonight&hide_border=true" />
</p>

---

### ğŸ§© Motivation
> â€œEngineering isnâ€™t just solving problemsâ€”itâ€™s designing reliability before problems appear.â€

I aim to build systems that are safe, efficient, and insightfulâ€”bridging the gap between hardware realities and software agility.

---

### ğŸŒ Connect
<p>
  <a href="mailto:ravindulakshan.rl2002@gmail.com">Email</a> â€¢
  <a href="https://www.linkedin.com/in/ravindu-lakshan-45bb00278/">LinkedIn</a>
</p>

---

### ğŸ”„ (Optional) Automation Ideas
- Action to refresh a â€œlast updatedâ€ timestamp
- Auto-list recent commits or pinned repos
- Badge for CI status / embedded builds

---

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=ravindu439&style=flat&color=blue" />
</p>
