// Seed: 2891087177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  always #1 begin
    $display;
  end
  wire id_6;
  id_7(
      .id_0(1'b0), .id_1(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1 == 1'b0;
  assign id_6 = 1 ? id_5 : id_4;
  always @(posedge id_7 == id_7 or negedge 1) begin
    $display(1, id_4);
  end
  module_0(
      id_4, id_3, id_4, id_4
  );
endmodule
