

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111'
================================================================
* Date:           Sun Sep  7 15:34:52 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_93_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 6 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 7 'alloca' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s_2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:272]   --->   Operation 8 'alloca' 's_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_12 = alloca i32 1" [fmm_hls_greedy_potential.cpp:89->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 9 'alloca' 'c_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln267_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln267"   --->   Operation 11 'read' 'mul_ln267_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%total_rows_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %total_rows_1"   --->   Operation 12 'read' 'total_rows_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten30"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln89 = store i31 0, i31 %c_12" [fmm_hls_greedy_potential.cpp:89->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 14 'store' 'store_ln89' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln103 = store i32 0, i32 %s_2" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:272]   --->   Operation 15 'store' 'store_ln103' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln93 = store i31 0, i31 %r_2" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 16 'store' 'store_ln93' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%store_ln92 = store i32 0, i32 %cnt" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 17 'store' 'store_ln92' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i24.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r = load i31 %r_2" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 19 'load' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i62 %indvar_flatten30" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 20 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i31 %r" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 21 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%icmp_ln93 = icmp_slt  i32 %zext_ln93, i32 %total_rows_1_read" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 22 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.60ns)   --->   "%icmp_ln104 = icmp_eq  i62 %indvar_flatten30_load, i62 %mul_ln267_read" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 23 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.60ns)   --->   "%add_ln104 = add i62 %indvar_flatten30_load, i62 1" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 24 'add' 'add_ln104' <Predicate = true> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %_ZL13column_weightRK6Matrixi.exit.i31.i, void %_ZL13num_additionsRK6Matrix.exit39.i.exitStub" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 25 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%select_ln104 = select i1 %icmp_ln93, i31 %r, i31 0" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 26 'select' 'select_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i31 %select_ln104" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 27 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln95, i8 0" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 28 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i31 %select_ln104" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 29 'trunc' 'trunc_ln95_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln95_1, i6 0" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 30 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.02ns)   --->   "%add_ln95 = add i35 %p_shl, i35 %p_shl8" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 31 'add' 'add_ln95' <Predicate = (!icmp_ln104)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = trunc i35 %add_ln95" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 32 'trunc' 'trunc_ln95_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.89ns)   --->   "%add_ln93 = add i31 %select_ln104, i31 1" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 33 'add' 'add_ln93' <Predicate = (!icmp_ln104)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%store_ln104 = store i62 %add_ln104, i62 %indvar_flatten30" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 34 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.14>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%store_ln93 = store i31 %add_ln93, i31 %r_2" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 35 'store' 'store_ln93' <Predicate = (!icmp_ln104)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 6.59>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c_12_load = load i31 %c_12" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 36 'load' 'c_12_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.89ns)   --->   "%add_ln104_1 = add i31 %c_12_load, i31 1" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 37 'add' 'add_ln104_1' <Predicate = (!icmp_ln104 & !icmp_ln93)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln104_2 = select i1 %icmp_ln93, i31 %c_12_load, i31 %add_ln104_1" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 38 'select' 'select_ln104_2' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i31 %select_ln104_2" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 39 'trunc' 'trunc_ln93_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln95_2 = add i17 %trunc_ln95_2, i17 %trunc_ln93_1" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 40 'add' 'add_ln95_2' <Predicate = (!icmp_ln104)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i17 %add_ln95_2" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 41 'zext' 'zext_ln95' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln95" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 42 'getelementptr' 'M_e_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.41ns)   --->   "%M_e_load = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 43 'load' 'M_e_load' <Predicate = (!icmp_ln104)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 44 [1/1] (1.14ns)   --->   "%store_ln89 = store i31 %select_ln104_2, i31 %c_12" [fmm_hls_greedy_potential.cpp:89->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 44 'store' 'store_ln89' <Predicate = (!icmp_ln104)> <Delay = 1.14>

State 4 <SV = 3> <Delay = 6.13>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%cnt_1 = load i32 %cnt" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 45 'load' 'cnt_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%s = load i32 %s_2" [fmm_hls_greedy_potential.cpp:107->fmm_hls_greedy_potential.cpp:272]   --->   Operation 46 'load' 's' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:272]   --->   Operation 47 'specpipeline' 'specpipeline_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %cnt_1" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 48 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln107 = icmp_sgt  i32 %cnt_1, i32 0" [fmm_hls_greedy_potential.cpp:107->fmm_hls_greedy_potential.cpp:272]   --->   Operation 49 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.89ns)   --->   "%add_ln107 = add i31 %trunc_ln93, i31 2147483647" [fmm_hls_greedy_potential.cpp:107->fmm_hls_greedy_potential.cpp:272]   --->   Operation 50 'add' 'add_ln107' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node s_10)   --->   "%select_ln107 = select i1 %icmp_ln107, i31 %add_ln107, i31 0" [fmm_hls_greedy_potential.cpp:107->fmm_hls_greedy_potential.cpp:272]   --->   Operation 51 'select' 'select_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node s_10)   --->   "%zext_ln107 = zext i31 %select_ln107" [fmm_hls_greedy_potential.cpp:107->fmm_hls_greedy_potential.cpp:272]   --->   Operation 52 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.91ns) (out node of the LUT)   --->   "%s_10 = add i32 %zext_ln107, i32 %s" [fmm_hls_greedy_potential.cpp:107->fmm_hls_greedy_potential.cpp:272]   --->   Operation 53 'add' 's_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:272]   --->   Operation 54 'specpipeline' 'specpipeline_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_93_1_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.65ns)   --->   "%select_ln104_1 = select i1 %icmp_ln93, i32 %cnt_1, i32 0" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 56 'select' 'select_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:272]   --->   Operation 57 'specpipeline' 'specpipeline_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.65ns)   --->   "%select_ln104_3 = select i1 %icmp_ln93, i32 %s, i32 %s_10" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272]   --->   Operation 58 'select' 'select_ln104_3' <Predicate = (!icmp_ln104)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 59 'specpipeline' 'specpipeline_ln94' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 60 [1/2] ( I:2.41ns O:2.41ns )   --->   "%M_e_load = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 60 'load' 'M_e_load' <Predicate = (!icmp_ln104)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 61 [1/1] (1.91ns)   --->   "%icmp_ln95 = icmp_ne  i32 %M_e_load, i32 0" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 61 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln104)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.91ns)   --->   "%add_ln95_1 = add i32 %select_ln104_1, i32 1" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 62 'add' 'add_ln95_1' <Predicate = (!icmp_ln104)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.65ns)   --->   "%cnt_2 = select i1 %icmp_ln95, i32 %add_ln95_1, i32 %select_ln104_1" [fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 63 'select' 'cnt_2' <Predicate = (!icmp_ln104)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.14ns)   --->   "%store_ln103 = store i32 %select_ln104_3, i32 %s_2" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:272]   --->   Operation 64 'store' 'store_ln103' <Predicate = (!icmp_ln104)> <Delay = 1.14>
ST_4 : Operation 65 [1/1] (1.14ns)   --->   "%store_ln92 = store i32 %cnt_2, i32 %cnt" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 65 'store' 'store_ln92' <Predicate = (!icmp_ln104)> <Delay = 1.14>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body.i.i24.i" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272]   --->   Operation 66 'br' 'br_ln93' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %s_3_out, i32 %s_10" [fmm_hls_greedy_potential.cpp:107->fmm_hls_greedy_potential.cpp:272]   --->   Operation 67 'write' 'write_ln107' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 1.14>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.146ns
The critical path consists of the following:
	'alloca' operation 62 bit ('indvar_flatten30') [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten30' [12]  (1.146 ns)

 <State 2>: 5.582ns
The critical path consists of the following:
	'load' operation 31 bit ('r', fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) on local variable 'r', fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln93', fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) [25]  (1.916 ns)
	'select' operation 31 bit ('select_ln104', fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272) [40]  (0.621 ns)
	'add' operation 31 bit ('add_ln93', fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) [60]  (1.898 ns)
	'store' operation 0 bit ('store_ln93', fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) of variable 'add_ln93', fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272 on local variable 'r', fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272 [64]  (1.146 ns)

 <State 3>: 6.590ns
The critical path consists of the following:
	'load' operation 31 bit ('c_12_load', fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272) on local variable 'col_idx', fmm_hls_greedy_potential.cpp:89->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272 [36]  (0.000 ns)
	'add' operation 31 bit ('add_ln104_1', fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272) [37]  (1.898 ns)
	'select' operation 31 bit ('select_ln104_2', fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:272) [43]  (0.621 ns)
	'add' operation 17 bit ('add_ln95_2', fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) [52]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr', fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) [54]  (0.000 ns)
	'load' operation 32 bit ('M_e_load', fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) on array 'M_e' [56]  (2.417 ns)

 <State 4>: 6.133ns
The critical path consists of the following:
	'load' operation 32 bit ('M_e_load', fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) on array 'M_e' [56]  (2.417 ns)
	'icmp' operation 1 bit ('icmp_ln95', fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) [57]  (1.916 ns)
	'select' operation 32 bit ('cnt', fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) [59]  (0.654 ns)
	'store' operation 0 bit ('store_ln92', fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272) of variable 'cnt', fmm_hls_greedy_potential.cpp:95->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272 on local variable 'cnt', fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:272 [65]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
