{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538236821422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538236821429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 10:00:21 2018 " "Processing started: Sat Sep 29 10:00:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538236821429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236821429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project-ii -c project-ii " "Command: quartus_map --read_settings_files=on --write_settings_files=off project-ii -c project-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236821429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538236822511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538236822511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "testbench/counter_tb.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "src/pll.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/pll.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/register.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/register.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "src/ram.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/ram.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_vga " "Found entity 1: fsm_vga" {  } { { "src/fsm_vga.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/fsm_vga.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/counter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "src/comparator.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/comparator.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/pll_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/pll_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll_tb " "Found entity 1: pll_tb" {  } { { "testbench/pll_tb.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/pll_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/vga_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/vga_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_tb " "Found entity 1: vga_controller_tb" {  } { { "testbench/vga_controller_tb.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/vga_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/fsm_vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/fsm_vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_vga_tb " "Found entity 1: fsm_vga_tb" {  } { { "testbench/fsm_vga_tb.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/fsm_vga_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236847441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236847441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller " "Elaborating entity \"vga_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538236847517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_controller.sv(29) " "Verilog HDL assignment warning at vga_controller.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538236847519 "|vga_controller_tb|vga_controller:dut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr_o vga_controller.sv(15) " "Output port \"addr_o\" at vga_controller.sv(15) has no driver" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538236847519 "|vga_controller_tb|vga_controller:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_vga fsm_vga:fsm " "Elaborating entity \"fsm_vga\" for hierarchy \"fsm_vga:fsm\"" {  } { { "src/vga_controller.sv" "fsm" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538236847523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pxl_gen " "Elaborating entity \"pll\" for hierarchy \"pll:pxl_gen\"" {  } { { "src/vga_controller.sv" "pxl_gen" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538236847528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter pll:pxl_gen\|counter:inner " "Elaborating entity \"counter\" for hierarchy \"pll:pxl_gen\|counter:inner\"" {  } { { "src/pll.sv" "inner" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/pll.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538236847533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:h_pixel_cnt " "Elaborating entity \"counter\" for hierarchy \"counter:h_pixel_cnt\"" {  } { { "src/vga_controller.sv" "h_pixel_cnt" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538236847537 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blank_o GND " "Pin \"blank_o\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|blank_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync_o GND " "Pin \"sync_o\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|sync_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[0\] GND " "Pin \"addr_o\[0\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[1\] GND " "Pin \"addr_o\[1\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[2\] GND " "Pin \"addr_o\[2\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[3\] GND " "Pin \"addr_o\[3\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[4\] GND " "Pin \"addr_o\[4\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[5\] GND " "Pin \"addr_o\[5\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[6\] GND " "Pin \"addr_o\[6\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[7\] GND " "Pin \"addr_o\[7\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[8\] GND " "Pin \"addr_o\[8\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_o\[9\] GND " "Pin \"addr_o\[9\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|addr_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_o\[0\] GND " "Pin \"r_o\[0\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|r_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_o\[1\] GND " "Pin \"r_o\[1\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|r_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_o\[2\] GND " "Pin \"r_o\[2\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|r_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_o\[3\] VCC " "Pin \"r_o\[3\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|r_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_o\[4\] VCC " "Pin \"r_o\[4\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|r_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_o\[5\] GND " "Pin \"r_o\[5\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|r_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_o\[6\] VCC " "Pin \"r_o\[6\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|r_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_o\[7\] VCC " "Pin \"r_o\[7\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|r_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_o\[0\] GND " "Pin \"g_o\[0\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|g_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_o\[1\] GND " "Pin \"g_o\[1\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|g_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_o\[2\] VCC " "Pin \"g_o\[2\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|g_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_o\[3\] GND " "Pin \"g_o\[3\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|g_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_o\[4\] GND " "Pin \"g_o\[4\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|g_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_o\[5\] VCC " "Pin \"g_o\[5\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|g_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_o\[6\] VCC " "Pin \"g_o\[6\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|g_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_o\[7\] GND " "Pin \"g_o\[7\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|g_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_o\[0\] GND " "Pin \"b_o\[0\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|b_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_o\[1\] GND " "Pin \"b_o\[1\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|b_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_o\[2\] GND " "Pin \"b_o\[2\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|b_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_o\[3\] VCC " "Pin \"b_o\[3\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|b_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_o\[4\] VCC " "Pin \"b_o\[4\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|b_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_o\[5\] VCC " "Pin \"b_o\[5\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|b_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_o\[6\] VCC " "Pin \"b_o\[6\]\" is stuck at VCC" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|b_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_o\[7\] GND " "Pin \"b_o\[7\]\" is stuck at GND" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538236848375 "|vga_controller|b_o[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538236848375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538236848528 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538236849203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538236849627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538236849627 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[0\] " "No output dependent on input pin \"bus_i\[0\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[1\] " "No output dependent on input pin \"bus_i\[1\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[2\] " "No output dependent on input pin \"bus_i\[2\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[3\] " "No output dependent on input pin \"bus_i\[3\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[4\] " "No output dependent on input pin \"bus_i\[4\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[5\] " "No output dependent on input pin \"bus_i\[5\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[6\] " "No output dependent on input pin \"bus_i\[6\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[7\] " "No output dependent on input pin \"bus_i\[7\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[8\] " "No output dependent on input pin \"bus_i\[8\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[9\] " "No output dependent on input pin \"bus_i\[9\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[10\] " "No output dependent on input pin \"bus_i\[10\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[11\] " "No output dependent on input pin \"bus_i\[11\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[12\] " "No output dependent on input pin \"bus_i\[12\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[13\] " "No output dependent on input pin \"bus_i\[13\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[14\] " "No output dependent on input pin \"bus_i\[14\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[15\] " "No output dependent on input pin \"bus_i\[15\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[16\] " "No output dependent on input pin \"bus_i\[16\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[17\] " "No output dependent on input pin \"bus_i\[17\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[18\] " "No output dependent on input pin \"bus_i\[18\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_i\[19\] " "No output dependent on input pin \"bus_i\[19\]\"" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538236849841 "|vga_controller|bus_i[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538236849841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538236849842 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538236849842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538236849842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538236849842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538236849923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 10:00:49 2018 " "Processing ended: Sat Sep 29 10:00:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538236849923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538236849923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538236849923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538236849923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1538236852284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538236852293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 10:00:51 2018 " "Processing started: Sat Sep 29 10:00:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538236852293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1538236852293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project-ii -c project-ii " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project-ii -c project-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1538236852293 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1538236852712 ""}
{ "Info" "0" "" "Project  = project-ii" {  } {  } 0 0 "Project  = project-ii" 0 0 "Fitter" 0 0 1538236852713 ""}
{ "Info" "0" "" "Revision = project-ii" {  } {  } 0 0 "Revision = project-ii" 0 0 "Fitter" 0 0 1538236852713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1538236852957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1538236852957 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project-ii EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"project-ii\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538236852972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538236853065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538236853065 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538236853766 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538236853780 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538236854288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538236854288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538236854288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538236854288 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1538236854288 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/artmo/Documents/Workspace/project-ii/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538236854293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/artmo/Documents/Workspace/project-ii/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538236854293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/artmo/Documents/Workspace/project-ii/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538236854293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/artmo/Documents/Workspace/project-ii/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538236854293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/artmo/Documents/Workspace/project-ii/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538236854293 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1538236854293 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538236854341 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 60 " "No exact pin location assignment(s) for 30 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1538236856612 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project-ii.sdc " "Synopsys Design Constraints File file not found: 'project-ii.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1538236856989 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538236856989 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1538236856993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1538236856993 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1538236856994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "Automatically promoted node pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1538236857013 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pll:pxl_gen\|counter:inner\|bus_q_o~0 " "Destination node pll:pxl_gen\|counter:inner\|bus_q_o~0" {  } { { "src/counter.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/counter.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/artmo/Documents/Workspace/project-ii/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1538236857013 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1538236857013 ""}  } { { "src/counter.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/counter.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/artmo/Documents/Workspace/project-ii/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538236857013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538236857530 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538236857530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538236857531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538236857532 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538236857533 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538236857533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538236857533 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538236857534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538236857548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1538236857549 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538236857549 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 2.5V 20 10 0 " "Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 20 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1538236857566 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1538236857566 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1538236857566 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 81 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 52 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538236857570 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1538236857570 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1538236857570 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538236857747 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1538236857756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538236864800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538236865025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538236865099 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538236877899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538236877899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538236878596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X94_Y46 X105_Y56 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X94_Y46 to location X105_Y56" {  } { { "loc" "" { Generic "C:/Users/artmo/Documents/Workspace/project-ii/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X94_Y46 to location X105_Y56"} { { 12 { 0 ""} 94 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1538236885647 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538236885647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1538236887066 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538236887066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538236887068 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1538236887474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538236887511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538236888052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538236888052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538236889254 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538236889817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/artmo/Documents/Workspace/project-ii/output_files/project-ii.fit.smsg " "Generated suppressed messages file C:/Users/artmo/Documents/Workspace/project-ii/output_files/project-ii.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538236890682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5642 " "Peak virtual memory: 5642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538236891354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 10:01:31 2018 " "Processing ended: Sat Sep 29 10:01:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538236891354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538236891354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538236891354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538236891354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1538236894542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538236894550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 10:01:34 2018 " "Processing started: Sat Sep 29 10:01:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538236894550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1538236894550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project-ii -c project-ii " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project-ii -c project-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1538236894550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1538236895755 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1538236901713 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1538236901946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538236902720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 10:01:42 2018 " "Processing ended: Sat Sep 29 10:01:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538236902720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538236902720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538236902720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1538236902720 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1538236903470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1538236906404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538236906411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 10:01:44 2018 " "Processing started: Sat Sep 29 10:01:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538236906411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1538236906411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project-ii -c project-ii " "Command: quartus_sta project-ii -c project-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1538236906411 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1538236907414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1538236908016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1538236908016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236908132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236908132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project-ii.sdc " "Synopsys Design Constraints File file not found: 'project-ii.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1538236909138 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236909138 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pll:pxl_gen\|counter:inner\|bus_q_o\[0\] pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " "create_clock -period 1.000 -name pll:pxl_gen\|counter:inner\|bus_q_o\[0\] pll:pxl_gen\|counter:inner\|bus_q_o\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538236909139 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538236909139 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538236909139 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1538236909141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538236909141 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1538236909142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1538236909160 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1538236909248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538236909248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.520 " "Worst-case setup slack is -2.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.520             -57.890 pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "   -2.520             -57.890 pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846              -0.846 clk_i  " "   -0.846              -0.846 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236909257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "    0.375               0.000 pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 clk_i  " "    0.601               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236909265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538236909278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538236909289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.500 clk_i  " "   -3.000              -4.500 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500             -43.500 pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "   -1.500             -43.500 pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236909297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236909297 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538236909443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1538236909479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1538236910047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538236910123 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1538236910160 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538236910160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.242 " "Worst-case setup slack is -2.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242             -51.441 pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "   -2.242             -51.441 pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658              -0.658 clk_i  " "   -0.658              -0.658 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236910177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "    0.327               0.000 pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clk_i  " "    0.467               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236910192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538236910201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538236910215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.500 clk_i  " "   -3.000              -4.500 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500             -43.500 pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "   -1.500             -43.500 pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236910245 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538236910368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538236910575 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1538236910576 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538236910576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.720 " "Worst-case setup slack is -0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720             -13.664 pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "   -0.720             -13.664 pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -0.260 clk_i  " "   -0.260              -0.260 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236910588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "    0.167               0.000 pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 clk_i  " "    0.361               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236910600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538236910611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538236910622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.176 clk_i  " "   -3.000              -4.176 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -29.000 pll:pxl_gen\|counter:inner\|bus_q_o\[0\]  " "   -1.000             -29.000 pll:pxl_gen\|counter:inner\|bus_q_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538236910632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538236910632 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538236911918 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538236911918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538236912091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 10:01:52 2018 " "Processing ended: Sat Sep 29 10:01:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538236912091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538236912091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538236912091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1538236912091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1538236914306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538236914316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 10:01:53 2018 " "Processing started: Sat Sep 29 10:01:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538236914316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538236914316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project-ii -c project-ii " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project-ii -c project-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538236914316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1538236915665 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project-ii_7_1200mv_85c_slow.svo C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/ simulation " "Generated file project-ii_7_1200mv_85c_slow.svo in folder \"C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538236916103 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project-ii_7_1200mv_0c_slow.svo C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/ simulation " "Generated file project-ii_7_1200mv_0c_slow.svo in folder \"C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538236916274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project-ii_min_1200mv_0c_fast.svo C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/ simulation " "Generated file project-ii_min_1200mv_0c_fast.svo in folder \"C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538236916395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project-ii.svo C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/ simulation " "Generated file project-ii.svo in folder \"C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538236916516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project-ii_7_1200mv_85c_v_slow.sdo C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/ simulation " "Generated file project-ii_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538236916590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project-ii_7_1200mv_0c_v_slow.sdo C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/ simulation " "Generated file project-ii_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538236916678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project-ii_min_1200mv_0c_v_fast.sdo C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/ simulation " "Generated file project-ii_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538236916764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project-ii_v.sdo C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/ simulation " "Generated file project-ii_v.sdo in folder \"C:/Users/artmo/Documents/Workspace/project-ii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538236916851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538236917098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 10:01:57 2018 " "Processing ended: Sat Sep 29 10:01:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538236917098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538236917098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538236917098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1538236917098 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1538236917856 ""}
