
---------- Begin Simulation Statistics ----------
final_tick                               1366253476995                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190195                       # Simulator instruction rate (inst/s)
host_mem_usage                              134507960                       # Number of bytes of host memory used
host_op_rate                                   220083                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 89562.69                       # Real time elapsed on the host
host_tick_rate                                4764318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 17034345329                       # Number of instructions simulated
sim_ops                                   19711261226                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.426705                       # Number of seconds simulated
sim_ticks                                426705142074                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  115                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  135                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                   98                       # Number of system calls
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.workload.numSyscalls                  174                       # Number of system calls
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu4.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu4.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu4.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu4.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu4.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu4.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu4.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.workload.numSyscalls                  112                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1291                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    44.048697                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      127855990                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    290260550                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect       237797                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    262751438                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits      7713654                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups      7715262                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         1608                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      329407160                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       24610574                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        589184661                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       549996168                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts       237447                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         326788011                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    107629083                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     16950228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts      6394996                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   1533209771                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1783907182                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   1022359362                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.744892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.648221                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    556936956     54.48%     54.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    122845137     12.02%     66.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    100718631      9.85%     76.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     25355842      2.48%     78.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     64815599      6.34%     85.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     15703706      1.54%     86.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     13737189      1.34%     88.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     14617219      1.43%     89.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    107629083     10.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   1022359362                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     24545450                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       1589379884                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            346612591                       # Number of loads committed
system.switch_cpus0.commit.membars           18833266                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1105152892     61.95%     61.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     69681466      3.91%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    346612591     19.43%     85.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    262460233     14.71%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1783907182                       # Class of committed instruction
system.switch_cpus0.commit.refs             609072824                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts         28959557                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         1533209771                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1783907182                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.667406                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.667406                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles    656387537                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred          357                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    127667156                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    1793769048                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles        94377629                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        205786155                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles        251009                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         1422                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles     66471245                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          329407160                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        186895293                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles            835947303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes        10886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            1545122524                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles         502718                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.321915                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    187074781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    160180218                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.509980                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   1023273582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.756490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.853372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       667077482     65.19%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        50878421      4.97%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        36305248      3.55%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        25899965      2.53%     76.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        37737548      3.69%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        31029215      3.03%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        45817669      4.48%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        13045392      1.27%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       115482642     11.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   1023273582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       357093                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       327139380                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.759281                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           623316914                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         262797860                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       27758439                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    347842830                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17009325                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         2003                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    263201403                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   1790302184                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    360519054                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       375552                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   1800226425                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        478141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      4913208                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        251009                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      7125490                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     69970606                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          652                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        19511                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     13185966                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1230236                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores       741169                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        19511                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         3426                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       353667                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       1751609447                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           1786665953                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.570738                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        999710580                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.746029                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            1786778228                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      2201526538                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     1278380976                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.498338                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.498338                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1107410839     61.50%     61.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     69687874      3.87%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    360593959     20.03%     85.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    262909302     14.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1800601977                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           33979990                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.018871                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3746179     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3766524     11.08%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      12246861     36.04%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     14220426     41.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    1792431983                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   4576047606                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   1757701766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1767716068                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        1773292858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       1800601977                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17009326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      6394993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         5141                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        59098                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      5581467                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1023273582                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759649                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.145921                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    440828052     43.08%     43.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    172368802     16.84%     59.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    118492106     11.58%     71.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     64978698      6.35%     77.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     73112253      7.14%     85.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     70925756      6.93%     91.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     45885790      4.48%     96.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     19536663      1.91%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17145462      1.68%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1023273582                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.759648                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses      42149984                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads     82415061                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses     28964187                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes     29000579                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     16227445                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     13011075                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    347842830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    263201403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     1894596780                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes      67800452                       # number of misc regfile writes
system.switch_cpus0.numCycles              1023273722                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles       62566601                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   1868586825                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      95380406                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       121251782                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      44695096                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents         1528                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   2874138070                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    1791787135                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   1876874408                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        243745220                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      25491797                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles        251009                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    176119880                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps         8287571                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   2194154233                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    419339083                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     20835414                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        381654056                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17009333                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups     19321322                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          2705030962                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         3581518938                       # The number of ROB writes
system.switch_cpus0.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads        19309788                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes        9654400                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    35.901408                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits       89272364                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    248659788                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect       415710                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    217069999                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits      9056048                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups      9058105                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         2057                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      264636067                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       13416377                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        403594578                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       364033314                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts       415066                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         260496620                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events     99371113                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     19900134                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     22423319                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   1396451048                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1629038556                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   1020215203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.596760                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.586314                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    555085783     54.41%     54.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    190302939     18.65%     73.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     65949756      6.46%     79.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     31401846      3.08%     82.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     23592910      2.31%     84.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     19076341      1.87%     86.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     20133287      1.97%     88.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     15301228      1.50%     90.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     99371113      9.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   1020215203                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     13340079                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       1492956930                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            341546288                       # Number of loads committed
system.switch_cpus1.commit.membars           24321905                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    951587021     58.41%     58.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     37886085      2.33%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    341546288     20.97%     81.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    298019162     18.29%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1629038556                       # Class of committed instruction
system.switch_cpus1.commit.refs             639565450                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts         74212396                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         1396451048                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1629038556                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.732767                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.732767                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles    720911422                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred          785                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved     88634005                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    1656269984                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles        70717481                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        172588252                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles        442121                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         2562                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles     58614277                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          264636067                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        183355175                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles            839124801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes        16250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            1426577835                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles         885530                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.258617                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    183705939                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    111744789                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.394131                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   1023273555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.629053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.829439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       700975919     68.50%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        39525051      3.86%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        35750033      3.49%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        26088483      2.55%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        43572947      4.26%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        23029631      2.25%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        18204897      1.78%     86.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        10005703      0.98%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       126120891     12.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   1023273555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       417575                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       261992654                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.641842                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           681980884                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         300374399                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        2656206                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    347403067                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     19969650                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        25377                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    303399039                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   1650925475                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    381606485                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       273035                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   1680053592                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         25297                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     63820972                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        442121                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     63677092                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     29357845                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1734                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        45748                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     36304922                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5856746                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      5379846                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        45748                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        56207                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       361368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       1472234871                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           1643211492                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.596352                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        877970169                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.605838                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            1643333177                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      2003521155                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1148051945                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.364690                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.364690                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    960263915     57.15%     57.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     37898636      2.26%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            4      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            2      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    381704903     22.72%     82.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    300459168     17.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1680326628                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           39908092                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.023750                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         778936      1.95%      1.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         62644      0.16%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      18912322     47.39%     49.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     20154190     50.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    1608637311                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   4205155364                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1567814842                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1589891867                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        1630955690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       1680326628                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     19969785                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     21886798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        21972                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        69651                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     18449633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1023273555                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.642109                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.122988                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    474432948     46.36%     46.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    172130168     16.82%     63.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     96833459      9.46%     72.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     75052199      7.33%     79.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     71122728      6.95%     86.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     55708248      5.44%     92.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     39095055      3.82%     96.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     19419537      1.90%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19479213      1.90%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1023273555                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.642109                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     111597409                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    218701510                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses     75396650                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes     82965847                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     26951417                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     33104655                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    347403067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    303399039                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     2230387903                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      79599996                       # number of misc regfile writes
system.switch_cpus1.numCycles              1023273722                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       73307300                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   1562907927                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      14714056                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles        96647219                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      64955793                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        20111                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   2607024824                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    1653077240                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   1584020589                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        205215418                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      36509296                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles        442121                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    151273287                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        21112557                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   1978656568                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    496388197                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     24461877                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        321093369                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     19969654                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups     52357664                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          2572304210                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3305986839                       # The number of ROB writes
system.switch_cpus1.timesIdled                      5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads        50193829                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       25205817                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    40.219815                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits       82293192                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    204608577                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      1256097                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    185952764                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits      6574076                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups      6575586                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses         1510                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      217191653                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS        8130655                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        343519335                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       315043752                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      1255500                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         213172551                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events     82592864                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     14446229                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts     10697203                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   1301475083                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    1465221798                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   1021160058                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.434860                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.379287                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    546542800     53.52%     53.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    198651944     19.45%     72.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    109955067     10.77%     83.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     24149171      2.36%     86.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     22957212      2.25%     88.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      8921633      0.87%     89.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     14693287      1.44%     90.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     12696080      1.24%     91.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     82592864      8.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   1021160058                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls      8078988                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       1349131537                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            327935841                       # Number of loads committed
system.switch_cpus2.commit.membars           16051095                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    864141728     58.98%     58.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     81858456      5.59%     64.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv      1605056      0.11%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    327935841     22.38%     87.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    189680717     12.95%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   1465221798                       # Class of committed instruction
system.switch_cpus2.commit.refs             517616558                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts         24831934                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         1301475083                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           1465221798                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.786242                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.786242                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles    745587206                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred          787                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved     81313465                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    1485128913                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles        67730047                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        137200515                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       1276526                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts         1900                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     71479029                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          217191653                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        168259695                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles            853394090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       497780                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            1331591723                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        2554246                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.212252                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    168601996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches     96997923                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.301306                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   1023273324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.465612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.724349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       733367172     71.67%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        36619702      3.58%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        22808377      2.23%     77.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        44540786      4.35%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        22626462      2.21%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        14452820      1.41%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        30207393      2.95%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         9356286      0.91%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       109294326     10.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   1023273324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1357470                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       213592842                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.453808                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           537758565                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         190010319                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       51048101                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    330891185                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     14496589                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts      1270056                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    190494900                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   1475889228                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    347748246                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2346304                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   1487643603                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       7300218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      2427015                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1276526                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     13449878                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        64213                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     20863769                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        30881                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     18504122                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2955340                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores       814182                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        30881                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        81082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1276388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       1292278789                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           1468114722                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.680376                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        879235634                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.434723                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            1468351851                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      1915148998                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1116526228                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.271874                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.271874                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    867512930     58.22%     58.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     81862529      5.49%     63.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      1605056      0.11%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            2      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            1      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    348940215     23.42%     87.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    190069176     12.76%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1489989909                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           28097447                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.018857                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4522477     16.10%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      13857917     49.32%     65.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      9717053     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    1476657379                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   3949825938                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   1443279933                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1461653882                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        1461392638                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       1489989909                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     14496590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     10667419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        37103                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        50361                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      9181151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1023273324                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.456102                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.953609                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    459564847     44.91%     44.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    236689441     23.13%     68.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    106952469     10.45%     78.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     58307897      5.70%     84.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     53720065      5.25%     89.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     45101963      4.41%     93.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     30938034      3.02%     96.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     17535304      1.71%     98.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     14463304      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1023273324                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.456101                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses      41429977                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads     81561752                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses     24834789                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes     24933642                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     40696823                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     14637958                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    330891185                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    190494900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     1550671885                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      57784524                       # number of misc regfile writes
system.switch_cpus2.numCycles              1023273722                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles      171011578                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   1465069213                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents     163334293                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles        92903452                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents      15358609                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents        13964                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   2333648961                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    1480472528                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   1482203337                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        178585347                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents       7052765                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       1276526                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    220352018                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps        17134113                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   1910368803                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles    359144402                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     17757561                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        455766088                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     14546750                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups     16592236                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          2414484921                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2953951379                       # The number of ROB writes
system.switch_cpus2.timesIdled                      7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads        16554812                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes        8280862                       # number of vector regfile writes
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    29.845642                       # BTB Hit Percentage
system.switch_cpus3.branchPred.BTBHits       92941981                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBLookups    311408883                       # Number of BTB lookups
system.switch_cpus3.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.condIncorrect       357779                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.condPredicted    273766128                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.indirectHits     11633961                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectLookups     11635807                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectMisses         1846                       # Number of indirect misses.
system.switch_cpus3.branchPred.lookups      325807339                       # Number of BP lookups
system.switch_cpus3.branchPred.usedRAS       14385811                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.switch_cpus3.cc_regfile_reads        462323973                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       411272703                       # number of cc regfile writes
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.branchMispredicts       357335                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.branches         322212222                       # Number of branches committed
system.switch_cpus3.commit.bw_lim_events     97259445                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.commitNonSpecStalls     25560354                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.commitSquashedInsts      8527768                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.committedInsts   1418966363                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1660250189                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.committed_per_cycle::samples   1022039300                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.624448                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.587013                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    556343200     54.43%     54.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    181294720     17.74%     72.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     60003836      5.87%     78.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     33042901      3.23%     81.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     42437251      4.15%     85.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     14267992      1.40%     86.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     21075115      2.06%     88.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     16314840      1.60%     90.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     97259445      9.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total   1022039300                       # Number of insts commited each cycle
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.function_calls     14294531                       # Number of function calls committed.
system.switch_cpus3.commit.int_insts       1506243835                       # Number of committed integer instructions.
system.switch_cpus3.commit.loads            357965654                       # Number of loads committed
system.switch_cpus3.commit.membars           28399910                       # Number of memory barriers committed
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu   1009270934     60.79%     60.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      5680852      0.34%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    357965654     21.56%     82.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    287332749     17.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1660250189                       # Class of committed instruction
system.switch_cpus3.commit.refs             645298403                       # Number of memory references committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.vec_insts         35150448                       # Number of committed Vector instructions.
system.switch_cpus3.committedInsts         1418966363                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1660250189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.721140                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.721140                       # CPI: Total CPI of All Threads
system.switch_cpus3.decode.BlockedCycles    739779646                       # Number of cycles decode is blocked
system.switch_cpus3.decode.BranchMispred          449                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.BranchResolved     92715556                       # Number of times decode resolved a branch
system.switch_cpus3.decode.DecodedInsts    1673858469                       # Number of instructions handled by decode
system.switch_cpus3.decode.IdleCycles        52183844                       # Number of cycles decode is idle
system.switch_cpus3.decode.RunCycles        173138406                       # Number of cycles decode is running
system.switch_cpus3.decode.SquashCycles        365775                       # Number of cycles decode is squashing
system.switch_cpus3.decode.SquashedInsts          947                       # Number of squashed instructions handled by decode
system.switch_cpus3.decode.UnblockCycles     57805922                       # Number of cycles decode is unblocking
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.fetch.Branches          325807339                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.CacheLines        173250773                       # Number of cache lines fetched
system.switch_cpus3.fetch.Cycles            849451983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.IcacheSquashes        71515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.Insts            1434125065                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.MiscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.SquashCycles         732438                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.branchRate         0.318397                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.icacheStallCycles    173455285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.predictedBranches    118961753                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.rate               1.401507                       # Number of inst fetches per cycle
system.switch_cpus3.fetch.rateDist::samples   1023273596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.639304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.855530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       698082914     68.22%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        50003478      4.89%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        22881282      2.24%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        38912624      3.80%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        37574096      3.67%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        13321515      1.30%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        23433551      2.29%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         5066117      0.50%     86.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       133998019     13.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total   1023273596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.idleCycles                    126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       535061                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       322770943                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.645763                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           666359456                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores         287751303                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles         868521                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    359583443                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     25649459                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        44457                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts    288589247                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts   1668775299                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    378608153                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       627890                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts   1684065719                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       713411                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        365775                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       710827                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.lsq.thread0.forwLoads     11629467                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        11387                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads     19884344                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1617756                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.squashedStores      1256477                       # Number of stores squashed
system.switch_cpus3.iew.memOrderViolationEvents        11387                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         1528                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       533533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers       1526542097                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count           1663626888                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.572232                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        873536195                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.625789                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent            1663816602                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads      1928015695                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes     1142070840                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.386693                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.386693                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu   1012277809     60.09%     60.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      5680852      0.34%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    378803979     22.49%     82.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    287930972     17.09%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1684693615                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           24886529                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014772                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3432024     13.79%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       8372428     33.64%     47.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     13082077     52.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses    1657298913                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   4313104524                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1628475902                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1642146158                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded        1643125839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued       1684693615                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded     25649460                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      8524998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        29387                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        89106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      7425001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1023273596                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.646377                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.222319                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    515397705     50.37%     50.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    146232844     14.29%     64.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     79086377      7.73%     72.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     59492537      5.81%     78.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     66712525      6.52%     84.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     69366437      6.78%     91.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     38479712      3.76%     95.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     30793823      3.01%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17711636      1.73%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1023273596                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.646376                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses      52281231                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads    104472212                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses     35150986                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes     35165460                       # Number of vector instruction queue writes
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.memDep0.conflictingLoads     11531954                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     25522316                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    359583443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    288589247                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads     1988464953                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes     102240720                       # number of misc regfile writes
system.switch_cpus3.numCycles              1023273722                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.rename.BlockCycles        1580194                       # Number of cycles rename is blocking
system.switch_cpus3.rename.CommittedMaps   1612487908                       # Number of HB maps that are committed
system.switch_cpus3.rename.IQFullEvents       2739859                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.IdleCycles        78165386                       # Number of cycles rename is idle
system.switch_cpus3.rename.LQFullEvents      51193556                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.RenameLookups   2492865569                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.RenamedInsts    1671247281                       # Number of instructions processed by rename
system.switch_cpus3.rename.RenamedOperands   1623753642                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RunCycles        207690112                       # Number of cycles rename is running
system.switch_cpus3.rename.SQFullEvents          6592                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.SquashCycles        365775                       # Number of cycles rename is squashing
system.switch_cpus3.rename.UnblockCycles    100591915                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.UndoneMaps        11265632                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.int_rename_lookups   1917094354                       # Number of integer rename lookups
system.switch_cpus3.rename.serializeStallCycles    634880211                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.serializingInsts     31419231                       # count of serializing insts renamed
system.switch_cpus3.rename.skidInsts        346175719                       # count of insts added to the skid buffer
system.switch_cpus3.rename.tempSerializingInsts     25649462                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.vec_rename_lookups     23438582                       # Number of vector rename lookups
system.switch_cpus3.rob.rob_reads          2593555550                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         3338790509                       # The number of ROB writes
system.switch_cpus3.timesIdled                      5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.vec_regfile_reads        23433932                       # number of vector regfile reads
system.switch_cpus3.vec_regfile_writes       11717056                       # number of vector regfile writes
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    46.742324                       # BTB Hit Percentage
system.switch_cpus4.branchPred.BTBHits      131700753                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBLookups    281759103                       # Number of BTB lookups
system.switch_cpus4.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus4.branchPred.condIncorrect       349693                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.condPredicted    254184388                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.indirectHits      7567589                       # Number of indirect target hits.
system.switch_cpus4.branchPred.indirectLookups      7568266                       # Number of indirect predictor lookups.
system.switch_cpus4.branchPred.indirectMisses          677                       # Number of indirect misses.
system.switch_cpus4.branchPred.lookups      326987486                       # Number of BP lookups
system.switch_cpus4.branchPred.usedRAS       27682578                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.switch_cpus4.cc_regfile_reads        556927677                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes       524111148                       # number of cc regfile writes
system.switch_cpus4.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus4.commit.branchMispredicts       349131                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.branches         323631394                       # Number of branches committed
system.switch_cpus4.commit.bw_lim_events    117882105                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.commitNonSpecStalls     16500433                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.commitSquashedInsts      8619830                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.committedInsts   1622504063                       # Number of instructions committed
system.switch_cpus4.commit.committedOps    1917778840                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.committed_per_cycle::samples   1022010972                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.876476                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     2.740146                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    533459615     52.20%     52.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1    130866060     12.80%     65.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     99046943      9.69%     74.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3     27323412      2.67%     77.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4     59813891      5.85%     83.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     15457594      1.51%     84.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6     19881180      1.95%     86.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7     18280172      1.79%     88.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8    117882105     11.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total   1022010972                       # Number of insts commited each cycle
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.function_calls     27560869                       # Number of function calls committed.
system.switch_cpus4.commit.int_insts       1730235647                       # Number of committed integer instructions.
system.switch_cpus4.commit.loads            385100179                       # Number of loads committed
system.switch_cpus4.commit.membars           18333499                       # Number of memory barriers committed
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu   1152505556     60.10%     60.10% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult     67840190      3.54%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc       114580      0.01%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead    385100179     20.08%     83.72% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite    312218335     16.28%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total   1917778840                       # Class of committed instruction
system.switch_cpus4.commit.refs             697318514                       # Number of memory references committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.vec_insts         61591933                       # Number of committed Vector instructions.
system.switch_cpus4.committedInsts         1622504063                       # Number of Instructions Simulated
system.switch_cpus4.committedOps           1917778840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.630676                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.630676                       # CPI: Total CPI of All Threads
system.switch_cpus4.decode.BlockedCycles    546463913                       # Number of cycles decode is blocked
system.switch_cpus4.decode.BranchMispred          572                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.BranchResolved    131445669                       # Number of times decode resolved a branch
system.switch_cpus4.decode.DecodedInsts    1930296790                       # Number of instructions handled by decode
system.switch_cpus4.decode.IdleCycles       152578354                       # Number of cycles decode is idle
system.switch_cpus4.decode.RunCycles        280762848                       # Number of cycles decode is running
system.switch_cpus4.decode.SquashCycles        365281                       # Number of cycles decode is squashing
system.switch_cpus4.decode.SquashedInsts          945                       # Number of squashed instructions handled by decode
system.switch_cpus4.decode.UnblockCycles     43103175                       # Number of cycles decode is unblocking
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.fetch.Branches          326987486                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.CacheLines        247208915                       # Number of cache lines fetched
system.switch_cpus4.fetch.Cycles            775421480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.IcacheSquashes        28268                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.Insts            1637450190                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.MiscStallCycles          104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.SquashCycles         731686                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.branchRate         0.319550                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.icacheStallCycles    247486099                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.predictedBranches    166950920                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.rate               1.600207                       # Number of inst fetches per cycle
system.switch_cpus4.fetch.rateDist::samples   1023273573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.891762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.944480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       628511151     61.42%     61.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1        80455229      7.86%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2        23369086      2.28%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3        45569177      4.45%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4        27769551      2.71%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5        38058177      3.72%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6        25242680      2.47%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7        15324327      1.50%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8       138974195     13.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total   1023273573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.idleCycles                    149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.iew.branchMispredicts       356169                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.exec_branches       324354990                       # Number of branches executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_rate            1.908892                       # Inst execution rate
system.switch_cpus4.iew.exec_refs           729907552                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_stores         312828353                       # Number of stores executed
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.iewBlockCycles         897396                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewDispLoadInsts    387127588                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispNonSpecInsts     16615249                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewDispSquashedInsts         2356                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispStoreInsts    313710019                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispatchedInsts   1926398685                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewExecLoadInsts    417079199                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       369767                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.iewExecutedInsts   1953319396                       # Number of executed instructions
system.switch_cpus4.iew.iewIQFullEvents         42320                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewLSQFullEvents      1097891                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.iewSquashCycles        365281                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewUnblockCycles      1140307                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.lsq.thread0.forwLoads     55003066                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.ignoredResponses         2651                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.memOrderViolation        24299                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads     31199802                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2027398                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.squashedStores      1491675                       # Number of stores squashed
system.switch_cpus4.iew.memOrderViolationEvents        24299                       # Number of memory order violations
system.switch_cpus4.iew.predictedNotTakenIncorrect       126568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.predictedTakenIncorrect       229601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.wb_consumers       1808528848                       # num instructions consuming a value
system.switch_cpus4.iew.wb_count           1921680923                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_fanout            0.596715                       # average fanout of values written-back
system.switch_cpus4.iew.wb_producers       1079175822                       # num instructions producing a value
system.switch_cpus4.iew.wb_rate              1.877973                       # insts written-back per cycle
system.switch_cpus4.iew.wb_sent            1921809091                       # cumulative count of insts sent to commit
system.switch_cpus4.int_regfile_reads      2391433267                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes     1365744480                       # number of integer regfile writes
system.switch_cpus4.ipc                      1.585601                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.585601                       # IPC: Total IPC of All Threads
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu   1155643104     59.15%     59.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult     67862156      3.47%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMisc            2      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc       114582      0.01%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAes            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAesMix            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdPredAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead    417175223     21.35%     83.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite    312894105     16.02%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total    1953689172                       # Type of FU issued
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fu_busy_cnt           44327849                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022689                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu        1657677      3.74%      3.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult       3673755      8.29%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMultAcc            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMisc            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdDiv             0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdReduceAdd            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdReduceAlu            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdReduceCmp            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAes             0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAesMix            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSha1Hash            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSha1Hash2            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSha256Hash            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSha256Hash2            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShaSigma2            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShaSigma3            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdPredAlu            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead      15648198     35.30%     47.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite     23348219     52.67%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.int_alu_accesses    1898949461                       # Number of integer alu accesses
system.switch_cpus4.iq.int_inst_queue_reads   4785003396                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses   1860049302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.int_inst_queue_writes   1873185409                       # Number of integer instruction queue writes
system.switch_cpus4.iq.iqInstsAdded        1909783435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqInstsIssued       1953689172                       # Number of instructions issued
system.switch_cpus4.iq.iqNonSpecInstsAdded     16615250                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqSquashedInstsExamined      8619800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedInstsIssued        38799                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedNonSpecRemoved       114817                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.iqSquashedOperandsExamined      6682273                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples   1023273573                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.909254                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     2.224668                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    406052748     39.68%     39.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1    178976303     17.49%     57.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2    113464040     11.09%     68.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     87491044      8.55%     76.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4     74097759      7.24%     84.05% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5     67762209      6.62%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6     43477997      4.25%     94.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7     26370190      2.58%     97.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8     25581283      2.50%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total   1023273573                       # Number of insts issued each cycle
system.switch_cpus4.iq.rate                  1.909254                       # Inst issue rate
system.switch_cpus4.iq.vec_alu_accesses      99067560                       # Number of vector alu accesses
system.switch_cpus4.iq.vec_inst_queue_reads    190015160                       # Number of vector instruction queue reads
system.switch_cpus4.iq.vec_inst_queue_wakeup_accesses     61631621                       # Number of vector instruction queue wakeup accesses
system.switch_cpus4.iq.vec_inst_queue_writes     61857287                       # Number of vector instruction queue writes
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.memDep0.conflictingLoads     20451390                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores     16785541                       # Number of conflicting stores.
system.switch_cpus4.memDep0.insertedLoads    387127588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores    313710019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.misc_regfile_reads     2353492341                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes      66001284                       # number of misc regfile writes
system.switch_cpus4.numCycles              1023273722                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.rename.BlockCycles        6558348                       # Number of cycles rename is blocking
system.switch_cpus4.rename.CommittedMaps   1939847609                       # Number of HB maps that are committed
system.switch_cpus4.rename.IQFullEvents      10051533                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.IdleCycles       171887531                       # Number of cycles rename is idle
system.switch_cpus4.rename.LQFullEvents      12434143                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.RenameLookups   3102260682                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.RenamedInsts    1928309468                       # Number of instructions processed by rename
system.switch_cpus4.rename.RenamedOperands   1949328887                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RunCycles        303445943                       # Number of cycles rename is running
system.switch_cpus4.rename.SQFullEvents      73343771                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.SquashCycles        365281                       # Number of cycles rename is squashing
system.switch_cpus4.rename.UnblockCycles    127544894                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.UndoneMaps         9481233                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.int_rename_lookups   2367960566                       # Number of integer rename lookups
system.switch_cpus4.rename.serializeStallCycles    413471574                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.serializingInsts     20339796                       # count of serializing insts renamed
system.switch_cpus4.rename.skidInsts        225338074                       # count of insts added to the skid buffer
system.switch_cpus4.rename.tempSerializingInsts     16615251                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.vec_rename_lookups     41167817                       # Number of vector rename lookups
system.switch_cpus4.rob.rob_reads          2830526081                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes         3854060872                       # The number of ROB writes
system.switch_cpus4.timesIdled                      4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.vec_regfile_reads        41106645                       # number of vector regfile reads
system.switch_cpus4.vec_regfile_writes       20583509                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          217                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     19618359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     39236720                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                563                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          647                       # Transaction distribution
system.membus.trans_dist::CleanEvict               81                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           563                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        78208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        76672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       154880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  154880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               563                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     563    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 563                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3551107                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3469741                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5323515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus4.pwrStateResidencyTicks::OFF 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu4.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu4.pwrStateResidencyTicks::ON   939548334921                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  426705142074                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu4.inst   1923936743                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus4.inst    247208861                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      2171145604                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu4.inst   1923936743                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus4.inst    247208861                       # number of overall hits
system.cpu4.icache.overall_hits::total     2171145604                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu4.inst          787                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus4.inst           53                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           840                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu4.inst          787                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus4.inst           53                       # number of overall misses
system.cpu4.icache.overall_misses::total          840                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus4.inst      4938114                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4938114                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus4.inst      4938114                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4938114                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu4.inst   1923937530                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus4.inst    247208914                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   2171146444                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu4.inst   1923937530                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus4.inst    247208914                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   2171146444                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu4.inst     0.000000                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus4.inst     0.000000                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu4.inst     0.000000                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus4.inst     0.000000                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus4.inst 93171.962264                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total  5878.707143                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus4.inst 93171.962264                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total  5878.707143                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          313                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    62.600000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::.writebacks          196                       # number of writebacks
system.cpu4.icache.writebacks::total              196                       # number of writebacks
system.cpu4.icache.demand_mshr_hits::.switch_cpus4.inst           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus4.inst           20                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus4.inst           33                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus4.inst      3333081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      3333081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus4.inst      3333081                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      3333081                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus4.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus4.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus4.inst 101002.454545                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 101002.454545                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus4.inst 101002.454545                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 101002.454545                       # average overall mshr miss latency
system.cpu4.icache.replacements                   196                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu4.inst   1923936743                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus4.inst    247208861                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     2171145604                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu4.inst          787                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus4.inst           53                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          840                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus4.inst      4938114                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4938114                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu4.inst   1923937530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus4.inst    247208914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   2171146444                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu4.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus4.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus4.inst 93171.962264                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total  5878.707143                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus4.inst           20                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus4.inst      3333081                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      3333081                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus4.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus4.inst 101002.454545                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 101002.454545                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          623.712676                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         2171146424                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              820                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         2647739.541463                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu4.inst   613.412643                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus4.inst    10.300033                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu4.inst     0.983033                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus4.inst     0.016506                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999540                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      84674712136                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     84674712136                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu4.data    745074857                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus4.data    592194380                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total      1337269237                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu4.data    745074857                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus4.data    592194380                       # number of overall hits
system.cpu4.dcache.overall_hits::total     1337269237                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu4.data      7044525                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus4.data     20062637                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      27107162                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu4.data      7044525                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus4.data     20062637                       # number of overall misses
system.cpu4.dcache.overall_misses::total     27107162                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus4.data 240414312291                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 240414312291                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus4.data 240414312291                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 240414312291                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu4.data    752119382                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus4.data    612257017                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total   1364376399                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu4.data    752119382                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus4.data    612257017                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total   1364376399                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu4.data     0.009366                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus4.data     0.032768                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.019868                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu4.data     0.009366                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus4.data     0.032768                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019868                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus4.data 11983.186073                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  8869.032925                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus4.data 11983.186073                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  8869.032925                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      9967551                       # number of writebacks
system.cpu4.dcache.writebacks::total          9967551                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus4.data     16437302                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total     16437302                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus4.data     16437302                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total     16437302                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus4.data      3625335                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      3625335                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus4.data      3625335                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      3625335                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus4.data  37282603074                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  37282603074                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus4.data  37282603074                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  37282603074                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus4.data     0.005921                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002657                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus4.data     0.005921                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002657                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus4.data 10283.905646                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 10283.905646                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus4.data 10283.905646                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 10283.905646                       # average overall mshr miss latency
system.cpu4.dcache.replacements              10669838                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu4.data    401832093                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus4.data    296476591                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      698308684                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu4.data      3510549                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus4.data     20062413                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     23572962                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus4.data 240411738567                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 240411738567                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu4.data    405342642                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus4.data    316539004                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    721881646                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu4.data     0.008661                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus4.data     0.063381                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032655                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus4.data 11983.191582                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 10198.622412                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus4.data     16437190                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total     16437190                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus4.data      3625223                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      3625223                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus4.data  37281470502                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  37281470502                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus4.data     0.011453                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus4.data 10283.910949                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 10283.910949                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu4.data    343242764                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus4.data    295717789                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     638960553                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu4.data      3533976                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus4.data          224                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      3534200                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus4.data      2573724                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2573724                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu4.data    346776740                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus4.data    295718013                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    642494753                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu4.data     0.010191                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus4.data     0.000001                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005501                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus4.data 11489.839286                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total     0.728234                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus4.data          112                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus4.data          112                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus4.data      1132572                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1132572                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus4.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus4.data 10112.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 10112.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu4.data     17866859                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus4.data     16500218                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total     34367077                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu4.data          122                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus4.data          222                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          344                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus4.data      2647116                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      2647116                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu4.data     17866981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus4.data     16500440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total     34367421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu4.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus4.data     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus4.data 11923.945946                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  7695.104651                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus4.data          110                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus4.data          112                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus4.data      1219725                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      1219725                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus4.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus4.data 10890.401786                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10890.401786                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu4.data     17866981                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus4.data     16500321                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total     34367302                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_accesses::.cpu4.data     17866981                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus4.data     16500321                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total     34367302                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse          255.998996                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs         1416673710                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         10670094                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           132.770499                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu4.data   194.474365                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus4.data    61.524631                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu4.data     0.759665                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus4.data     0.240331                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses      45870225998                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses     45870225998                       # Number of data accesses
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   939548334921                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  426705142074                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   2002099782                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    168259645                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2170359427                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   2002099782                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    168259645                       # number of overall hits
system.cpu2.icache.overall_hits::total     2170359427                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          794                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           842                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          794                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total          842                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      4597842                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4597842                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      4597842                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4597842                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   2002100576                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    168259693                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2170360269                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   2002100576                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    168259693                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2170360269                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 95788.375000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5460.619952                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 95788.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5460.619952                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          543                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    77.571429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          203                       # number of writebacks
system.cpu2.icache.writebacks::total              203                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           33                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      3382287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3382287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      3382287                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3382287                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 102493.545455                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 102493.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 102493.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 102493.545455                       # average overall mshr miss latency
system.cpu2.icache.replacements                   203                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   2002099782                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    168259645                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2170359427                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          794                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          842                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      4597842                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4597842                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    168259693                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2170360269                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 95788.375000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5460.619952                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      3382287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3382287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 102493.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 102493.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.584403                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2170360254                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              827                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2624377.574365                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   613.334367                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    10.250036                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.982908                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.016426                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999334                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      84644051318                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     84644051318                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    721672751                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    461762874                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1183435625                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    721672751                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    461762874                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1183435625                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      7533239                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      9390647                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16923886                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      7533239                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      9390647                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16923886                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  97428688146                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  97428688146                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  97428688146                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  97428688146                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    729205990                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    471153521                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1200359511                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    729205990                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    471153521                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1200359511                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.010331                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.019931                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014099                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.010331                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.019931                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014099                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 10375.077260                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5756.874523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 10375.077260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5756.874523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       560564                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          64213                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets     8.729759                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7261223                       # number of writebacks
system.cpu2.dcache.writebacks::total          7261223                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      6368277                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      6368277                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      6368277                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      6368277                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3022370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3022370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3022370                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3022370                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  30422454342                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30422454342                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  30422454342                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30422454342                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.006415                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002518                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.006415                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002518                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10065.761089                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10065.761089                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10065.761089                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10065.761089                       # average overall mshr miss latency
system.cpu2.dcache.replacements              10555589                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    442180936                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    286475545                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      728656481                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3817983                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      9255311                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13073294                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  95779531542                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  95779531542                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    445998919                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    295730856                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    741729775                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.008561                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.031296                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017625                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 10348.602175                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7326.350309                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      6233235                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6233235                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3022076                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3022076                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  30419488638                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30419488638                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010219                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004074                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10065.758981                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10065.758981                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    279491815                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    175287329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     454779144                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      3715256                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       135336                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3850592                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1649156604                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1649156604                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    175422665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    458629736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.013119                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000771                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008396                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 12185.646125                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total   428.286509                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       135042                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       135042                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data          294                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          294                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data      2965704                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2965704                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 10087.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10087.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     20099644                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     14446039                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     34545683                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          138                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          196                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          334                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data      2313099                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2313099                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     14446235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     34546017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 11801.525510                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  6925.446108                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data           98                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           98                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1039581                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1039581                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10607.969388                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10607.969388                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     20099782                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     14446131                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     34545913                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     14446131                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     34545913                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.998994                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1263083066                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10555845                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           119.657220                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   191.664050                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    64.334944                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.748688                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.251308                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      40633001957                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     40633001957                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu3.pwrStateResidencyTicks::ON   939548334921                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  426705142074                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst   1964371065                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    173250724                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2137621789                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst   1964371065                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    173250724                       # number of overall hits
system.cpu3.icache.overall_hits::total     2137621789                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          803                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           850                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          803                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total          850                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst      4266327                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4266327                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst      4266327                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4266327                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst   1964371868                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    173250771                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2137622639                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst   1964371868                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    173250771                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2137622639                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 90772.914894                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5019.208235                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 90772.914894                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5019.208235                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    50.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu3.icache.writebacks::total              208                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      2857284                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2857284                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      2857284                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2857284                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98527.034483                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 98527.034483                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98527.034483                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 98527.034483                       # average overall mshr miss latency
system.cpu3.icache.replacements                   208                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst   1964371065                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    173250724                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2137621789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          803                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          850                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst      4266327                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4266327                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst   1964371868                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    173250771                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2137622639                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 90772.914894                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5019.208235                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      2857284                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2857284                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 98527.034483                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 98527.034483                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          623.840617                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2137622621                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              832                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2569257.957933                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   614.793427                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     9.047189                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.985246                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.014499                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999745                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      83367283753                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     83367283753                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data    740289554                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    575019091                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1315308645                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    740289554                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    575019091                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1315308645                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      6760272                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11129751                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17890023                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      6760272                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     11129751                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17890023                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 130996296600                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 130996296600                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 130996296600                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 130996296600                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    747049826                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    586148842                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1333198668                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    747049826                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    586148842                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1333198668                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.009049                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.018988                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013419                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.009049                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.018988                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013419                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 11769.921591                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7322.310128                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 11769.921591                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7322.310128                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      8291427                       # number of writebacks
system.cpu3.dcache.writebacks::total          8291427                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      8478302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8478302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      8478302                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8478302                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2651449                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2651449                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2651449                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2651449                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  26679965661                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  26679965661                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  26679965661                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  26679965661                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.004524                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001989                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.004524                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001989                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 10062.409521                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10062.409521                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 10062.409521                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10062.409521                       # average overall mshr miss latency
system.cpu3.dcache.replacements               9411825                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data    384340904                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    313250002                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      697590906                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2702322                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     11126271                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     13828593                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 130954445229                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 130954445229                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    387043226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    324376273                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    711419499                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.006982                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.034301                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019438                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 11769.841417                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9469.831474                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      8475344                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8475344                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2650927                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2650927                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  26674701036                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  26674701036                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.008172                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003726                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 10062.404976                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 10062.404976                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data    355948650                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    261769089                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     617717739                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      4057950                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         3480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4061430                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     41851371                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     41851371                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data    360006600                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    261772569                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    621779169                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.011272                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000013                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006532                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 12026.256034                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total    10.304590                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         2958                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2958                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data          522                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          522                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data      5264625                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5264625                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 10085.488506                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10085.488506                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data     27707551                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data     25560016                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total     53267567                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          346                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          533                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      4423953                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4423953                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data     27707738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data     25560362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total     53268100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12785.991329                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  8300.099437                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus3.data          172                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          174                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          174                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1896516                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1896516                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 10899.517241                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10899.517241                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data     27707738                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data     25560180                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total     53267918                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data     27707738                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data     25560180                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total     53267918                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          255.998992                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1431256211                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9412081                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           152.065862                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   192.601710                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data    63.397282                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.752350                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.247646                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      46080922033                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     46080922033                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   939548334921                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  426705142074                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1945010842                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    186895233                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2131906075                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1945010842                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    186895233                       # number of overall hits
system.cpu0.icache.overall_hits::total     2131906075                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          835                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           893                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          835                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total          893                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      5528586                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5528586                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      5528586                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5528586                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1945011677                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    186895291                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2131906968                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1945011677                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    186895291                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2131906968                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 95320.448276                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6191.025756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 95320.448276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6191.025756                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          294                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          247                       # number of writebacks
system.cpu0.icache.writebacks::total              247                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      3648750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3648750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      3648750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3648750                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 101354.166667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 101354.166667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 101354.166667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 101354.166667                       # average overall mshr miss latency
system.cpu0.icache.replacements                   247                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1945010842                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    186895233                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2131906075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          835                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          893                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      5528586                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5528586                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1945011677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    186895291                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2131906968                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 95320.448276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6191.025756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      3648750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3648750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 101354.166667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 101354.166667                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.840160                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2131906946                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              871                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2447654.358209                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   612.817636                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    11.022523                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.982080                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.017664                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999744                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      83144372623                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     83144372623                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    692510050                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    485630797                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1178140847                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    692510050                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    485630797                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1178140847                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9538048                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     22515204                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32053252                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9538048                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     22515204                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32053252                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 266143977486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 266143977486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 266143977486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 266143977486                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    702048098                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    508146001                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1210194099                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    702048098                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    508146001                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1210194099                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013586                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.044309                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026486                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013586                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.044309                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026486                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 11820.633625                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  8303.181764                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 11820.633625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  8303.181764                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1264                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.415584                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      6715599                       # number of writebacks
system.cpu0.dcache.writebacks::total          6715599                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     16465884                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16465884                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     16465884                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16465884                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      6049320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6049320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      6049320                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6049320                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  62094645591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  62094645591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  62094645591                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  62094645591                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.011905                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004999                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.011905                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004999                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10264.731506                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10264.731506                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10264.731506                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10264.731506                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15587382                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    383506387                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    240121597                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      623627984                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5994165                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     22514284                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28508449                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 266132995374                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 266132995374                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    389500552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    262635881                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    652136433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.015389                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.085724                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043715                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11820.628867                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9335.232351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     16465194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16465194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      6049090                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6049090                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  62092327071                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  62092327071                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.023032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009276                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10264.738510                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10264.738510                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    309003663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    245509200                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     554512863                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3543883                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          920                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3544803                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     10982112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10982112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    312547546                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    245510120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    558057666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011339                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006352                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 11937.078261                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     3.098088                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          690                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          690                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          230                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          230                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      2318520                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2318520                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10080.521739                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10080.521739                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     18208094                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     16950013                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     35158107                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          155                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          229                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          384                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      2642529                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2642529                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     18208249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     16950242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     35158491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11539.427948                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6881.585938                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data          114                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          115                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1158426                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1158426                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10073.269565                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10073.269565                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     18208249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     16950113                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     35158362                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     18208249                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     16950113                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     35158362                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.998994                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1264044954                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15587638                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            81.092784                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   192.287707                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    63.711287                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.751124                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.248872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      40991938102                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     40991938102                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   939548334921                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  426705142074                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1936819432                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    183355128                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2120174560                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1936819432                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    183355128                       # number of overall hits
system.cpu1.icache.overall_hits::total     2120174560                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          813                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           859                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          813                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total          859                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4388925                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4388925                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4388925                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4388925                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1936820245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    183355174                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2120175419                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1936820245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    183355174                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2120175419                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 95411.413043                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5109.342258                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 95411.413043                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5109.342258                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          211                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          223                       # number of writebacks
system.cpu1.icache.writebacks::total              223                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      3472359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3472359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      3472359                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3472359                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102128.205882                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 102128.205882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102128.205882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 102128.205882                       # average overall mshr miss latency
system.cpu1.icache.replacements                   223                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1936819432                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    183355128                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2120174560                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          813                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          859                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4388925                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4388925                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1936820245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    183355174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2120175419                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 95411.413043                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5109.342258                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      3472359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3472359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 102128.205882                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 102128.205882                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.840786                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2120175407                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              847                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2503158.685950                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   613.281487                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    10.559299                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.982823                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.016922                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999745                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      82686842188                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     82686842188                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    792985635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    569344583                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1362330218                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    792985635                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    569344583                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1362330218                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8844891                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      9736701                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18581592                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8844891                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      9736701                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18581592                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  90260623278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  90260623278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  90260623278                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  90260623278                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    801830526                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    579081284                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1380911810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    801830526                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    579081284                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1380911810                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.011031                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.016814                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013456                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.011031                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.016814                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013456                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  9270.144300                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4857.529068                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  9270.144300                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4857.529068                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     11881888                       # number of writebacks
system.cpu1.dcache.writebacks::total         11881888                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5467751                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5467751                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5467751                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5467751                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4268950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4268950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      4268950                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4268950                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  43143115653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  43143115653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  43143115653                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  43143115653                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.007372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.007372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003091                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10106.259303                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10106.259303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10106.259303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10106.259303                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13115679                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    415098306                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    291226770                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      706325076                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4871657                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      9735351                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14607008                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  90243220200                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  90243220200                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    419969963                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    300962121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    720932084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.011600                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032347                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  9269.642173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6178.077002                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      5466806                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5466806                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      4268545                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      4268545                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  43138812213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43138812213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.014183                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10106.210011                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10106.210011                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    377887329                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    278117813                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     656005142                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3973234                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         1350                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3974584                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     17403078                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     17403078                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    381860563                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    278119163                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    659979726                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12891.168889                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total     4.378591                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          945                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          945                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          405                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          405                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      4303440                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4303440                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 10625.777778                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10625.777778                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     23255702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     19900014                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     43155716                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1824                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          270                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2094                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      3274701                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3274701                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     23257526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     19900284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     43157810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000078                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000049                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12128.522222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  1563.849570                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          270                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          270                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      3049521                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3049521                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 11294.522222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11294.522222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     23257526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     19899999                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     43157525                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     23257526                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     19899999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     43157525                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999005                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1461759394                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13115935                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           111.449118                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   193.224820                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    62.774185                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.754784                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.245212                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      46964384575                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     46964384575                       # Number of data accesses
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          19482144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12222486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          165                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7396434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           136213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          136213                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           165                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     19481980                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     18148305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12807660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      9067404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      7954867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     10876341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              58855072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    973316352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1024707456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    585999616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    608244096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    883256448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4075566208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             728                       # Total snoops (count)
system.tol2bus.snoopTraffic                     82816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19619089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19618872    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    217      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19619089                       # Request fanout histogram
system.tol2bus.respLayer13.occupancy       5534972164                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            60881                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       7563799988                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            69221                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy        36748015891                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        6309041743                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             69221                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        8910779336                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12618494677                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             75476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data        23552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus4.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             35968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        11392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        42240                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          42240                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data          184                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                281                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          330                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               330                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         6599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data        55195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         6299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data         1800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         4500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data          300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.inst         5400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus4.inst         3900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus4.data          300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                84292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         6599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         6299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         4500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus3.inst         5400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus4.inst         3900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           26698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         98991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               98991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         98991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         6599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data        55195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         6299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data         1800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         4500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data          300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.inst         5400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus4.inst         3900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus4.data          300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              183283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples       368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus4.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus4.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.235076273160                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           35                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           35                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             110722                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               608                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        281                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       330                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              46                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               62                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               33                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               30                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               28                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              44                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              32                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              38                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.83                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    13900032                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   2810000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               24437532                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24733.15                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43483.15                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     296                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    299                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.67                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.30                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  562                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 660                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    227                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    229                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     39                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     39                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    31                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    32                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    41                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    41                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    40                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          610                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.426230                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.475056                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    40.229742                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127           56      9.18%      9.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          539     88.36%     97.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255            1      0.16%     97.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           12      1.97%     99.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.16%     99.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            1      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          610                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     15.942857                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    13.891473                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.722933                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-5              2      5.71%      5.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6-7              3      8.57%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9              3      8.57%     22.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11            3      8.57%     31.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13            4     11.43%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15            2      5.71%     48.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17            1      2.86%     51.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19            3      8.57%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21            5     14.29%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23            3      8.57%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25            2      5.71%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29            2      5.71%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           35                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.371429                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.267690                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     2.143193                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               6     17.14%     17.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              21     60.00%     77.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      2.86%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               5     14.29%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      2.86%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               1      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           35                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 35968                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  41152                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  35968                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               42240                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 425976020076                       # Total gap between requests
system.mem_ctrls0.avgGap                 697178428.93                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data        23552                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          768                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus4.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus4.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        41152                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 6599.404887208141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 55195.022693013547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 6299.431937789590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 1799.837696511311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 4499.594241278278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 299.972949418552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.inst 5399.513089533933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus4.inst 3899.648342441174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus4.data 299.972949418552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 96441.303238064429                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data          368                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus4.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus4.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          660                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1899688                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data     15481372                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2142478                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data       569164                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      1339686                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data        86664                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.inst      1556410                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus4.inst      1120572                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus4.data       241498                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 9399024195075                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     43174.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     42068.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     51011.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     47430.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     44656.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     43332.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.inst     43233.61                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus4.inst     43098.92                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus4.data    120749.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 14240945750.11                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             2213400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             1176450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            1942080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           1806120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    33683501280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      6350289630                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    158507158080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      198548087040                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.305119                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 412023996386                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  14248520000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    432625688                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             2142000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             1138500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            2070600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy           1550340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    33683501280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      6344214570                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    158512272960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      198546890250                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.302315                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 412037292524                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  14248520000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    419329550                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data        25216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus4.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             36096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        40576                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          40576                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus4.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                282                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          317                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               317                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         4200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data        59095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data         1200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         5400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data          600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.inst         3000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.data          900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus4.inst         5999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus4.data          600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                84592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         4200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         5400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus3.inst         3000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus4.inst         5999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           22198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         95091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               95091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         95091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         4200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data        59095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data         1200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         5400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data          600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.inst         3000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.data          900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus4.inst         5999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus4.data          600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              179684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples       394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus4.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus4.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.269123089674                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           33                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           33                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             110710                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               572                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        282                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       317                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     634                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               46                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               42                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               32                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               32                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               51                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               36                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              36                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              42                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              38                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.10                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     23.86                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    14760914                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   2820000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               25335914                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    26171.83                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44921.83                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     300                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    282                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.19                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               44.48                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  564                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 634                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    241                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    246                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     30                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    25                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    27                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    32                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    40                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          587                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   127.454855                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.517824                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    41.209395                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           47      8.01%      8.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          527     89.78%     97.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319            9      1.53%     99.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            2      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            2      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          587                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     16.848485                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    14.550784                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.470984                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2-3              1      3.03%      3.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7              2      6.06%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              3      9.09%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11            4     12.12%     30.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            3      9.09%     39.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            1      3.03%     42.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17            3      9.09%     51.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19            3      9.09%     60.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21            5     15.15%     75.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23            2      6.06%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25            2      6.06%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31            1      3.03%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            2      6.06%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37            1      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           33                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           33                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.333333                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.221760                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.145732                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               8     24.24%     24.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               1      3.03%     27.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              15     45.45%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               5     15.15%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      6.06%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      3.03%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      3.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           33                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 36096                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  38720                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  36096                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               40576                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 425976081792                       # Total gap between requests
system.mem_ctrls1.avgGap                 711145378.62                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data        25216                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          512                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.inst         1280                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.data          384                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus4.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus4.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        38720                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 4199.621291859727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 59094.671035454718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3599.675393022623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 1199.891797674208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 5399.513089533933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 599.945898837104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.inst 2999.729494185519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.data 899.918848255656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus4.inst 5999.458988371038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus4.data 599.945898837104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 90741.817199111945                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data          394                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.inst           20                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus4.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus4.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          634                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1538646                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data     16563136                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1185724                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data       280000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1849334                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data       382616                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.inst       914046                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.data       492564                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus4.inst      1962348                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus4.data       167500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 9066983661691                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     54951.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     42038.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     49405.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     51370.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     95654.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.inst     45702.30                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.data     82094.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus4.inst     49058.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus4.data     41875.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 14301236059.45                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             2142000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             1138500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            2070600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy           1597320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    33683501280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      6378465300                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    158483420160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      198552335160                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.315075                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 411962039929                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  14248520000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    494582145                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             2049180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             1089165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            1956360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy           1560780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    33683501280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      6331186650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    158523239040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      198544582455                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.296906                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 412066035381                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  14248520000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    390586693                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      6049054                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      4269210                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      3022465                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      2651620                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus4.data      3625444                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19617795                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      6049054                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      4269210                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      3022465                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      2651620                       # number of overall hits
system.l2.overall_hits::.switch_cpus4.data      3625444                       # number of overall hits
system.l2.overall_hits::total                19617795                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          381                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus4.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::total                    563                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          381                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus4.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus4.data            3                       # number of overall misses
system.l2.overall_misses::total                   563                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      3599127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     35553837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3417732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       946173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      3337668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       387810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      2750573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data       398235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus4.inst      3288879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus4.data       401988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         54082022                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      3599127                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     35553837                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3417732                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       946173                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      3337668                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       387810                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      2750573                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data       398235                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus4.inst      3288879                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus4.data       401988                       # number of overall miss cycles
system.l2.overall_miss_latency::total        54082022                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      6049435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      4269220                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      3022468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      2651623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus4.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus4.data      3625447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19618358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      6049435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      4269220                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      3022468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      2651623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus4.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus4.data      3625447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19618358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus4.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000029                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus4.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000029                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 99975.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 93317.157480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 103567.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 94617.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 101141.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data       129270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 98234.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data       132745                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus4.inst        99663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus4.data       133996                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96060.429840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 99975.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 93317.157480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 103567.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 94617.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 101141.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data       129270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 98234.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data       132745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus4.inst        99663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus4.data       133996                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96060.429840                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 647                       # number of writebacks
system.l2.writebacks::total                       647                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus4.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               563                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus4.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus4.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              563                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      3292364                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     32290866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3135943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       861136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      3055307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       361928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      2512021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data       372995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus4.inst      3006641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus4.data       376535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     49265736                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      3292364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     32290866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3135943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       861136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      3055307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       361928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      2512021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data       372995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus4.inst      3006641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus4.data       376535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     49265736                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus4.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000029                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus4.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000029                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91454.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 84752.929134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 95028.575758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 86113.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92585.060606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 120642.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89715.035714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 124331.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus4.inst 91110.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus4.data 125511.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87505.747780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91454.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 84752.929134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 95028.575758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 86113.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92585.060606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 120642.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89715.035714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 124331.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus4.inst 91110.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus4.data 125511.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87505.747780                       # average overall mshr miss latency
system.l2.replacements                            728                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12221839                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12221839                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12221839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12221839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          165                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data          230                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data       134944                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          522                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus4.data          112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                136213                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data          230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       134944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus4.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus4.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      3599127                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3417732                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      3337668                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      2750573                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus4.inst      3288879                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     16393979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus4.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus4.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 99975.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 103567.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 101141.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 98234.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus4.inst        99663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100576.558282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus4.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      3292364                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3135943                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      3055307                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      2512021                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus4.inst      3006641                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     15002276                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus4.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 91454.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 95028.575758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 92585.060606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 89715.035714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus4.inst 91110.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92038.503067                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      6048824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      4268805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      2887521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      2651098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus4.data      3625332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19481580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus4.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     35553837                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       946173                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       387810                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data       398235                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus4.data       401988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     37688043                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      6049205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      4268815                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      2887524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      2651101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus4.data      3625335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      19481980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus4.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 93317.157480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94617.300000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data       129270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data       132745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus4.data       133996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94220.107500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           10                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus4.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     32290866                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       861136                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       361928                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data       372995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus4.data       376535                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34263460                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus4.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 84752.929134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 86113.600000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 120642.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 124331.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus4.data 125511.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85658.650000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1366253476995                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    79105035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33496                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2361.626314                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     164.868653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            2094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    26164.571112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            1612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data             972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.data            1338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    35.292664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   241.723367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    32.809494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     9.978179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst    32.819260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     2.990585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    27.967908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data     2.999994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus4.inst    32.979345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus4.data     2.999439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.063904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.798479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.049194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.029663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.data       0.040833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.007377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.001002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus4.inst     0.001006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus4.data     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32759                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 627784696                       # Number of tag accesses
system.l2.tags.data_accesses                627784696                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
