// Copyright (c) 2025 0x676e616c63
// SPDX-License-Identifier: MIT

#include "ir/instructions/binary.hpp"
#include "ir/instructions/converse.hpp"
#include "ir/instructions/memory.hpp"
#include "ir/type.hpp"
#include "mir/MIR.hpp"
#include "mir/passes/transforms/isel.hpp"
#include "mir/passes/transforms/lowering.hpp"
#include "mir/tools.hpp"
#include <forward_list>
#include <queue>
#include <utility>

using namespace MIR;

OpC MIR::IROpCodeConvert(IR::OP op) {
    using OP = IR::OP;
    switch (op) {
    case OP::RET:
        Err::unreachable("IROpCodeConvert: RET should not be convert");
    case OP::ALLOCA:
        Err::unreachable("IROpCodeConvert: ALLOCA should not be convert");
    case OP::BR:
        return OpC::InstBranch;
    case OP::FNEG:
        return OpC::InstFNeg;
    case OP::ADD:
        return OpC::InstAdd;
    case OP::FADD:
        return OpC::InstFAdd;
    case OP::SUB:
        return OpC::InstSub;
    case OP::FSUB:
        return OpC::InstFSub;
    case OP::MUL:
        return OpC::InstMul;
    case OP::FMUL:
        return OpC::InstFMul;
    case OP::SDIV:
        return OpC::InstSDiv;
    case OP::FDIV:
        return OpC::InstFDiv;
    case OP::SREM:
        return OpC::InstSRem;
    case OP::UREM:
        return OpC::InstURem;
    case OP::FREM:
        return OpC::InstFRem;
    case OP::AND:
        return OpC::InstAnd;
    case OP::XOR:
        return OpC::InstXor;
    case OP::OR:
        return OpC::InstOr;
    case OP::ASHR:
        return OpC::InstAShr;
    case OP::LSHR:
        return OpC::InstLShr;
    case OP::SHL:
        return OpC::InstShl;
    case OP::LOAD:
        Err::unreachable("IROpCodeConvert: LOAD should not be convert");
    case OP::STORE:
        Err::unreachable("IROpCodeConvert: STORE should not be convert");
    case OP::GEP:
        Err::unreachable("IROpCodeConvert: GEP should not be convert");
    case OP::FPTOSI:
        return OpC::InstF2S;
    case OP::SITOFP:
        return OpC::InstS2F;
    case OP::ZEXT:
    case OP::BITCAST:
    case OP::PTRTOINT:
    case OP::INTTOPTR:
        return OpC::InstCopy;
    case OP::PHI:
        Err::unreachable("IROpCodeConvert: PHI should not be convert");
    case OP::HELPER:
        Err::unreachable("IROpCodeConvert: HELPER should not be convert");
    default:
        Err::unreachable("IROpCodeConvert: op should be handled manully");
    }

    return OpC::InstAdd; // just make clang happy
}

Cond MIR::IRCondConvert(IR::ICMPOP cond) {
    using ICMPOP = IR::ICMPOP;
    switch (cond) {
    case ICMPOP::eq:
        return EQ;
    case ICMPOP::ne:
        return NE;
    case ICMPOP::sge:
        return GE;
    case ICMPOP::sgt:
        return GT;
    case ICMPOP::sle:
        return LE;
    case ICMPOP::slt:
        return LT;
    }
}

Cond MIR::IRCondConvert(IR::FCMPOP cond) {
    using FCMPOP = IR::FCMPOP;
    switch (cond) {
    case FCMPOP::oeq:
        return EQ;
    case FCMPOP::oge:
        return GE;
    case FCMPOP::ogt:
        return GT;
    case FCMPOP::ole:
        return LE;
    case FCMPOP::olt:
        return LT;
    case FCMPOP::one:
        return NE;
    case FCMPOP::ord:
        Err::unreachable("IRCondConvert: ord unexpected");
    }
    return AL; // just make clang happy
}

void MIR::lowerInst(const IR::pBinary &binary, LoweringContext &ctx) {
    auto mop = MIR::IROpCodeConvert(binary->getOpcode());
    auto def = ctx.newVReg(binary->getType());

    ctx.newInst(MIRInst::make(mop)
                    ->setOperand<0>(def, ctx.CodeGenCtx())
                    ->setOperand<1>(ctx.mapOperand(binary->getLHS()), ctx.CodeGenCtx())
                    ->setOperand<2>(ctx.mapOperand(binary->getRHS()), ctx.CodeGenCtx())); // 可能带常数

    ctx.addOperand(binary, def);
}

void MIR::lowerInst(const IR::pFneg &fneg, LoweringContext &ctx) {
    auto def = ctx.newVReg(fneg->getType());

    ctx.newInst(MIRInst::make(OpC::InstFNeg)
                    ->setOperand<0>(def, ctx.CodeGenCtx())
                    ->setOperand<1>(ctx.mapOperand(fneg->getVal()), ctx.CodeGenCtx()));

    ctx.addOperand(fneg, def);
}

///@note condflag 加入到常量池
void MIR::lowerInst(const IR::pIcmp &icmp, LoweringContext &ctx) {
    if (ctx.CodeGenCtx().isARMv8()) {
        auto def = ctx.newVReg(icmp->getType());

        ctx.newInst(MIRInst::make(OpC::InstICmp)
                        ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                        ->setOperand<1>(ctx.mapOperand(icmp->getLHS()), ctx.CodeGenCtx())
                        ->setOperand<2>(ctx.mapOperand(icmp->getRHS()), ctx.CodeGenCtx()));

        ctx.newInst(MIRInst::make(ARMOpC::CSET)
                        ->setOperand<0>(def, ctx.CodeGenCtx())
                        ->setOperand<1>(ctx.mapOperand(IRCondConvert(icmp->getCond())), ctx.CodeGenCtx())); // cond flag
        ctx.addOperand(icmp, def);

    } else if (ctx.CodeGenCtx().isRISCV64()) {
        // For single user icmp, we have a more optimized way to lower it.
        if (auto single_user = icmp->getSingleUser()) {
            if (single_user->is<IR::BRInst>())
                return;
        }
        auto def = ctx.newVReg(icmp->getType());

        ctx.newInst(MIRInst::make(OpC::InstICmp)
                        ->setOperand<0>(def, ctx.CodeGenCtx())
                        ->setOperand<1>(ctx.mapOperand(icmp->getLHS()), ctx.CodeGenCtx())
                        ->setOperand<2>(ctx.mapOperand(icmp->getRHS()), ctx.CodeGenCtx())
                        ->setOperand<3>(ctx.mapOperand(IRCondConvert(icmp->getCond())), ctx.CodeGenCtx()));
        ctx.addOperand(icmp, def);
    } else
        Err::unreachable("Unsupported arch");
}

void MIR::lowerInst(const IR::pFcmp &fcmp, LoweringContext &ctx) {
    auto def = ctx.newVReg(fcmp->getType());

    if (ctx.CodeGenCtx().isARMv8()) {
        ctx.newInst(MIRInst::make(OpC::InstFCmp)
                        ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                        ->setOperand<1>(ctx.mapOperand(fcmp->getLHS()), ctx.CodeGenCtx())
                        ->setOperand<2>(ctx.mapOperand(fcmp->getRHS()), ctx.CodeGenCtx()));

        ctx.newInst(MIRInst::make(ARMOpC::CSET)
                        ->setOperand<0>(def, ctx.CodeGenCtx())
                        ->setOperand<1>(ctx.mapOperand(IRCondConvert(fcmp->getCond())), ctx.CodeGenCtx()));
    } else if (ctx.CodeGenCtx().isRISCV64()) {
        ctx.newInst(MIRInst::make(OpC::InstFCmp)
                        ->setOperand<0>(def, ctx.CodeGenCtx())
                        ->setOperand<1>(ctx.mapOperand(fcmp->getLHS()), ctx.CodeGenCtx())
                        ->setOperand<2>(ctx.mapOperand(fcmp->getRHS()), ctx.CodeGenCtx())
                        ->setOperand<3>(ctx.mapOperand(IRCondConvert(fcmp->getCond())), ctx.CodeGenCtx()));
    } else
        Err::unreachable("Unsupported arch");

    ctx.addOperand(fcmp, def);
}

void MIR::lowerInst(const IR::pRet &ret, LoweringContext &ctx) {
    ctx.CodeGenCtx().frameInfo->makeReturn(ret, ctx); //
}

void emitBranchARM(const IR::pBr &br, LoweringContext &ctx) {
    auto blk_true = ctx.mapBlk(br->getDest());
    ctx.newInst(MIRInst::make(OpC::InstBranch)
                    ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                    ->setOperand<1>(MIROperand::asReloc(blk_true), ctx.CodeGenCtx())
                    ->setOperand<2>(ctx.mapOperand(Cond::AL), ctx.CodeGenCtx())
                    ->setOperand<3>(MIROperand::asProb(1.0), ctx.CodeGenCtx()));
}

void emitBranchCondARM(const IR::pBr &br, LoweringContext &ctx) {
    // cmp/fcmp (previously lowered)
    // CSET <reg>, <cond> ; int or float
    // ... (in most casese, flag dont change, but be aware)
    // CBNZ w<>, label

    auto blk_true = ctx.mapBlk(br->getTrueDest());
    auto blk_false = ctx.mapBlk(br->getFalseDest());
    auto use = ctx.mapOperand(br->getCond()); // val or const

    if (auto const_cond = br->getCond()->as<IR::ConstantI1>()) {
        ///@note 别急, 有反转
        auto &true_blk_true = const_cond->getVal() ? blk_true : blk_false;
        auto &true_blk_false = const_cond->getVal() ? blk_false : blk_true;

        ctx.newInst(MIRInst::make(OpC::InstBranch)
                        ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                        ->setOperand<1>(MIROperand::asReloc(true_blk_true), ctx.CodeGenCtx())
                        ->setOperand<2>(ctx.mapOperand(Cond::AL), ctx.CodeGenCtx())
                        ->setOperand<3>(MIROperand::asProb(1.0), ctx.CodeGenCtx()));

        ///@brief 仅保留实质上的msucc
        auto &msuccs = ctx.CurrentBlk()->succs();

        auto rm_it =
            std::find_if(msuccs.begin(), msuccs.end(), [&](const auto &msucc) { return msucc == true_blk_false; });

        Err::gassert(rm_it != msuccs.end(), "msuccs corrupted");
        msuccs.erase(rm_it);

        ///@brief 删除mpred
        auto &mpreds = true_blk_false->preds();

        rm_it =
            std::find_if(mpreds.begin(), mpreds.end(), [&ctx](const auto &mpred) { return ctx.CurrentBlk() == mpred; });

        Err::gassert(rm_it != mpreds.end(), "mpreds corrupted");
        mpreds.erase(rm_it);

    } else if (use && !use->isImme()) {
        ctx.newInst(MIRInst::make(ARMOpC::CBNZ)
                        ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                        ->setOperand<1>(use, ctx.CodeGenCtx())
                        ->setOperand<2>(MIROperand::asReloc(blk_true), ctx.CodeGenCtx())
                        ->setOperand<3>(MIROperand::asProb(0.5), ctx.CodeGenCtx()));

        ctx.newInst(MIRInst::make(OpC::InstBranch)
                        ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                        ->setOperand<1>(MIROperand::asReloc(blk_false), ctx.CodeGenCtx())
                        ->setOperand<2>(ctx.mapOperand(Cond::AL), ctx.CodeGenCtx())
                        ->setOperand<3>(MIROperand::asProb(0.5), ctx.CodeGenCtx()));
    } ///@note blk op 不放入变量池
}
void emitBranchRISCV(const IR::pBr &br, LoweringContext &ctx) {
    auto blk_true = ctx.mapBlk(br->getDest());
    ctx.newInst(MIRInst::make(OpC::InstBranch)
                    ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                    ->setOperand<1>(MIROperand::asReloc(blk_true), ctx.CodeGenCtx()));
}

void emitBranchCondRISCV(const IR::pBr &br, LoweringContext &ctx) {
    auto blk_true = ctx.mapBlk(br->getTrueDest());
    auto blk_false = ctx.mapBlk(br->getFalseDest());

    if (auto const_cond = br->getCond()->as<IR::ConstantI1>()) {
        auto &true_blk_true = const_cond->getVal() ? blk_true : blk_false;
        auto &true_blk_false = const_cond->getVal() ? blk_false : blk_true;

        ctx.newInst(MIRInst::make(OpC::InstBranch)
                        ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                        ->setOperand<1>(MIROperand::asReloc(true_blk_true), ctx.CodeGenCtx()));

        auto &msuccs = ctx.CurrentBlk()->succs();
        auto rm_it =
            std::find_if(msuccs.begin(), msuccs.end(), [&](const auto &msucc) { return msucc == true_blk_false; });
        Err::gassert(rm_it != msuccs.end(), "msuccs corrupted");
        msuccs.erase(rm_it);
        auto &mpreds = true_blk_false->preds();
        rm_it =
            std::find_if(mpreds.begin(), mpreds.end(), [&ctx](const auto &mpred) { return ctx.CurrentBlk() == mpred; });
        Err::gassert(rm_it != mpreds.end(), "mpreds corrupted");
        mpreds.erase(rm_it);
    } else {
        if (br->getCond()->is<IR::ICMPInst>() && br->getCond()->getUseCount() == 1) {
            auto icmp = br->getCond()->as<IR::ICMPInst>();
            auto lhs = ctx.mapOperand(icmp->getLHS());
            auto rhs = ctx.mapOperand(icmp->getRHS());
            ctx.newInst(MIRInst::make(OpC::InstICmpBranch)
                            ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                            ->setOperand<1>(lhs, ctx.CodeGenCtx())
                            ->setOperand<2>(rhs, ctx.CodeGenCtx())
                            ->setOperand<3>(MIROperand::asReloc(blk_true), ctx.CodeGenCtx())
                            ->setOperand<4>(ctx.mapOperand(IRCondConvert(icmp->getCond())), ctx.CodeGenCtx()));
        } else {
            auto mcond = ctx.mapOperand(br->getCond());
            Err::gassert(mcond && !mcond->isImme());
            ctx.newInst(MIRInst::make(RVOpC::BNEZ)
                            ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                            ->setOperand<1>(mcond, ctx.CodeGenCtx())
                            ->setOperand<2>(MIROperand::asReloc(blk_true), ctx.CodeGenCtx()));
        }

        ctx.newInst(MIRInst::make(OpC::InstBranch)
                        ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                        ->setOperand<1>(MIROperand::asReloc(blk_false), ctx.CodeGenCtx()));
    }
}

void MIR::lowerInst(const IR::pBr &br, LoweringContext &ctx) {
    ///@todo 分支概率预测 T/F, 现阶段所有分支概率均为0.5
    if (ctx.CodeGenCtx().isARMv8()) {
        if (br->isConditional())
            emitBranchCondARM(br, ctx);
        else
            emitBranchARM(br, ctx);
    } else if (ctx.CodeGenCtx().isRISCV64()) {
        if (br->isConditional())
            emitBranchCondRISCV(br, ctx);
        else
            emitBranchRISCV(br, ctx);
    } else
        Err::unreachable("Unsupported Arch");
}

void MIR::lowerInst(const IR::pLoad &load, LoweringContext &ctx, size_t align) {
    auto def = ctx.newVReg(load->getType());

    ctx.newInst(MIRInst::make(OpC::InstLoad)
                    ->setOperand<0>(def, ctx.CodeGenCtx())
                    ->setOperand<1>(ctx.mapOperand(load->getPtr()), ctx.CodeGenCtx()) // ptr or stkptr
                    // ->setOpernand<2> idx or imme
                    // ->setOperand<3> shift code
                    // just padding
                    ->setOperand<5>(MIROperand::asImme(typeBitwide(load->getType()), OpT::special),
                                    ctx.CodeGenCtx())); // mk mOperand idx = 3

    ctx.addOperand(load, def);
}

void MIR::lowerInst(const IR::pStore &store, LoweringContext &ctx, size_t align) {
    auto use = ctx.mapOperand(store->getValue());

    auto size = 0U;

    ctx.newInst(MIRInst::make(OpC::InstStore)
                    ->setOperand<0>(nullptr, ctx.CodeGenCtx())
                    ->setOperand<1>(use, ctx.CodeGenCtx())
                    ->setOperand<2>(ctx.mapOperand(store->getPtr()), ctx.CodeGenCtx())
                    // ->setOpernand<3> idx or imme
                    // ->setOperand<4> shift code
                    ->setOperand<5>(MIROperand::asImme(typeBitwide(store->getValue()->getType()), OpT::special),
                                    ctx.CodeGenCtx()));
}

void MIR::lowerInst(const IR::pCast &cast, LoweringContext &ctx) {
    auto def = ctx.newVReg(cast->getType());

    using OP = IR::OP;
    if (cast->getOpcode() == OP::SITOFP) {
        ctx.newInst(MIRInst::make(OpC::InstS2F)
                        ->setOperand<0>(def, ctx.CodeGenCtx())
                        ->setOperand<1>(ctx.mapOperand(cast->getOVal()), ctx.CodeGenCtx()));
    } else if (cast->getOpcode() == OP::FPTOSI) {
        ctx.newInst(MIRInst::make(OpC::InstF2S)
                        ->setOperand<0>(def, ctx.CodeGenCtx())
                        ->setOperand<1>(ctx.mapOperand(cast->getOVal()), ctx.CodeGenCtx()));
    } else {
        ///@note ctx.mapOperand(cast->getOVal()) may get a stk op
        ctx.addCopy(def, ctx.mapOperand(cast->getOVal()));
    }

    ctx.addOperand(cast, def);
}

void MIR::lowerInst(const IR::pGep &gep, LoweringContext &ctx) {
    if (gep->isConstantOffset() && gep->getConstantOffset() == 0) {
        ctx.addOperand(gep, ctx.mapOperand(gep->getPtr()));
        return;
    }

    auto def_ptr = ctx.newVReg(gep->getType());

    auto idx = gep->getIdxs().back();
    int persize;
    if (auto arrayType = gep->getBaseType()->as<IR::ArrayType>()) {
        if (gep->getIdxs().size() != 1)
            persize = arrayType->getElmType()->getBytes();
        else // move through sub arrays
            persize = arrayType->getArraySize() * arrayType->getElmType()->getBytes();
    } else if (auto ptrType = gep->getBaseType()->as<IR::PtrType>()) {
        persize = ptrType->getElmType()->getBytes();
    } else if (auto bType = gep->getBaseType()->as<IR::BType>()) {
        persize = bType->getBytes();
    } else if (auto vecType = gep->getBaseType()->as<IR::VectorType>()) {
        persize = vecType->getBytes();
    } else {
        Err::unreachable("lowerInst(IR::pGep, LoweringContext &): unknown base type");
    }

    auto base = gep->getPtr();

    if (auto idx_const = idx->as<IR::ConstantInt>()) {
        auto offset = persize * idx_const->getVal();
        auto use_ptr = ctx.mapOperand(base);

        if (use_ptr->isStack()) {
            ctx.newInst(MIRInst::make(OpC::InstAddSP)
                            ->setOperand<0>(def_ptr, ctx.CodeGenCtx())
                            ->setOperand<1>(use_ptr, ctx.CodeGenCtx())
                            ->setOperand<2>(ctx.mapOperand<int>(offset), ctx.CodeGenCtx()));
        } else if (offset) {
            ctx.newInst(MIRInst::make(OpC::InstAdd)
                            ->setOperand<0>(def_ptr, ctx.CodeGenCtx())
                            ->setOperand<1>(use_ptr, ctx.CodeGenCtx())
                            ->setOperand<2>(ctx.mapOperand<int>(offset), ctx.CodeGenCtx()));
        } else {
            ctx.addCopy(def_ptr, use_ptr); // FIXME: maybe deletable
        }

    } else {
        auto moffset = ctx.newVReg(OpT::Int64); // dont allow add x<>, x<>, w<>
        ctx.newInst(MIRInst::make(OpC::InstMul)
                        ->setOperand<0>(moffset, ctx.CodeGenCtx())
                        ->setOperand<1>(ctx.mapOperand(idx), ctx.CodeGenCtx())
                        ->setOperand<2>(ctx.mapOperand<int>(persize), ctx.CodeGenCtx()));

        auto use_ptr = ctx.mapOperand(base);

        if (use_ptr->isStack()) {
            ctx.newInst(MIRInst::make(OpC::InstAddSP)
                            ->setOperand<0>(def_ptr, ctx.CodeGenCtx())
                            ->setOperand<1>(use_ptr, ctx.CodeGenCtx())
                            ->setOperand<2>(moffset, ctx.CodeGenCtx()));
        } else {
            ctx.newInst(MIRInst::make(OpC::InstAdd)
                            ->setOperand<0>(def_ptr, ctx.CodeGenCtx())
                            ->setOperand<1>(use_ptr, ctx.CodeGenCtx())
                            ->setOperand<2>(moffset, ctx.CodeGenCtx()));
        }
    }

    ctx.addOperand(gep, def_ptr);
}

void MIR::lowerInst(const IR::pCall &call, LoweringContext &ctx) {
    ctx.CodeGenCtx().frameInfo->handleCallEntry(call, ctx); //
}

void MIR::lowerInst(const IR::pSelect &select, LoweringContext &ctx) {
    auto def = ctx.newVReg(select->getType());
    ctx.newInst(MIRInst::make(OpC::InstSelect)
                    ->setOperand<0>(def, ctx.CodeGenCtx())
                    ->setOperand<1>(ctx.mapOperand(select->getTrueVal()), ctx.CodeGenCtx())
                    ->setOperand<2>(ctx.mapOperand(select->getFalseVal()), ctx.CodeGenCtx())
                    ->setOperand<3>(ctx.mapOperand(select->getCond()), ctx.CodeGenCtx()));

    ctx.addOperand(select, def);
}

void LoweringContext::elimPhi() {
    auto &ctx = *this; // 虽然有点怪

    // LAMBDA_BEGIN

    auto emitPhiCopy = [&ctx](const MIROperand_p &dst, const MIROperand_p &src, MIRBlk_p pred) {
        auto succ = ctx.CurrentBlk();
        ctx.setCurrentBlk(std::move(pred));

        // src maybe a constant
        auto copy_op = chooseCopyOpC(dst, src);

        if (inRange(copy_op, OpC::InstLoadAddress, OpC::InstLoadFPImm)) {
            auto const_stage = MIROperand::asVReg(ctx.CodeGenCtx().nextId(), dst->type());

            ctx.addInstBeforeBr(MIRInst::make(copy_op)
                                    ->setOperand<0>(const_stage, ctx.CodeGenCtx())
                                    ->setOperand<1>(src, ctx.CodeGenCtx())); // imm load
            ctx.addInstBeforeBr(MIRInst::make(chooseCopyOpC(dst, const_stage))
                                    ->setOperand<0>(dst, ctx.CodeGenCtx())
                                    ->setOperand<1>(const_stage, ctx.CodeGenCtx()));

        } else {
            ctx.addInstBeforeBr(
                MIRInst::make(copy_op)->setOperand<0>(dst, ctx.CodeGenCtx())->setOperand<1>(src, ctx.CodeGenCtx()));
        }

        ctx.setCurrentBlk(succ);

        return;
    };

    auto addCopy = [&ctx, &emitPhiCopy](const MIROperand_p &dst, MIRBlk_p pred) -> MIROperand_p {
        auto stageVal = ctx.newVReg(dst->type());

        emitPhiCopy(stageVal, dst, std::move(pred)); // very carefully

        return stageVal;
    };

    // LAMBDA_END

    struct Node {
        // 从目的寄存器指向源寄存器
        std::forward_list<unsigned> nxt;
        unsigned indegree = 0;
    };

    for (auto &phiOper : phiOpers) {
        auto &mblk_succ = phiOper.blk_dst;
        auto &mblk_pred = phiOper.blk_src;
        auto &pairs = phiOper.pairs;

        auto len = pairs.size();
        std::map<MIROperand_p, unsigned> mapping; // ptr to idx
        std::vector<Node> graph(pairs.size());

        for (int i = 0; i < len; ++i) {
            mapping[pairs[i].second] = i; // .first or .second
        }

        for (int i = 0; i < len; ++i) {
            if (mapping.find(pairs[i].first) != mapping.end()) {
                unsigned src = i;
                auto dst = mapping[pairs[i].first];

                graph[dst].nxt.emplace_front(src);
                ++graph[src].indegree;
            }
        }

        std::queue<unsigned> queue;
        for (int i = 0; i < len; ++i) {
            if (graph[i].indegree == 0) {
                queue.push(i);
            }
        }

        std::map<MIROperand_p, MIROperand_p> stagedMap;

        ///@note break critical edge here, ir already done

        auto emitBlk = mblk_pred;

        for (int i = 0, j = 0; i < len;) {
            // LAMBDA BEGIN

            auto visit = [&](unsigned idx) {
                ///@note 遍历src
                ++i;

                auto &pair = pairs[idx];
                auto dst = pair.first;
                auto src = pair.second;

                if (stagedMap.count(src)) {
                    src = stagedMap.at(src);
                }

                if (graph.at(idx).indegree) {
                    ///@note 可能会出现一种比较极端的情况, %0 = phi [... ...], ..., [%0, ...]
                    ///@note 理论上由于单赋值, 所以不需要做什么, 但是算法会还是会插入一个stage, 以及一个冗余的copy
                    Err::gassert(graph.at(idx).indegree == 1, "elimPhi::visit: indegree must be 1 here");
                    Logger::logDebug("elimPhi::visit: need a stage by %" + std::to_string(dst->reg()));

                    graph[idx].indegree = 0;
                    auto stagedVal = addCopy(dst, mblk_pred);
                    stagedMap[dst] = stagedVal;
                }

                emitPhiCopy(dst, src, mblk_pred);

                auto &node = graph[idx];
                for (auto nxt : node.nxt) {
                    auto &nxt_node = graph[nxt];
                    // Err::gassert(nxt_node.indegree == 1, "elimPhi: src op is not 1 indegree");
                    --nxt_node.indegree;
                    if (nxt_node.indegree == 0) {
                        queue.push(nxt);
                    }
                }
            };

            // LAMBDA END

            ///@brief topo sorted
            while (!queue.empty()) {
                unsigned cur = queue.front();
                queue.pop();
                visit(cur);
            }

            if (i >= len) {
                Err::gassert(i == len, "you visit too much");
                break;
            }

            for (; j < len; ++j) {
                if (graph[j].indegree) {
                    visit(j);
                    if (!queue.empty()) {
                        break;
                    }
                }
            }
        }
    }
}