###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        91926   # Number of WRITE/WRITEP commands
num_reads_done                 =       517066   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       407594   # Number of read row buffer hits
num_read_cmds                  =       517063   # Number of READ/READP commands
num_writes_done                =        91934   # Number of read requests issued
num_write_row_hits             =        68631   # Number of write row buffer hits
num_act_cmds                   =       133205   # Number of ACT commands
num_pre_cmds                   =       133176   # Number of PRE commands
num_ondemand_pres              =       110392   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9336669   # Cyles of rank active rank.0
rank_active_cycles.1           =      8991225   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       663331   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1008775   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       571012   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5774   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1959   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2501   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1105   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          400   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          470   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          685   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          972   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          827   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23295   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          157   # Write cmd latency (cycles)
write_latency[40-59]           =          246   # Write cmd latency (cycles)
write_latency[60-79]           =          481   # Write cmd latency (cycles)
write_latency[80-99]           =         1060   # Write cmd latency (cycles)
write_latency[100-119]         =         1848   # Write cmd latency (cycles)
write_latency[120-139]         =         2984   # Write cmd latency (cycles)
write_latency[140-159]         =         3825   # Write cmd latency (cycles)
write_latency[160-179]         =         4348   # Write cmd latency (cycles)
write_latency[180-199]         =         4459   # Write cmd latency (cycles)
write_latency[200-]            =        72513   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       217501   # Read request latency (cycles)
read_latency[40-59]            =        69367   # Read request latency (cycles)
read_latency[60-79]            =        76601   # Read request latency (cycles)
read_latency[80-99]            =        30348   # Read request latency (cycles)
read_latency[100-119]          =        22894   # Read request latency (cycles)
read_latency[120-139]          =        16742   # Read request latency (cycles)
read_latency[140-159]          =         9937   # Read request latency (cycles)
read_latency[160-179]          =         7489   # Read request latency (cycles)
read_latency[180-199]          =         6080   # Read request latency (cycles)
read_latency[200-]             =        60104   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.58895e+08   # Write energy
read_energy                    =   2.0848e+09   # Read energy
act_energy                     =  3.64449e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.18399e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.84212e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82608e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61052e+09   # Active standby energy rank.1
average_read_latency           =      103.418   # Average read request latency (cycles)
average_interarrival           =      16.4196   # Average request interarrival latency (cycles)
total_energy                   =   1.5852e+10   # Total energy (pJ)
average_power                  =       1585.2   # Average power (mW)
average_bandwidth              =       5.1968   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       114049   # Number of WRITE/WRITEP commands
num_reads_done                 =       549349   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       430114   # Number of read row buffer hits
num_read_cmds                  =       549345   # Number of READ/READP commands
num_writes_done                =       114054   # Number of read requests issued
num_write_row_hits             =        84937   # Number of write row buffer hits
num_act_cmds                   =       148908   # Number of ACT commands
num_pre_cmds                   =       148879   # Number of PRE commands
num_ondemand_pres              =       125218   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9139805   # Cyles of rank active rank.0
rank_active_cycles.1           =      9083820   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       860195   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       916180   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       626285   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5076   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1839   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2577   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          974   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          406   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          496   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          711   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          991   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          806   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23242   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          225   # Write cmd latency (cycles)
write_latency[40-59]           =          316   # Write cmd latency (cycles)
write_latency[60-79]           =          622   # Write cmd latency (cycles)
write_latency[80-99]           =         1351   # Write cmd latency (cycles)
write_latency[100-119]         =         2198   # Write cmd latency (cycles)
write_latency[120-139]         =         3859   # Write cmd latency (cycles)
write_latency[140-159]         =         5118   # Write cmd latency (cycles)
write_latency[160-179]         =         5890   # Write cmd latency (cycles)
write_latency[180-199]         =         5963   # Write cmd latency (cycles)
write_latency[200-]            =        88499   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       215037   # Read request latency (cycles)
read_latency[40-59]            =        72680   # Read request latency (cycles)
read_latency[60-79]            =        82382   # Read request latency (cycles)
read_latency[80-99]            =        34773   # Read request latency (cycles)
read_latency[100-119]          =        25405   # Read request latency (cycles)
read_latency[120-139]          =        19057   # Read request latency (cycles)
read_latency[140-159]          =        11371   # Read request latency (cycles)
read_latency[160-179]          =         8718   # Read request latency (cycles)
read_latency[180-199]          =         6990   # Read request latency (cycles)
read_latency[200-]             =        72933   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.69333e+08   # Write energy
read_energy                    =  2.21496e+09   # Read energy
act_energy                     =  4.07412e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.12894e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.39766e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.70324e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6683e+09   # Active standby energy rank.1
average_read_latency           =      115.642   # Average read request latency (cycles)
average_interarrival           =      15.0731   # Average request interarrival latency (cycles)
total_energy                   =  1.61206e+10   # Total energy (pJ)
average_power                  =      1612.06   # Average power (mW)
average_bandwidth              =      5.66104   # Average bandwidth
