
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009257                       # Number of seconds simulated
sim_ticks                                  9257078000                       # Number of ticks simulated
final_tick                               4809430835500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              125207642                       # Simulator instruction rate (inst/s)
host_op_rate                                270489041                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2334196918                       # Simulator tick rate (ticks/s)
host_mem_usage                                2420048                       # Number of bytes of host memory used
host_seconds                                     3.97                       # Real time elapsed on the host
sim_insts                                   496553072                       # Number of instructions simulated
sim_ops                                    1072717436                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        34240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst        19584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        87680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst        39552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        56768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        16320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst        18752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        27648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst        23488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data       971072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data         8896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1340160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst        19584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst        39552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst        18752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst        23488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        120512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2588480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2588480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst          306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data         1370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst          618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst          293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst          367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data        15173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data          139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst          124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         40445                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40445                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst         6914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data         6914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst       663708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data      3698791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst      2115570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data      9471671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst      4272623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data      6132389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker         6914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst       470127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data      1762975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst      2025693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data      2986688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.itb.walker         6914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst      2537302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data    104900488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst        69136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data       960994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst       857290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data      1818284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             144771385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst         6914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst       663708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst      2115570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst      4272623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst       470127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst      2025693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst      2537302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst        69136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst       857290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13018363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       279621712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            279621712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       279621712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst         6914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data         6914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst       663708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data      3698791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst      2115570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data      9471671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst      4272623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data      6132389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker         6914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst       470127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data      1762975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst      2025693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data      2986688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.itb.walker         6914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst      2537302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data    104900488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst        69136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data       960994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst       857290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data      1818284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            424393097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       20938                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40443                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20938                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40443                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1339456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2586368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1340032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2588352                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2484                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        49                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9232782500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20938                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40443                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    117                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.719526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.735073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   411.906982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2702     31.37%     31.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1510     17.53%     48.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          632      7.34%     56.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          396      4.60%     60.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          303      3.52%     64.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          214      2.48%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          173      2.01%     68.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          155      1.80%     70.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2529     29.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.368339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.700129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            654     51.25%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           444     34.80%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            98      7.68%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            33      2.59%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            15      1.18%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            12      0.94%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.24%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.47%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.31%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.24%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1276                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.670846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     25.840619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.742846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           668     52.35%     52.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            43      3.37%     55.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            26      2.04%     57.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            38      2.98%     60.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           202     15.83%     76.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            24      1.88%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            25      1.96%     80.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      0.71%     81.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      0.63%     81.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.47%     82.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.24%     82.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            11      0.86%     83.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67           149     11.68%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             6      0.47%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             6      0.47%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             8      0.63%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.31%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.24%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.08%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.08%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.08%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            7      0.55%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            2      0.16%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.08%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            8      0.63%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.16%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143           10      0.78%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.08%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1276                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    442656250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               835075000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  104645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21150.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39900.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       144.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       279.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    144.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    279.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18028                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34696                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     150417.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 28788480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15297645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                72385320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               96001020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         435779760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            488126910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             27348960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       932972010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       542376000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1179668640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3818744745                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            412.521613                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           8083862000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     49816250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     185132000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4625372750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1412463750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     914260750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2046204500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 32736900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 17392485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                77047740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              114949620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         464667840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            553099500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             27180000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1019304210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       573488160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1079690640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3959606265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            427.738241                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           7949074750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     38824250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     197322000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4220184500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1493476000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1047986750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2235456500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  4809430833500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             4308                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          887.666346                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             117807                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4308                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.346100                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   110.132529                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   777.533817                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.107551                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.759310                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.866862                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          782                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          766                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           271513                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          271513                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         5734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data        65295                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          71029                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3160                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data        53788                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         56948                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data          126                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          132                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         8894                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data       119083                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          127977                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         8900                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data       119209                       # number of overall hits
system.cpu0.dcache.overall_hits::total         128109                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           94                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data         2374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2468                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         2331                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2390                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          410                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          410                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          153                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data         4705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4858                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          153                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data         5115                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5268                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data     33487500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     33487500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data     60698500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     60698500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data     94186000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     94186000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data     94186000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     94186000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         5828                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data        67669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        73497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3219                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data        56119                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        59338                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          536                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          542                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9047                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data       123788                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       132835                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data       124324                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       133377                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016129                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.035083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033580                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018329                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.041537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.040278                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.764925                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.756458                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016912                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.038009                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.036572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.041142                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.039497                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data 14105.939343                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13568.679092                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 26039.682540                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25396.861925                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 20018.278427                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19387.813915                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 18413.685239                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17878.891420                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         3027                       # number of writebacks
system.cpu0.dcache.writebacks::total             3027                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            4                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data         2374                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2374                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         2327                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2327                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          410                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          410                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data         4701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data         5111                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5111                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data           27                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           27                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data           46                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           46                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data           73                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total           73                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data     31113500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     31113500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data     57784000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     57784000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      4008500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4008500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data     88897500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     88897500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data     92906000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     92906000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      4677000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      4677000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      4677000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      4677000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.035083                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032301                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.041465                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039216                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.764925                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.756458                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.037976                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035390                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.041110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038320                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data 13105.939343                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13105.939343                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 24831.972497                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24831.972497                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  9776.829268                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  9776.829268                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data 18910.338226                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18910.338226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data 18177.656036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18177.656036                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 173222.222222                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 173222.222222                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data 64068.493151                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 64068.493151                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          346                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.135630                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          243                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          346                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.702312                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     0.895337                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    14.240293                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.055959                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.890018                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.945977                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1632                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1632                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          242                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          245                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          242                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          245                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          242                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          245                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          380                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          381                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          380                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          381                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          380                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          381                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      4289000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      4289000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      4289000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      4289000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      4289000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      4289000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          622                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          626                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          622                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          626                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.610932                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.608626                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.610932                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.608626                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.610932                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.608626                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 11286.842105                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 11257.217848                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 11286.842105                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 11257.217848                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 11286.842105                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 11257.217848                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           33                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           33                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          380                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          380                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          380                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      3910000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3910000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      3910000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      3910000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      3910000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      3910000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.610932                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.607029                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.610932                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.607029                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.610932                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.607029                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10289.473684                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10289.473684                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10289.473684                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10289.473684                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10289.473684                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10289.473684                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             5122                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             398077                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5122                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            77.719055                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    12.636576                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   499.363424                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.024681                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.975319                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           729146                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          729146                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        28304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst       328586                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         356890                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        28304                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst       328586                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          356890                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        28304                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst       328586                       # number of overall hits
system.cpu0.icache.overall_hits::total         356890                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst         4922                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5122                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          200                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst         4922                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5122                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          200                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst         4922                       # number of overall misses
system.cpu0.icache.overall_misses::total         5122                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst     75817000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75817000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst     75817000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75817000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst     75817000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75817000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        28504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst       333508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       362012                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        28504                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst       333508                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       362012                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        28504                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst       333508                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       362012                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.014758                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014149                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007017                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.014758                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014149                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007017                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.014758                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014149                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 15403.697684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14802.225693                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 15403.697684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14802.225693                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 15403.697684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14802.225693                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         5122                       # number of writebacks
system.cpu0.icache.writebacks::total             5122                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst         4922                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4922                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst         4922                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4922                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst         4922                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         4922                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst     70895000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     70895000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst     70895000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     70895000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst     70895000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     70895000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.014758                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013596                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.014758                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013596                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.014758                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013596                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 14403.697684                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14403.697684                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 14403.697684                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14403.697684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 14403.697684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14403.697684                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          248                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.374633                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           24                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          248                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.096774                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     1.012539                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     9.362093                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.063284                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.585131                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.648415                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          935                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          935                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           34                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           52                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           34                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           52                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           34                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           52                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          243                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          243                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          277                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          243                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          277                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      3036000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      3036000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      3036000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      3036000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      3036000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      3036000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          277                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          329                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          277                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          329                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          277                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          329                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.877256                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.841945                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.877256                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.841945                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.877256                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.841945                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker 12493.827160                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 10960.288809                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker 12493.827160                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 10960.288809                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker 12493.827160                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 10960.288809                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks           26                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total           26                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          243                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          243                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          243                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      2793000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      2793000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      2793000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      2793000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      2793000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      2793000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.877256                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.738602                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.877256                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.738602                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.877256                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.738602                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker 11493.827160                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11493.827160                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker 11493.827160                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 11493.827160                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker 11493.827160                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 11493.827160                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  4809430833500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             4222                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          821.766748                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              89310                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4222                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            21.153482                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   272.697097                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   549.069651                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.266306                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.536201                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.802507                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          771                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          706                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.752930                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           262075                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          262075                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data        69717                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          69717                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data        52923                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         52923                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data          120                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          120                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       122640                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          122640                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       122760                       # number of overall hits
system.cpu1.dcache.overall_hits::total         122760                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data         3000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3000                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         2571                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2571                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data          162                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          162                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data         5571                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5571                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data         5733                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5733                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data     46350000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     46350000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data    124086000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    124086000                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    170436000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    170436000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    170436000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    170436000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data        72717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        72717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data        55494                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        55494                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          282                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          282                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       128211                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       128211                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       128493                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       128493                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.041256                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.041256                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.046329                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.046329                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.574468                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.574468                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.043452                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.043452                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.044617                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044617                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data        15450                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total        15450                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 48263.710618                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48263.710618                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data 30593.430264                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30593.430264                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data 29728.937729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29728.937729                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         2843                       # number of writebacks
system.cpu1.dcache.writebacks::total             2843                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data           12                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data           12                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data         3000                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3000                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         2559                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2559                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data          162                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          162                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data         5559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data         5721                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5721                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           45                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           45                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data           98                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           98                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          143                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          143                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data     43350000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     43350000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data    120425000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    120425000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      3702000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3702000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    163775000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    163775000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    167477000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    167477000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      7583500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      7583500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      7583500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7583500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.041256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.041256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.046113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.574468                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.574468                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.043358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.044524                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044524                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data        14450                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total        14450                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 47059.398202                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47059.398202                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 22851.851852                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 22851.851852                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data 29461.234035                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29461.234035                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data 29274.077958                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29274.077958                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data 168522.222222                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168522.222222                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data 53031.468531                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 53031.468531                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          292                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    14.567651                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          248                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          292                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.849315                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     4.866802                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker     9.700849                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.304175                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.606303                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.910478                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         1351                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         1351                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          200                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          200                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          200                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          200                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          200                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          200                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          317                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          317                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          317                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          317                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          317                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          317                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      3337000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      3337000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      3337000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      3337000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      3337000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      3337000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          517                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          517                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          517                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          517                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.613153                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.613153                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.613153                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.613153                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.613153                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.613153                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker 10526.813880                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 10526.813880                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker 10526.813880                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 10526.813880                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker 10526.813880                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 10526.813880                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           50                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           50                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          317                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          317                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          317                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          317                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          317                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      3020000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3020000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      3020000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      3020000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      3020000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      3020000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.613153                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.613153                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.613153                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.613153                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.613153                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.613153                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  9526.813880                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9526.813880                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  9526.813880                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9526.813880                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  9526.813880                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9526.813880                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             7800                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             388114                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7800                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.758205                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   130.251650                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   381.748350                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.254398                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.745602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           789758                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          789758                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst       383179                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         383179                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst       383179                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          383179                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst       383179                       # number of overall hits
system.cpu1.icache.overall_hits::total         383179                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst         7800                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7800                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst         7800                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7800                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst         7800                       # number of overall misses
system.cpu1.icache.overall_misses::total         7800                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    131290000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    131290000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    131290000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    131290000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    131290000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    131290000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst       390979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       390979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst       390979                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       390979                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst       390979                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       390979                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.019950                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019950                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.019950                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019950                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.019950                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019950                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 16832.051282                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16832.051282                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 16832.051282                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16832.051282                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 16832.051282                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16832.051282                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         7800                       # number of writebacks
system.cpu1.icache.writebacks::total             7800                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst         7800                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         7800                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst         7800                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         7800                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst         7800                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         7800                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    123490000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    123490000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    123490000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    123490000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    123490000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    123490000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.019950                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019950                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.019950                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019950                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.019950                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019950                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 15832.051282                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15832.051282                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 15832.051282                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15832.051282                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 15832.051282                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15832.051282                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements          254                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse     9.976505                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs           99                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          254                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.389764                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     6.506908                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     3.469597                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.406682                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.216850                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.623532                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          945                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          945                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           27                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           27                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           27                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           27                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           27                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           27                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          297                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          297                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          297                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          297                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          297                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          297                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker      2868500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      2868500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker      2868500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      2868500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker      2868500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      2868500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          324                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          324                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          324                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          324                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          324                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          324                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.916667                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.916667                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.916667                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.916667                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.916667                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.916667                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  9658.249158                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  9658.249158                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  9658.249158                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  9658.249158                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  9658.249158                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  9658.249158                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks           34                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           34                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          297                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          297                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          297                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker      2571500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      2571500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker      2571500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      2571500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker      2571500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      2571500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.916667                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.916667                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.916667                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.916667                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.916667                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  8658.249158                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8658.249158                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  8658.249158                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  8658.249158                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  8658.249158                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  8658.249158                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  4809430833500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             2980                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          793.963807                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             324323                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2980                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           108.833221                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   400.245879                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   393.717929                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.390865                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.384490                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.775355                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          774                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           459672                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          459672                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       143237                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         143237                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data        76851                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         76851                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data         2978                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         2978                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data       220088                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          220088                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data       223066                       # number of overall hits
system.cpu2.dcache.overall_hits::total         223066                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data         2598                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2598                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         2004                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2004                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data          165                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          165                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data         4602                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4602                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data         4767                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4767                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data     43020000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     43020000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     76439500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     76439500                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    119459500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    119459500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    119459500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    119459500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data       145835                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       145835                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data        78855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        78855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data         3143                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3143                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data       224690                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       224690                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data       227833                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       227833                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.017815                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017815                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.025414                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025414                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.052498                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.052498                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.020482                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020482                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.020923                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020923                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data 16558.891455                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16558.891455                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data 38143.463074                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38143.463074                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data 25958.170361                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25958.170361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data 25059.681141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25059.681141                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         1682                       # number of writebacks
system.cpu2.dcache.writebacks::total             1682                       # number of writebacks
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus_12.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus_12.data           11                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus_12.data           11                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data         2598                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2598                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         1993                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1993                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data          165                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          165                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data         4591                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4591                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data         4756                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4756                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data           48                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           48                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          110                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          110                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          158                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          158                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data     40422000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     40422000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     72294000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     72294000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data      5284500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      5284500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    112716000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    112716000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    118000500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    118000500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      8127000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      8127000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      8127000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      8127000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.017815                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017815                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.025274                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025274                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.052498                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.052498                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.020433                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.020433                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.020875                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.020875                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data 15558.891455                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15558.891455                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data 36273.958856                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 36273.958856                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data 32027.272727                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 32027.272727                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data 24551.513831                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24551.513831                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data 24810.870479                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24810.870479                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 169312.500000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169312.500000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data 51436.708861                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 51436.708861                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements          360                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    14.388063                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          171                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          360                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     0.475000                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     3.767515                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker    10.620548                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.235470                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.663784                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.899254                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses         1581                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses         1581                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          201                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          201                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          201                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          201                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          201                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          201                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker          393                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          393                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker          393                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          393                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker          393                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          393                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker      4064000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      4064000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker      4064000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      4064000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker      4064000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      4064000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          594                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          594                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          594                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          594                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          594                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          594                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.661616                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.661616                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.661616                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.661616                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.661616                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.661616                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 10340.966921                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10340.966921                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 10340.966921                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10340.966921                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 10340.966921                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10340.966921                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks           19                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           19                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker          393                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker          393                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker          393                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker      3671000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3671000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker      3671000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      3671000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker      3671000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      3671000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.661616                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.661616                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.661616                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.661616                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.661616                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.661616                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9340.966921                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9340.966921                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9340.966921                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9340.966921                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9340.966921                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9340.966921                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             7603                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             849519                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             7603                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           111.734710                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   171.197855                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   340.802145                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.334371                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.665629                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1752289                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1752289                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst       864740                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         864740                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst       864740                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          864740                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst       864740                       # number of overall hits
system.cpu2.icache.overall_hits::total         864740                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst         7603                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7603                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst         7603                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7603                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst         7603                       # number of overall misses
system.cpu2.icache.overall_misses::total         7603                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    157041500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    157041500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    157041500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    157041500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    157041500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    157041500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst       872343                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       872343                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst       872343                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       872343                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst       872343                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       872343                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.008716                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008716                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.008716                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008716                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.008716                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008716                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 20655.201894                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20655.201894                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 20655.201894                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20655.201894                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 20655.201894                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20655.201894                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         7603                       # number of writebacks
system.cpu2.icache.writebacks::total             7603                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst         7603                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         7603                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst         7603                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         7603                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst         7603                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         7603                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    149438500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    149438500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    149438500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    149438500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    149438500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    149438500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.008716                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.008716                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.008716                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.008716                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.008716                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.008716                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 19655.201894                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19655.201894                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 19655.201894                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19655.201894                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 19655.201894                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19655.201894                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          256                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     8.982764                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          256                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.062500                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker     2.885532                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker     6.097232                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.180346                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.381077                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.561423                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses          968                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses          968                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker           31                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total           31                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker           31                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total           31                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker           31                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total           31                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker          302                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          302                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker          302                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          302                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker          302                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          302                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker      3084000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      3084000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker      3084000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      3084000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker      3084000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      3084000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker          333                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total          333                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker          333                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total          333                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker          333                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total          333                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.906907                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.906907                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.906907                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.906907                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.906907                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.906907                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker 10211.920530                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10211.920530                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker 10211.920530                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10211.920530                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker 10211.920530                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10211.920530                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks           14                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total           14                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker          302                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          302                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker          302                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          302                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker          302                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          302                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker      2782000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      2782000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker      2782000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      2782000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker      2782000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      2782000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.906907                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.906907                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.906907                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.906907                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.906907                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.906907                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker  9211.920530                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9211.920530                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker  9211.920530                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  9211.920530                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker  9211.920530                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  9211.920530                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  4809430833500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             1472                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          665.405147                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              19567                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1472                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.292799                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   270.815251                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   394.589897                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.264468                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.385342                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.649810                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          767                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          640                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           147116                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          147116                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data        43391                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          43391                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data        26091                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         26091                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data           63                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           63                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data        69482                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           69482                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data        69545                       # number of overall hits
system.cpu3.dcache.overall_hits::total          69545                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data         1733                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1733                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data          945                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          945                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data          143                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          143                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data         2678                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2678                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data         2821                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2821                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data     29002000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     29002000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     17147499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     17147499                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data     46149499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     46149499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data     46149499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     46149499                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data        45124                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        45124                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data        27036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        27036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data          206                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          206                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data        72160                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        72160                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data        72366                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        72366                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.038405                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038405                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.034953                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.034953                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.694175                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.694175                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.037112                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037112                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.038982                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.038982                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data 16735.141373                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 16735.141373                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data 18145.501587                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 18145.501587                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data 17232.822629                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17232.822629                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data 16359.269408                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16359.269408                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          445                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   148.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          860                       # number of writebacks
system.cpu3.dcache.writebacks::total              860                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus_13.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            5                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data         1729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1729                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data          944                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          944                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data          143                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          143                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data         2673                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2673                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data         2816                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2816                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data          134                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          134                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data           95                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           95                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          229                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          229                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data     27222000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     27222000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     16178499                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     16178499                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data      6536000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      6536000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data     43400499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     43400499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data     49936499                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     49936499                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data     30076500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     30076500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data     30076500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     30076500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.038317                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038317                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.034916                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034916                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.694175                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.694175                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.037043                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.037043                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.038913                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038913                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data 15744.360902                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15744.360902                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data 17138.240466                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17138.240466                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data 45706.293706                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 45706.293706                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data 16236.625140                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16236.625140                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data 17733.131747                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17733.131747                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 224451.492537                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224451.492537                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data 131338.427948                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 131338.427948                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements          116                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    12.156989                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs           88                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          116                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     0.758621                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     2.030676                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    10.126313                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.126917                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.632895                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.759812                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          636                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          636                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          126                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          126                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          126                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          126                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          126                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          126                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker          128                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker          128                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          128                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker          128                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          128                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker      2064500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker      2064500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker      2064500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          254                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          254                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          254                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          254                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          254                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          254                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.503937                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.503937                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.503937                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.503937                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.503937                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.503937                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 16128.906250                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 16128.906250                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 16128.906250                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 16128.906250                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 16128.906250                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 16128.906250                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks           19                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           19                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker          128                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total          128                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker          128                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total          128                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker          128                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total          128                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker      1936500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1936500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker      1936500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      1936500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker      1936500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      1936500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.503937                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.503937                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.503937                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.503937                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.503937                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.503937                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 15128.906250                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15128.906250                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 15128.906250                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 15128.906250                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 15128.906250                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 15128.906250                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             4685                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             246160                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4685                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            52.542156                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   140.618028                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   371.381972                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.274645                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.725355                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           452527                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          452527                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst       219236                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         219236                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst       219236                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          219236                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst       219236                       # number of overall hits
system.cpu3.icache.overall_hits::total         219236                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst         4685                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4685                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst         4685                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4685                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst         4685                       # number of overall misses
system.cpu3.icache.overall_misses::total         4685                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst     69491000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     69491000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst     69491000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     69491000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst     69491000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     69491000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst       223921                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       223921                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst       223921                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       223921                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst       223921                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       223921                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.020923                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.020923                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.020923                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.020923                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.020923                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.020923                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 14832.657417                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14832.657417                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 14832.657417                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14832.657417                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 14832.657417                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14832.657417                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         4685                       # number of writebacks
system.cpu3.icache.writebacks::total             4685                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst         4685                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4685                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst         4685                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4685                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst         4685                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4685                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst     64806000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     64806000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst     64806000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     64806000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst     64806000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     64806000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.020923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.020923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.020923                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.020923                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.020923                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.020923                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 13832.657417                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13832.657417                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 13832.657417                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13832.657417                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 13832.657417                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13832.657417                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements           65                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     6.134806                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            5                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           65                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.076923                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker     2.553858                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     3.580948                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.159616                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.223809                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.383425                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          259                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          259                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker           17                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total           17                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker           17                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total           17                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker           17                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total           17                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker           75                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker           75                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker           75                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total           75                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker       876000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       876000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker       876000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       876000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker       876000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       876000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker           92                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker           92                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           92                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker           92                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           92                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.815217                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.815217                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.815217                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.815217                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.815217                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.815217                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker        11680                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        11680                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker        11680                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        11680                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker        11680                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        11680                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks           19                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total           19                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker           75                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker           75                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker           75                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker       801000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       801000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker       801000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       801000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker       801000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       801000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.815217                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.815217                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.815217                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.815217                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.815217                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.815217                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker        10680                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        10680                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker        10680                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        10680                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker        10680                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        10680                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  4809430833500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements             2154                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          727.091438                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              41205                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             2154                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            19.129526                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   336.220657                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   390.870781                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.328340                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.381710                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.710050                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          784                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          731                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           183551                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          183551                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data        51936                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          51936                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data        34478                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         34478                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data          155                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          155                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data        86414                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           86414                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data        86569                       # number of overall hits
system.cpu4.dcache.overall_hits::total          86569                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data         2128                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2128                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         1385                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1385                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data          137                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          137                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data         3513                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3513                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data         3650                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3650                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data     34519500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     34519500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     30258500                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     30258500                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data     64778000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     64778000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data     64778000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     64778000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data        54064                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        54064                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data        35863                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        35863                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          292                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          292                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data        89927                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        89927                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data        90219                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        90219                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.039361                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.039361                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.038619                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.038619                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.469178                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.469178                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.039065                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.039065                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.040457                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.040457                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data 16221.569549                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 16221.569549                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data 21847.292419                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 21847.292419                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data 18439.510390                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 18439.510390                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data 17747.397260                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 17747.397260                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         1241                       # number of writebacks
system.cpu4.dcache.writebacks::total             1241                       # number of writebacks
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus_14.data            2                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            2                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data         2128                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         2128                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         1383                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         1383                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data          137                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          137                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data         3511                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3511                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data         3648                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3648                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           42                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           42                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data           88                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total           88                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          130                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          130                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data     32391500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     32391500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     28822000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     28822000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data      5952000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      5952000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data     61213500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     61213500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data     67165500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     67165500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      7247000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      7247000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      7247000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      7247000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.039361                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.039361                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.038563                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.038563                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.469178                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.469178                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.039043                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.039043                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.040435                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.040435                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data 15221.569549                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 15221.569549                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data 20840.202458                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 20840.202458                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data 43445.255474                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 43445.255474                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data 17434.776417                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 17434.776417                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data 18411.595395                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 18411.595395                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 172547.619048                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total 172547.619048                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data 55746.153846                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total 55746.153846                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements          181                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    13.393154                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          126                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs          181                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     0.696133                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     4.599327                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker     8.793827                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.287458                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.549614                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.837072                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses          957                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses          957                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          180                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          180                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          180                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          180                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          180                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          180                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker          199                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total          199                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker          199                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total          199                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker          199                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total          199                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker      2250000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total      2250000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker      2250000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total      2250000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker      2250000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total      2250000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          379                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          379                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          379                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          379                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          379                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          379                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.525066                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.525066                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.525066                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.525066                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.525066                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.525066                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker 11306.532663                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total 11306.532663                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker 11306.532663                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total 11306.532663                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker 11306.532663                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total 11306.532663                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           26                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           26                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker          199                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total          199                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker          199                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total          199                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker          199                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total          199                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker      2051000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2051000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker      2051000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total      2051000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker      2051000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total      2051000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.525066                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.525066                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.525066                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.525066                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.525066                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.525066                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker 10306.532663                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10306.532663                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker 10306.532663                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10306.532663                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker 10306.532663                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10306.532663                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements             5873                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             270206                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5873                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            46.008173                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   143.119640                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   368.880360                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.279531                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.720469                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           542183                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          542183                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst       262282                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         262282                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst       262282                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          262282                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst       262282                       # number of overall hits
system.cpu4.icache.overall_hits::total         262282                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst         5873                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         5873                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst         5873                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          5873                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst         5873                       # number of overall misses
system.cpu4.icache.overall_misses::total         5873                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    103990000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    103990000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    103990000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    103990000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    103990000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    103990000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst       268155                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       268155                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst       268155                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       268155                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst       268155                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       268155                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.021902                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.021902                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.021902                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.021902                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.021902                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.021902                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 17706.453261                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 17706.453261                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 17706.453261                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 17706.453261                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 17706.453261                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 17706.453261                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks         5873                       # number of writebacks
system.cpu4.icache.writebacks::total             5873                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst         5873                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         5873                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst         5873                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         5873                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst         5873                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         5873                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst     98117000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     98117000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst     98117000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     98117000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst     98117000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     98117000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.021902                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.021902                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.021902                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.021902                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.021902                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.021902                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 16706.453261                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 16706.453261                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 16706.453261                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 16706.453261                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 16706.453261                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 16706.453261                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements          200                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse     7.487683                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs            2                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs          200                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     0.010000                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker     1.564124                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker     5.923559                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.097758                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.370222                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.467980                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses          763                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses          763                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker           32                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total           32                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker           32                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total           32                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker           32                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total           32                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker          233                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total          233                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker          233                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total          233                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker          233                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total          233                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker      2496000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total      2496000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker      2496000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total      2496000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker      2496000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total      2496000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker          265                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total          265                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker          265                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total          265                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker          265                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total          265                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.879245                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.879245                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.879245                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.879245                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.879245                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.879245                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker 10712.446352                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total 10712.446352                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker 10712.446352                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total 10712.446352                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker 10712.446352                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total 10712.446352                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.writebacks::writebacks           22                       # number of writebacks
system.cpu4.itb_walker_cache.writebacks::total           22                       # number of writebacks
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker          233                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker          233                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker          233                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker      2263000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total      2263000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker      2263000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total      2263000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker      2263000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total      2263000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.879245                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.879245                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.879245                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.879245                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.879245                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.879245                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9712.446352                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9712.446352                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9712.446352                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total  9712.446352                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9712.446352                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total  9712.446352                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  4809430833500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            23062                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          872.279711                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             345729                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            23062                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            14.991284                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   385.602170                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   486.677542                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.376565                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.475271                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.851836                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          520                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           834468                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          834468                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       152136                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         152136                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       227595                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        227595                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data          964                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          964                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       379731                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          379731                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       380695                       # number of overall hits
system.cpu5.dcache.overall_hits::total         380695                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data         5169                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         5169                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data        17965                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        17965                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data         1483                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total         1483                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        23134                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         23134                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        24617                       # number of overall misses
system.cpu5.dcache.overall_misses::total        24617                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data     61644500                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     61644500                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data   1390376000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1390376000                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data   1452020500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1452020500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data   1452020500                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1452020500                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       157305                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       157305                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       245560                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       245560                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data         2447                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         2447                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       402865                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       402865                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       405312                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       405312                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.032860                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.032860                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.073159                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.073159                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.606048                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.606048                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.057424                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.057424                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.060736                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060736                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data 11925.807700                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 11925.807700                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 77393.598664                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77393.598664                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data 62765.647964                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 62765.647964                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data 58984.461957                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 58984.461957                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    16.857143                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks        19683                       # number of writebacks
system.cpu5.dcache.writebacks::total            19683                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus_15.data            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            2                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            2                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data         5168                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5168                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data        17964                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        17964                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data         1481                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total         1481                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        23132                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        23132                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        24613                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        24613                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data          129                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total          129                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data           96                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total           96                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          225                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          225                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data     56376500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     56376500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data   1372375000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   1372375000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data     14439000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total     14439000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data   1428751500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1428751500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data   1443190500                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1443190500                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data     28977000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     28977000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data     28977000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     28977000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.032853                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.032853                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.073155                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.073155                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.605231                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.605231                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.057419                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.057419                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.060726                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.060726                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data 10908.765480                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 10908.765480                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data 76395.847250                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 76395.847250                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data  9749.493585                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total  9749.493585                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data 61765.152170                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 61765.152170                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data 58635.294357                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 58635.294357                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 224627.906977                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224627.906977                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data 128786.666667                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total 128786.666667                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements         2313                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    13.651061                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          348                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs         2313                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     0.150454                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     4.443360                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker     9.207702                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.277710                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.575481                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.853191                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses         8830                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses         8830                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          572                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          572                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          572                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          572                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          572                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          572                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker         2562                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total         2562                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker         2562                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total         2562                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker         2562                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total         2562                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker     26163000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total     26163000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker     26163000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total     26163000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker     26163000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total     26163000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker         3134                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total         3134                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker         3134                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total         3134                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker         3134                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total         3134                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.817486                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.817486                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.817486                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.817486                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.817486                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.817486                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker 10211.943794                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total 10211.943794                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker 10211.943794                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total 10211.943794                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker 10211.943794                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total 10211.943794                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks          146                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total          146                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker         2562                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total         2562                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker         2562                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total         2562                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker         2562                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total         2562                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker     23601000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total     23601000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker     23601000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total     23601000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker     23601000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total     23601000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.817486                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.817486                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.817486                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.817486                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.817486                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.817486                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9211.943794                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9211.943794                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9211.943794                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9211.943794                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9211.943794                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9211.943794                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements             7347                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             531175                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             7347                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            72.298217                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   145.814264                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   366.185736                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.284793                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.715207                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1943893                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1943893                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst       960926                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         960926                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst       960926                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          960926                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst       960926                       # number of overall hits
system.cpu5.icache.overall_hits::total         960926                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst         7347                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         7347                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst         7347                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          7347                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst         7347                       # number of overall misses
system.cpu5.icache.overall_misses::total         7347                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    131573500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    131573500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    131573500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    131573500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    131573500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    131573500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst       968273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       968273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst       968273                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       968273                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst       968273                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       968273                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.007588                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.007588                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.007588                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.007588                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.007588                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.007588                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 17908.466041                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 17908.466041                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 17908.466041                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 17908.466041                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 17908.466041                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 17908.466041                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks         7347                       # number of writebacks
system.cpu5.icache.writebacks::total             7347                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst         7347                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         7347                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst         7347                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         7347                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst         7347                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         7347                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    124226500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    124226500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    124226500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    124226500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    124226500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    124226500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.007588                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.007588                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.007588                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.007588                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.007588                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.007588                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 16908.466041                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 16908.466041                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 16908.466041                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 16908.466041                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 16908.466041                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 16908.466041                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements          209                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     6.474638                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs           11                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs          209                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs     0.052632                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     6.474638                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.404665                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.404665                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses          803                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses          803                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker           28                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total           28                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker           28                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total           28                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker           28                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total           28                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker          249                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker          249                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total          249                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker          249                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total          249                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker      2513000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total      2513000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker      2513000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total      2513000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker      2513000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total      2513000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker          277                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total          277                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker          277                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total          277                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker          277                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total          277                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.898917                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.898917                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.898917                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.898917                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.898917                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.898917                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker 10092.369478                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total 10092.369478                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker 10092.369478                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total 10092.369478                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker 10092.369478                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total 10092.369478                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.writebacks::writebacks            9                       # number of writebacks
system.cpu5.itb_walker_cache.writebacks::total            9                       # number of writebacks
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker          249                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker          249                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker          249                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker      2264000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total      2264000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker      2264000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total      2264000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker      2264000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total      2264000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.898917                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.898917                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.898917                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.898917                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.898917                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.898917                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker  9092.369478                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9092.369478                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker  9092.369478                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total  9092.369478                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker  9092.369478                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total  9092.369478                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  4809430833500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements              913                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          698.591929                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              12150                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              913                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            13.307777                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   378.168324                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   320.423605                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.369305                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.312914                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.682219                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          711                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          701                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.694336                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           101756                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          101756                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data        29690                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          29690                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data        18536                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         18536                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data           47                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           47                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data        48226                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           48226                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data        48273                       # number of overall hits
system.cpu6.dcache.overall_hits::total          48273                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data         1159                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1159                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data          640                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           58                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           58                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data         1799                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1799                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data         1857                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1857                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data     15786500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     15786500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     13480500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     13480500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data     29267000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     29267000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data     29267000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     29267000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data        30849                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        30849                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data        19176                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        19176                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data          105                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          105                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data        50025                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        50025                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data        50130                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        50130                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.037570                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.037570                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.033375                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.033375                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.552381                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.552381                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.035962                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.035962                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.037044                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.037044                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data 13620.793788                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 13620.793788                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data 21063.281250                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 21063.281250                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data 16268.482490                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 16268.482490                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data 15760.366182                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 15760.366182                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks          524                       # number of writebacks
system.cpu6.dcache.writebacks::total              524                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data         1159                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1159                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data          639                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          639                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           58                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           58                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data         1798                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1798                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data         1856                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1856                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data          147                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total          147                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          101                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          101                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          248                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          248                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data     14627500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     14627500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     12797500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     12797500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       456000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       456000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data     27425000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     27425000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data     27881000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     27881000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data     33476000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     33476000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data     33476000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     33476000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.037570                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.037570                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.033323                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.033323                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.552381                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.552381                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.035942                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.035942                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.037024                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.037024                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data 12620.793788                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 12620.793788                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data 20027.386541                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 20027.386541                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data  7862.068966                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total  7862.068966                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data 15253.058954                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 15253.058954                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data 15022.090517                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 15022.090517                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 227727.891156                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227727.891156                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data 134983.870968                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total 134983.870968                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements           98                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    12.904049                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs           99                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs           98                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.010204                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     3.516898                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker     9.387151                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.219806                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.586697                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.806503                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          531                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          531                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          111                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          111                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          111                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          111                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          111                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          111                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker          103                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total          103                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker          103                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total          103                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker          103                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total          103                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker      1120500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total      1120500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker      1120500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total      1120500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker      1120500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total      1120500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          214                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          214                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          214                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          214                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          214                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          214                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.481308                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.481308                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.481308                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker 10878.640777                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total 10878.640777                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker 10878.640777                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total 10878.640777                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker 10878.640777                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total 10878.640777                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           13                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           13                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker          103                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker          103                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker          103                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker      1017500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1017500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker      1017500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total      1017500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker      1017500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total      1017500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.481308                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.481308                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.481308                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9878.640777                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9878.640777                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9878.640777                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9878.640777                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9878.640777                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9878.640777                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             2985                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             161367                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2985                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            54.059296                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   139.042743                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   372.957257                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.271568                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.728432                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          488                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           301759                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          301759                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst       146402                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         146402                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst       146402                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          146402                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst       146402                       # number of overall hits
system.cpu6.icache.overall_hits::total         146402                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst         2985                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2985                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst         2985                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2985                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst         2985                       # number of overall misses
system.cpu6.icache.overall_misses::total         2985                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst     41999000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     41999000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst     41999000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     41999000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst     41999000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     41999000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst       149387                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       149387                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst       149387                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       149387                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst       149387                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       149387                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.019982                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.019982                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.019982                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.019982                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.019982                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.019982                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 14070.016750                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 14070.016750                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 14070.016750                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 14070.016750                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 14070.016750                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 14070.016750                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         2985                       # number of writebacks
system.cpu6.icache.writebacks::total             2985                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst         2985                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         2985                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst         2985                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         2985                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst         2985                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         2985                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst     39014000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     39014000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst     39014000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     39014000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst     39014000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     39014000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.019982                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.019982                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.019982                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.019982                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.019982                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.019982                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 13070.016750                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13070.016750                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 13070.016750                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13070.016750                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 13070.016750                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13070.016750                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements           21                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse    13.584754                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          128                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           21                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     6.095238                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker    11.199820                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     2.384934                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.699989                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.149058                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.849047                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses           81                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses           81                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            6                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            6                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            6                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            6                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            6                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            6                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker           23                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker           23                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker           23                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total           23                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker       230000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total       230000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker       230000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total       230000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker       230000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total       230000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.793103                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.793103                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.793103                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.793103                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.793103                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.793103                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker        10000                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total        10000                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker        10000                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total        10000                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker        10000                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total        10000                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker           23                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker           23                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker           23                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker       207000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total       207000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker       207000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total       207000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.793103                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.793103                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.793103                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.793103                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.793103                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.793103                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker         9000                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         9000                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker         9000                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total         9000                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker         9000                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total         9000                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  4809430833500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements             1293                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          755.580243                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              17967                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1293                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            13.895592                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   424.652502                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   330.927742                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.414700                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.323172                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.737871                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          775                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          603                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.756836                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           112438                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          112438                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data        32983                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          32983                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data        19690                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         19690                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data           37                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           37                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data        52673                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           52673                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data        52710                       # number of overall hits
system.cpu7.dcache.overall_hits::total          52710                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data         1562                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1562                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data          832                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          832                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data          105                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          105                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data         2394                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2394                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data         2499                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2499                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data     22578000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     22578000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     16154000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     16154000                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data     38732000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     38732000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data     38732000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     38732000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data        34545                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        34545                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data        20522                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        20522                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data          142                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          142                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data        55067                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        55067                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data        55209                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        55209                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.045216                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.045216                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.040542                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.040542                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.739437                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.739437                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.043474                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.043474                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.045264                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.045264                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data 14454.545455                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 14454.545455                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data 19415.865385                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 19415.865385                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data 16178.780284                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 16178.780284                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data 15498.999600                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 15498.999600                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          172                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks          706                       # number of writebacks
system.cpu7.dcache.writebacks::total              706                       # number of writebacks
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus_17.data            6                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus_17.data            6                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus_17.data            6                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data         1562                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1562                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data          826                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          826                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data          105                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data         2388                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         2388                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data         2493                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         2493                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data           40                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data           87                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total           87                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          127                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          127                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data     21016000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     21016000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     15008500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15008500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data      6220000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      6220000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data     36024500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     36024500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data     42244500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     42244500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      7054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      7054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      7054000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      7054000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.045216                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.045216                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.040249                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.040249                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.739437                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.739437                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.043365                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.043365                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.045156                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.045156                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data 13454.545455                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 13454.545455                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data 18170.096852                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 18170.096852                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data 59238.095238                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 59238.095238                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data 15085.636516                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 15085.636516                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data 16945.246691                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 16945.246691                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       176350                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total       176350                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data 55543.307087                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total 55543.307087                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements          137                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    13.913950                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs           95                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs          137                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     0.693431                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     3.692813                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    10.221137                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.230801                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.638821                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.869622                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          697                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          697                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          128                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          128                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          128                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          128                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          128                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          128                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker          147                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total          147                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker          147                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total          147                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker          147                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total          147                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker      1709000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total      1709000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker      1709000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total      1709000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker      1709000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total      1709000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          275                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          275                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          275                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          275                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          275                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          275                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.534545                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.534545                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.534545                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.534545                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.534545                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.534545                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 11625.850340                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 11625.850340                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 11625.850340                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 11625.850340                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 11625.850340                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 11625.850340                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           27                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           27                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker          147                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker          147                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker          147                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total          147                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker      1562000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1562000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker      1562000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total      1562000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker      1562000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total      1562000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.534545                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.534545                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.534545                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.534545                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.534545                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.534545                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 10625.850340                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10625.850340                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 10625.850340                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10625.850340                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 10625.850340                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10625.850340                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements             5034                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             172845                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             5034                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            34.335518                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   135.741401                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   376.258599                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.265120                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.734880                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           337256                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          337256                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst       161077                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         161077                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst       161077                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          161077                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst       161077                       # number of overall hits
system.cpu7.icache.overall_hits::total         161077                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst         5034                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         5034                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst         5034                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          5034                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst         5034                       # number of overall misses
system.cpu7.icache.overall_misses::total         5034                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst     79284500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     79284500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst     79284500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     79284500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst     79284500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     79284500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst       166111                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       166111                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst       166111                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       166111                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst       166111                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       166111                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.030305                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.030305                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.030305                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.030305                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.030305                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.030305                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 15749.801351                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 15749.801351                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 15749.801351                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 15749.801351                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 15749.801351                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 15749.801351                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks         5034                       # number of writebacks
system.cpu7.icache.writebacks::total             5034                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst         5034                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         5034                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst         5034                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         5034                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst         5034                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         5034                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst     74250500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     74250500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst     74250500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     74250500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst     74250500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     74250500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.030305                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.030305                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.030305                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.030305                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.030305                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.030305                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 14749.801351                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 14749.801351                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 14749.801351                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 14749.801351                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 14749.801351                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 14749.801351                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements           82                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     4.562002                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs            2                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs           82                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     0.024390                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     3.562002                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.222625                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.285125                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses          325                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses          325                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker           14                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total           14                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker           14                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total           14                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker           14                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total           14                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker           99                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker           99                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total           99                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker           99                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total           99                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker      1125000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total      1125000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker      1125000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total      1125000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker      1125000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total      1125000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker          113                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total          113                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker          113                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total          113                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker          113                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total          113                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.876106                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.876106                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.876106                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.876106                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.876106                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.876106                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker 11363.636364                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total 11363.636364                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker 11363.636364                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total 11363.636364                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker 11363.636364                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total 11363.636364                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.writebacks::writebacks           18                       # number of writebacks
system.cpu7.itb_walker_cache.writebacks::total           18                       # number of writebacks
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker           99                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker           99                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker           99                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker      1026000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total      1026000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker      1026000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total      1026000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker      1026000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total      1026000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.876106                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.876106                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.876106                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.876106                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.876106                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.876106                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker 10363.636364                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10363.636364                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker 10363.636364                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total 10363.636364                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker 10363.636364                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total 10363.636364                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  814                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 814                       # Transaction distribution
system.iobus.trans_dist::WriteReq               30847                       # Transaction distribution
system.iobus.trans_dist::WriteResp              30847                       # Transaction distribution
system.iobus.trans_dist::MessageReq                45                       # Transaction distribution
system.iobus.trans_dist::MessageResp               45                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         1564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio           66                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2494                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        60828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        60828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   63412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          884                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      1934960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      1934960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1936588                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                95000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy              1412500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy                58500                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              701000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy           156891479                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               1.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1855000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30620000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                30414                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30414                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               273726                       # Number of tag accesses
system.iocache.tags.data_accesses              273726                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide          206                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              206                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        30208                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30208                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        30414                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30414                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        30414                       # number of overall misses
system.iocache.overall_misses::total            30414                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     24374964                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     24374964                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   3641912515                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3641912515                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   3666287479                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3666287479                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   3666287479                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3666287479                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide          206                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            206                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        30208                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30208                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        30414                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30414                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        30414                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30414                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118325.067961                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118325.067961                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 120561.192896                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120561.192896                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 120546.047182                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120546.047182                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 120546.047182                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120546.047182                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           30208                       # number of writebacks
system.iocache.writebacks::total                30208                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          206                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          206                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        30208                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30208                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        30414                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30414                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        30414                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30414                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide     14074964                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14074964                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   2129712649                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2129712649                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2143787613                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2143787613                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2143787613                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2143787613                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68325.067961                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68325.067961                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 70501.610467                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70501.610467                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 70486.868317                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70486.868317                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 70486.868317                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70486.868317                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             1383                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1744                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  361                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     16343                       # number of replacements
system.l2.tags.tagsinuse                 31402.996943                       # Cycle average of tags in use
system.l2.tags.total_refs                      511897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.322095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1570.147383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1364.639952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2870.642212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   830.973194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1551.324078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   149.197422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   347.003764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.765902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   518.536368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2935.972788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.918850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1134.672646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  4358.489964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     3.917845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   601.178180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  2550.556206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst  1123.977857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  2934.460427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   325.316086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1317.678517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst    40.364596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   265.962843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst   165.608102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   817.088453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst   264.798762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data   345.330524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.945640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst    25.633761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data   115.332706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst   115.849756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data   192.457037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.itb.walker     0.001536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst    97.587041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data  2185.000018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst     5.961973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data    77.669811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst    53.480997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   137.553744                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.047917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.041646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.087605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.025359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.047343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.010590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.015824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.089599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.034627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.133011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.018347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.077837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.034301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.089553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.009928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.040212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.001232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.008117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.005054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.024936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.008081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.010539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.000782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.003520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.003535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.005873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.002978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.066681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.002370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.001632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.004198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958343                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15847                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10929                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1160101                       # Number of tag accesses
system.l2.tags.data_accesses                  1160101                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        31042                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31042                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        21595                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21595                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data           53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data           78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data          175                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  526                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           30                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         1169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data          483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data         2032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data          103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4953                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst         4826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst         7494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst         6985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst         4617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst         5580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst         6980                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst         2975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst         4910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              44566                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           85                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         1616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker          210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker          167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         2029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker          251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker          189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         1499                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker           59                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data          955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker          148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker          158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         1137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker         1610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker          144                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         3656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data          637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker          115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker           74                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data          803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16228                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          208                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst         4826                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data         2785                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker          210                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker          167                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst         7494                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         2512                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker          251                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker          189                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst         6985                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         1749                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           96                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker           59                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst         4617                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         1256                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker          148                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker          158                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst         5580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         1606                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker         1610                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker          144                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst         6980                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         5688                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           72                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst         2975                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data          740                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker          115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker           74                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst         4910                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data          919                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65747                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          199                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          115                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          281                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          208                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst         4826                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data         2785                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker          210                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker          167                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst         7494                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         2512                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker          251                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker          189                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst         6985                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         1749                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           96                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker           59                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst         4617                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         1256                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker          148                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker          158                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst         5580                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         1606                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker         1610                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker          144                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst         6980                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         5688                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           72                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst         2975                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data          740                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker          115                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker           74                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst         4910                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data          919                       # number of overall hits
system.l2.overall_hits::total                   65747                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 77                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data          447                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data         1232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data          730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data          107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data          222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data        15036                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data          105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data          124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18004                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst           96                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst          306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst          618                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst          293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst          367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1883                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.itb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1068                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst           96                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          537                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst          306                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data         1371                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst          618                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst           68                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          258                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst          293                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          433                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst          367                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data        15174                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data          142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          264                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20955                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst           96                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          537                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst          306                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data         1371                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst          618                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          890                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst           68                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          258                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst          293                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          433                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.itb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst          367                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data        15174                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data          142                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst          124                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          264                       # number of overall misses
system.l2.overall_misses::total                 20955                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       264500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       172000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data       155500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_13.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_14.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data       295000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1485000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data     40020500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data    109171000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data     64164000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data     10296000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data     20190000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data   1320550500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      8993500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data     11021000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1584406500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst      9977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst     28803000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst     60736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      6565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst     27085500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst     36799500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      1337500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst     11871500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    183175000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     11617500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     18631000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     23453000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     19272500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     21007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.itb.walker        83500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     17291500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data      5377000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     14765000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    132111500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst      9977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     51638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst     28803000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data    127802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst     60736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     87617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      6565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     29568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst     27085500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     41197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.itb.walker        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst     36799500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data   1337842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      1337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data     14370500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst     11871500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     25786000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1899693000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst      9977000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     51638000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst     28803000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data    127802000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst     60736000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     87617000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      6565000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     29568500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst     27085500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     41197000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.itb.walker        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst     36799500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data   1337842000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      1337500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data     14370500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst     11871500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     25786000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1899693000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        31042                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31042                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        21595                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21595                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data          186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              603                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         1616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data         1715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data        17068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst         4922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst         7800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst         7603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst         4685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst         5873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst         7347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst         2985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst         5034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          46449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           85                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         1706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker          210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker          167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         2168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker          251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker          189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         1659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           97                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         1106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker          148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker          158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         1348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker         1610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker          145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         3794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker          115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker           74                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data          943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          200                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          116                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          281                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst         4922                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data         3322                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker          210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker          167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst         7800                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         3883                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker          251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker          189                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst         7603                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         2639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           97                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker           59                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst         4685                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         1514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker          148                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker          158                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst         5873                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         2039                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker         1610                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker          145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst         7347                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data        20862                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           72                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst         2985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data          882                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker          115                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker           74                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst         5034                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         1183                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                86702                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          200                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          116                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          281                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst         4922                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data         3322                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker          210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker          167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst         7800                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         3883                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker          251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker          189                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst         7603                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         2639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           97                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker           59                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst         4685                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         1514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker          148                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker          158                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst         5873                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         2039                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker         1610                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker          145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst         7347                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data        20862                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           72                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst         2985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data          882                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker          115                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker           74                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst         5034                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         1183                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               86702                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.158730                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.093023                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.135135                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.300000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.083333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.059140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.228070                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.315789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.127695                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.032258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.276609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.718367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.744898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.262255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.321274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.880947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.504808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.516667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.784249                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.019504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.039231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.081284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.014514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.049889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.049952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.003350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.024632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.040539                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.052755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.064114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.096444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.010309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.136528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.156528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.itb.walker     0.006897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.036373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.054896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.148462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061748                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.008621                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.019504                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.161650                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.039231                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.353078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.081284                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.337249                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.010309                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.014514                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.170410                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.049889                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.212359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.itb.walker     0.006897                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.049952                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.727351                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.003350                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.160998                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.024632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.223161                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.241690                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.008621                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.019504                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.161650                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.039231                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.353078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.081284                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.337249                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.010309                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.014514                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.170410                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.049889                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.212359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.itb.walker     0.006897                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.049952                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.727351                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.003350                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.160998                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.024632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.223161                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.241690                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data        26450                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data        21500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data        15550                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_13.data  9833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_14.data        15000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data 26818.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data        11500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data        25000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19285.714286                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 89531.319911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 88612.824675                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 87895.890411                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 96224.299065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data 90945.945946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 87825.917797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 85652.380952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 88879.032258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88003.027105                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 103927.083333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 94127.450980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst 98278.317152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst 96544.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst 92441.979522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst 100271.117166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst       133750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst 95737.903226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97278.279341                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 129083.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 134035.971223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 146581.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 127632.450331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 99559.241706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.itb.walker        83500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 125300.724638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 145324.324324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 105464.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123699.906367                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 103927.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 96160.148976                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 94127.450980                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 93218.088986                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst 98278.317152                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 98446.067416                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst 96544.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 114606.589147                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst 92441.979522                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 95143.187067                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.itb.walker        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst 100271.117166                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 88166.732569                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst       133750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 101200.704225                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst 95737.903226                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 97674.242424                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90655.833930                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 103927.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 96160.148976                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 94127.450980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 93218.088986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst 98278.317152                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 98446.067416                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst 96544.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 114606.589147                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst 92441.979522                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 95143.187067                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.itb.walker        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst 100271.117166                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 88166.732569                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst       133750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 101200.704225                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst 95737.903226                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 97674.242424                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90655.833930                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10237                       # number of writebacks
system.l2.writebacks::total                     10237                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          177                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           177                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            77                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data          447                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data         1232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data          730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data          107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data          222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data        15036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data          105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data          124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18003                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst           96                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst          618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst           68                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst          367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst          124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1882                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.itb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1068                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst          306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data         1371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst          618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst          293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst          367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data        15174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data         1371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst          618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst          293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst          367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data        15174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20953                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data           27                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           45                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data           48                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data          134                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           42                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data          129                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data          147                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data           40                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          612                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data           46                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data           98                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          110                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data           95                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data           88                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data           96                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          101                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data           87                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          721                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data           73                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          143                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          158                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          229                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          130                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          225                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          248                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          127                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1333                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data       194000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data       152000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data       205000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       174500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data       213500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data       536000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       237000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1791000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data     35550500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data     96851000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data     56864000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      9226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data     17970000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data   1170190500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data      7943500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      9781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1404376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst      9017000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst     25743000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst     54556000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst      5885000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst     24155500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst     33129500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst      1237500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst     10631500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    164355000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     10717500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     17241000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     21853000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     17762500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     18897000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.itb.walker        73500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     15911500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data      5007000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     13365000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    121431500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst      9017000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     46268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst     25743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data    114092000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst     54556000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     78717000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst      5885000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     26988500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst     24155500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     36867000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.itb.walker        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst     33129500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data   1186102000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst      1237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data     12950500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst     10631500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     23146000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1690163000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst      9017000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     46268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst     25743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data    114092000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst     54556000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     78717000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst      5885000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     26988500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst     24155500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     36867000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.itb.walker        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst     33129500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data   1186102000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst      1237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data     12950500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst     10631500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     23146000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1690163000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      4339000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      7020000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      7527000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data     28399500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      6722000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data     27362000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data     31636000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      6553500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    119559000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      4339000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      7020000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      7527000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data     28399500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      6722000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data     27362000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data     31636000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      6553500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    119559000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.158730                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.093023                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.135135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.300000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.083333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.059140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.228070                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.315789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.127695                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.276609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.718367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.744898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.262255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.321274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.880947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.504808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.516667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.784205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.019504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.039231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.081284                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.014514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.049889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.049952                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.003350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.024632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.040518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.052755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.064114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.096444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.010309                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.136528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.156528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.006897                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.036373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.054896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.148462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061748                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.019504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.161650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.039231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.353078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.081284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.337249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.010309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.014514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.170410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.049889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.212359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.006897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.049952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.727351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.003350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.160998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.024632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.223161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.241667                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.019504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.161650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.039231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.353078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.081284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.337249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.010309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.014514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.170410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.049889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.212359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.006897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.049952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.727351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.003350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.160998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.024632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.223161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.241667                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data        19400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data        19000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data 19388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data 19409.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data 41230.769231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23259.740260                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 79531.319911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 78612.824675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 77895.890411                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 86224.299065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 80945.945946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 77825.917797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data 75652.380952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data 78879.032258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78007.915347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 93927.083333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst 84127.450980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 88278.317152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst 86544.117647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst 82441.979522                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst 90271.117166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst       123750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 85737.903226                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87329.968119                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 119083.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 124035.971223                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 136581.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 117632.450331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 89559.241706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker        73500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 115300.724638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 135324.324324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 95464.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113699.906367                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 93927.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 86160.148976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst 84127.450980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 83218.088986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 88278.317152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 88446.067416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst 86544.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 104606.589147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst 82441.979522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 85143.187067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst 90271.117166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 78166.732569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst       123750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 91200.704225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 85737.903226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 87674.242424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80664.487186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 93927.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 86160.148976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst 84127.450980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 83218.088986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 88278.317152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 88446.067416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst 86544.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 104606.589147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst 82441.979522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 85143.187067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst 90271.117166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 78166.732569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst       123750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 91200.704225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 85737.903226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 87674.242424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80664.487186                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 160703.703704                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       156000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 156812.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 211936.567164                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 160047.619048                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 212108.527132                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 215210.884354                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data 163837.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 195357.843137                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data 59438.356164                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data 49090.909091                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data 47639.240506                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data 124015.283843                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data 51707.692308                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data 121608.888889                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data 127564.516129                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data 51602.362205                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 89691.672918                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        101071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        54949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 612                       # Transaction distribution
system.membus.trans_dist::ReadResp               3769                       # Transaction distribution
system.membus.trans_dist::WriteReq                721                       # Transaction distribution
system.membus.trans_dist::WriteResp               720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40445                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5130                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3945                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18137                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17989                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3157                       # Transaction distribution
system.membus.trans_dist::MessageReq               56                       # Transaction distribution
system.membus.trans_dist::MessageResp              56                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30208                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         5200                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        60828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        60828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        61134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        63799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 124739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1933312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1933312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio           52                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1997117                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3930653                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             9403                       # Total snoops (count)
system.membus.snoopTraffic                      13184                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             56836                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.095116                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.293377                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51430     90.49%     90.49% # Request fanout histogram
system.membus.snoop_fanout::1                    5406      9.51%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               56836                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2174500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               24500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               15000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               22500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy               12000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy               19000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy               12999                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               27000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy               12500                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy               23000                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy              18498                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy              22500                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy              18996                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy              30000                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy              17997                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy              22500                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy              15996                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          259238756                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy              50000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6576794                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          112568750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy               1000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy               5000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              3000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          472                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes      1933312                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          472                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               5834                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               3219                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              28510                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    133253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF   9233250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   48268                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              21377                       # Number of instructions committed
system.switch_cpus0.committedOps                41129                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        40478                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1136                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         3120                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               40478                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        79628                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        32809                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        21728                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        14559                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 9048                       # number of memory refs
system.switch_cpus0.num_load_insts               5834                       # Number of load instructions
system.switch_cpus0.num_store_insts              3214                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             48268                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4553                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass           96      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            31975     77.74%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.02%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            5834     14.18%     92.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3214      7.81%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             41129                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556834500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556834500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556834500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556834500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF   9233250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838822000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838822000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838822000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838822000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF   9233250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    169374000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    169374000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    169374000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    169374000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF   9233250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413983500                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413983500                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413983500                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413983500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF   9233250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362272500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362272500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362272500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF   9233250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    145591500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    145591500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    145591500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    145591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF   9233250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean     99898500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value     99898500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value     99898500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     99898500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF   9233250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses            68333                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses            56175                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                125                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 35                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses           333578                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 70                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean    955010000                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 870010971.146413                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value     75475500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   2383990500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON    396305000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED   8595090000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800439440500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles              18466487                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts           255170                       # Number of instructions committed
system.switch_cpus_10.committedOps             518100                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses       494706                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses        12891                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls            11457                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts        39829                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts            494706                       # number of integer instructions
system.switch_cpus_10.num_fp_insts              12891                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      1032969                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes       393085                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads        21701                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         9895                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads       288848                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes       157682                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs             124421                       # number of memory refs
system.switch_cpus_10.num_load_insts            68240                       # Number of load instructions
system.switch_cpus_10.num_store_insts           56181                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    17193453.180785                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    1273033.819215                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.068938                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.931062                       # Percentage of idle cycles
system.switch_cpus_10.Branches                  55400                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        11516      2.22%      2.22% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu         371566     71.71%     73.94% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult           684      0.13%     74.07% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv            588      0.11%     74.18% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         9364      1.81%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead         66494     12.83%     88.82% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite        56160     10.84%     99.66% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead         1729      0.33%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite           21      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total          518122                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses            73097                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses            55553                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 96                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 38                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses           391061                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 82                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 683356333.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 887426860.066331                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value     21807500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   2960094500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON    838252500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED   6150207000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles              18422885                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts           298459                       # Number of instructions committed
system.switch_cpus_11.committedOps             552971                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses       541554                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses          276                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            13167                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts        40146                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts            541554                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                276                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      1114872                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes       434144                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads          463                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes          226                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads       287373                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes       189665                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             128651                       # number of memory refs
system.switch_cpus_11.num_load_insts            73046                       # Number of load instructions
system.switch_cpus_11.num_store_insts           55605                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    16754644.826719                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    1668240.173281                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.090553                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.909447                       # Percentage of idle cycles
system.switch_cpus_11.Branches                  57596                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass         4466      0.81%      0.81% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu         418142     75.61%     76.42% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult           917      0.17%     76.59% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv            687      0.12%     76.71% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd          146      0.03%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     76.74% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead         72973     13.20%     89.93% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite        55593     10.05%     99.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead           55      0.01%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite           12      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total          552991                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses           149098                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses            78902                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                120                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                 33                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses           872427                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                 84                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 810060812.625000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 915459206.790811                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value     73289501                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   2728903000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   1398588999                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED   6480486501                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles              13008694                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts           652568                       # Number of instructions committed
system.switch_cpus_12.committedOps            1427030                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      1384425                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses        16282                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls            16875                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts        86677                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           1384425                       # number of integer instructions
system.switch_cpus_12.num_fp_insts              16282                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads      3089700                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      1404692                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads        27994                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes        14107                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      1111987                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes       496633                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs             228019                       # number of memory refs
system.switch_cpus_12.num_load_insts           149041                       # Number of load instructions
system.switch_cpus_12.num_store_insts           78978                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    11043298.837748                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    1965395.162252                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.151083                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.848917                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 110425                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        22908      1.61%      1.61% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        1065816     74.69%     76.29% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          2796      0.20%     76.49% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          95461      6.69%     83.18% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd        12070      0.85%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     84.02% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead        145002     10.16%     94.18% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite        78978      5.53%     99.72% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead         4023      0.28%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         1427054                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses            45392                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses            27061                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 60                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses           223945                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                 24                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean    830840900                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 798490243.280746                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value     43360500                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   2510899000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON    456562500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED   8308409000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles              16978535                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts           173552                       # Number of instructions committed
system.switch_cpus_13.committedOps             321349                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses       314628                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            9                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls             7960                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts        21624                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts            314628                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  9                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads       650079                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes       258955                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads           13                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            8                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads       160221                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes       115967                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs              72602                       # number of memory refs
system.switch_cpus_13.num_load_insts            45467                       # Number of load instructions
system.switch_cpus_13.num_store_insts           27135                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    16141147.393987                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    837387.606013                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.049320                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.950680                       # Percentage of idle cycles
system.switch_cpus_13.Branches                  32251                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass         2494      0.78%      0.78% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu         245041     76.25%     77.03% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult           628      0.20%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv            600      0.19%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            8      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.41% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead         45446     14.14%     91.56% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite        27135      8.44%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            1      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total          321353                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses            54439                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses            35896                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 81                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                 18                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses           268222                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                 67                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean    574836182                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 490856677.565924                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value     37783500                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   1639309500                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON    544874498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED   6323198002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802562763000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles              15187881                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts           205096                       # Number of instructions committed
system.switch_cpus_14.committedOps             386787                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses       378073                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses          343                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls             9281                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts        27221                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts            378073                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                343                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads       778403                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes       306767                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads          567                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes          275                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads       197300                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes       129770                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs              90358                       # number of memory refs
system.switch_cpus_14.num_load_insts            54400                       # Number of load instructions
system.switch_cpus_14.num_store_insts           35958                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    14293917.587931                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    893963.412069                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.058860                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.941140                       # Percentage of idle cycles
system.switch_cpus_14.Branches                  39787                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass         3245      0.84%      0.84% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu         291577     75.38%     76.22% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult           751      0.19%     76.42% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv            623      0.16%     76.58% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd          262      0.07%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead         54338     14.05%     90.69% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite        35958      9.30%     99.99% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead           40      0.01%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total          386794                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           160058                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           246066                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                303                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                490                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses           968343                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                 70                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions           17                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 476947125.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 447681280.892853                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value     50257002                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   1342627000                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   3003967496                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED   3815577004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802611291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles              18466500                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts           720736                       # Number of instructions committed
system.switch_cpus_15.committedOps            1326754                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      1287303                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses         3637                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            23303                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       105585                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           1287303                       # number of integer instructions
system.switch_cpus_15.num_fp_insts               3637                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      2892457                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes       932813                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads         6273                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes         3090                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads       700152                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes       382735                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             405901                       # number of memory refs
system.switch_cpus_15.num_load_insts           160015                       # Number of load instructions
system.switch_cpus_15.num_store_insts          245886                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    12474029.613842                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    5992470.386158                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.324505                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.675495                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 137009                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        28607      2.16%      2.16% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu         888874     66.98%     69.13% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          1900      0.14%     69.28% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv            259      0.02%     69.30% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd         1594      0.12%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     69.42% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        159140     11.99%     81.41% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       245505     18.50%     99.91% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead          859      0.06%     99.97% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite          381      0.03%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         1327119                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses            31007                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses            19203                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 49                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses           149395                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions           21                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 873008750.300000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 590795048.354892                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    240059503                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   1971771500                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON    320901997                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED   8730087503                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800379846000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles              18466373                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts           115510                       # Number of instructions committed
system.switch_cpus_16.committedOps             219286                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses       214233                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls             5810                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts        14022                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts            214233                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads       441042                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes       175199                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads       103037                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes        73043                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs              50380                       # number of memory refs
system.switch_cpus_16.num_load_insts            31101                       # Number of load instructions
system.switch_cpus_16.num_store_insts           19279                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    17826225.429582                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    640147.570418                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.034666                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.965334                       # Percentage of idle cycles
system.switch_cpus_16.Branches                  21824                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass         1361      0.62%      0.62% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu         166828     76.08%     76.70% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult           375      0.17%     76.87% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv            364      0.17%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead         31081     14.17%     91.21% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite        19279      8.79%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total          219288                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses            34756                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses            20546                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 65                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses           166140                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                 29                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions           19                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 883293444.888889                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 1110842104.545011                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value     68612500                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3579203000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON    356746496                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED   7949641004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles              18466500                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts           128404                       # Number of instructions committed
system.switch_cpus_17.committedOps             243737                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses       237548                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses           28                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls             6070                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts        16823                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts            237548                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                 28                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads       484958                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes       194409                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads           40                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes           20                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads       121605                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes        80611                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs              55330                       # number of memory refs
system.switch_cpus_17.num_load_insts            34719                       # Number of load instructions
system.switch_cpus_17.num_store_insts           20611                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    17754843.558719                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    711656.441281                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.038538                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.961462                       # Percentage of idle cycles
system.switch_cpus_17.Branches                  24997                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass         1667      0.68%      0.68% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu         185947     76.29%     76.97% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult           361      0.15%     77.12% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv            434      0.18%     77.30% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd           18      0.01%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead         34693     14.23%     91.54% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite        20611      8.46%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            8      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total          243739                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       195432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        69836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        71908                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1909                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          233                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 4809430835500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                612                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             75488                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               721                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41277                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        46449                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20645                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4456                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            24238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           24238                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         46449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28464                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5200                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        15366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        13281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        23400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        22809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        10816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        14055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        17619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         8239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        22041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        69258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         6485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         8955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         4209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side           58                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        15102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         5268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                285736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       655616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       416252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        17152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        20096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       998400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       431618                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        12864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        16640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       973184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       280011                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        12992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        17280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       599680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       153499                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       751744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       212155                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side        11136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       940416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      2596061                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side         9856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side       112384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       382080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        90685                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         5440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       644352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       121540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side         5888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         9088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10523005                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38108                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1447552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           126483                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.468838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.854590                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  74963     59.27%     59.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21819     17.25%     76.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5627      4.45%     80.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4022      3.18%     84.15% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3234      2.56%     86.70% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3340      2.64%     89.34% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   3951      3.12%     92.47% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   6872      5.43%     97.90% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     68      0.05%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     53      0.04%     98.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   104      0.08%     98.08% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   261      0.21%     98.29% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   283      0.22%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   302      0.24%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   447      0.35%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   122      0.10%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    85      0.07%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::17                    61      0.05%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::18                   133      0.11%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::19                   655      0.52%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::20                    81      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             20                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126483                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          175553998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           341955                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7385994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7236999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            364500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            568500                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          11702994                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           8044997                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            445500                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            475500                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          11409490                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           6489496                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           453000                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           589500                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          7028498                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3973999                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy           112500                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           192000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          8809500                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          5023998                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy           349500                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           298500                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         11021498                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         36335983                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy           373999                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          3843000                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4479496                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2623495                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            34500                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           154500                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          7553994                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3351997                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy           148500                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy           220500                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.666985                       # Number of seconds simulated
sim_ticks                                1666985026000                       # Number of ticks simulated
final_tick                               6476415861500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1342050                       # Simulator instruction rate (inst/s)
host_op_rate                                  3052242                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1482974782                       # Simulator tick rate (ticks/s)
host_mem_usage                                2459984                       # Number of bytes of host memory used
host_seconds                                  1124.08                       # Real time elapsed on the host
sim_insts                                  1508573581                       # Number of instructions simulated
sim_ops                                    3430969558                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::pc.south_bridge.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst        11584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        29888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        15488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        15744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data       724160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data        15744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        49856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             931328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst        11584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1148096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1148096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::pc.south_bridge.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst          181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst          200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data        11315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data          246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17939                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17939                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::pc.south_bridge.ide         2419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst         6949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data        17929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.dtb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst          384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data        14704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst          998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data        11633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst          115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data         9291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst          691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data         9445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.dtb.walker           77                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.itb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst         7679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data       434413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst          921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data         9445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.dtb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst         1574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        29908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                558690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst         6949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst          384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst          998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst          115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst          691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst         7679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst          921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst         1574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          688726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               688726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          688726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pc.south_bridge.ide         2419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst         6949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data        17929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.dtb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst          384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data        14704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst          998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data        11633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst          115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data         9291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst          691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data         9445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.dtb.walker           77                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.itb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst         7679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data       434413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst          921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data         9445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.dtb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst         1574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        29908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1247416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14552                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17939                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17939                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 931264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1149120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  931328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1148096                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              805                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1381379717500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17939                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.198788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.134994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.806115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4331     52.50%     52.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1604     19.44%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          575      6.97%     78.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          297      3.60%     82.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          219      2.65%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          148      1.79%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          116      1.41%     88.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          103      1.25%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          857     10.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8250                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.740404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.922038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             330     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              23      2.32%     35.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             71      7.17%     42.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            61      6.16%     48.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           172     17.37%     66.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           112     11.31%     77.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            94      9.49%     87.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            39      3.94%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            30      3.03%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      1.52%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            12      1.21%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             9      0.91%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      0.61%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             7      0.71%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.20%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           990                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.136364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.563930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.088676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           683     68.99%     68.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           171     17.27%     86.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            36      3.64%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            21      2.12%     92.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            32      3.23%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            16      1.62%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             7      0.71%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             9      0.91%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.10%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.10%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.10%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.10%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.20%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.20%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             2      0.20%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.10%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-125            1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           990                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    603317290                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               876148540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   72755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     41462.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60212.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13150                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   42515764.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29866620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15878280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                56634480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               52132140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         749860800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            455202570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             50320800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1458314790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1041913920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     398574406800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           402484531200                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.444599                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1380266451500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     95178000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     319252000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1659944327250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2713301250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     714943000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3198024500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 29016960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 15430470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                47259660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               41592960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         717899520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            452175300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             54566880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1329945660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1027885440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     398642497680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           402358278660                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.368862                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1212296906492                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    109205250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     305654000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1660257942250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2676774250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     718962258                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2916487992                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            15307                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          795.265989                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             959028                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16216                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.140849                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    13.245678                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   782.020310                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.012935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.763692                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.776627                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          909                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          897                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.887695                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2027541                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2027541                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       610832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         610832                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       366491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        366491                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data       977323                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          977323                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data       977323                       # number of overall hits
system.cpu0.dcache.overall_hits::total         977323                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        20054                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20054                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         5887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5887                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data            5                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        25941                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25941                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        25946                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25946                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    234153000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    234153000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data     90464000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     90464000                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    324617000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    324617000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    324617000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    324617000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       630886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       630886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       372378                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       372378                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1003264                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1003264                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1003269                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1003269                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.031787                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031787                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.015809                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015809                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.025857                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025857                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.025861                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025861                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data 11676.124464                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11676.124464                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 15366.740275                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15366.740275                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 12513.665626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12513.665626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 12511.254143                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12511.254143                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         5452                       # number of writebacks
system.cpu0.dcache.writebacks::total             5452                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            3                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            3                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        20054                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        20054                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         5884                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5884                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data            5                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        25938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        25938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        25943                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        25943                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data            7                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total            7                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          436                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          436                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          443                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          443                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    214099000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    214099000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data     84444000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     84444000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data       455000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       455000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    298543000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    298543000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    298998000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    298998000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      1288500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1288500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      1288500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1288500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.031787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.015801                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015801                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.025854                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025854                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.025858                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025858                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data 10676.124464                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10676.124464                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 14351.461591                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14351.461591                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data        91000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        91000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data 11509.869689                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11509.869689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data 11525.189839                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11525.189839                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 184071.428571                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 184071.428571                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  2908.577878                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  2908.577878                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements           16                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.279285                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs           64                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs           32                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs            2                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    15.279285                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.954955                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.954955                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses           94                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses           94                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker           21                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total           21                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker           21                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total           21                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker           21                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total           21                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker           17                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker           17                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total           17                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker           17                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total           17                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker       202000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total       202000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker       202000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total       202000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker       202000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total       202000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker           38                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total           38                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker           38                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total           38                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker           38                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total           38                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.447368                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.447368                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.447368                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.447368                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.447368                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.447368                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 11882.352941                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 11882.352941                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 11882.352941                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 11882.352941                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 11882.352941                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 11882.352941                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker           17                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker           17                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker           17                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker       184000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total       184000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker       184000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total       184000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker       184000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total       184000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.447368                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.447368                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.447368                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.447368                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.447368                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.447368                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10823.529412                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10823.529412                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10823.529412                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10823.529412                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10823.529412                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10823.529412                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            15015                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2762241                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15527                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           177.899208                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5513717                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5513717                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      2734336                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2734336                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      2734336                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2734336                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      2734336                       # number of overall hits
system.cpu0.icache.overall_hits::total        2734336                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        15015                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        15015                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        15015                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         15015                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        15015                       # number of overall misses
system.cpu0.icache.overall_misses::total        15015                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    225163000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    225163000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    225163000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    225163000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    225163000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    225163000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      2749351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2749351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      2749351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2749351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      2749351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2749351                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.005461                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005461                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.005461                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005461                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.005461                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005461                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 14995.870796                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14995.870796                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 14995.870796                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14995.870796                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 14995.870796                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14995.870796                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        15015                       # number of writebacks
system.cpu0.icache.writebacks::total            15015                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        15015                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15015                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        15015                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15015                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        15015                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15015                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    210148000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    210148000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    210148000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    210148000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    210148000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    210148000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.005461                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005461                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.005461                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005461                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.005461                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005461                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 13995.870796                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13995.870796                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 13995.870796                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13995.870796                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 13995.870796                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13995.870796                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse     8.001205                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           17                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            8                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     2.125000                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     8.001205                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.500075                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.500075                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            13134                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          847.384517                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             777407                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            14065                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            55.272449                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data    57.458200                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   789.926317                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.056112                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.771412                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.827524                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          931                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          921                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.909180                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1651635                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1651635                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       496814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         496814                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       296404                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        296404                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       793218                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          793218                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       793219                       # number of overall hits
system.cpu1.dcache.overall_hits::total         793219                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        19315                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19315                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         3203                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3203                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data           10                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        22518                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22518                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        22528                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22528                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    207187500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    207187500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     38194500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     38194500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    245382000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    245382000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    245382000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    245382000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       516129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       516129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       299607                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       299607                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data           11                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           11                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       815736                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       815736                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       815747                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       815747                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.037423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037423                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.010691                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010691                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.909091                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.909091                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.027605                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027605                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.027616                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.027616                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data 10726.766762                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10726.766762                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 11924.601936                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11924.601936                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data 10897.148948                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10897.148948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data 10892.311790                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10892.311790                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         4436                       # number of writebacks
system.cpu1.dcache.writebacks::total             4436                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        19315                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        19315                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         3203                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3203                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data           10                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        22518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        22528                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        22528                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          421                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          425                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          425                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    187872500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    187872500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     34991500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     34991500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data       280000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       280000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    222864000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    222864000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    223144000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    223144000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.037423                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037423                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.010691                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.010691                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.909091                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.027605                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027605                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.027616                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027616                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data  9726.766762                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9726.766762                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 10924.601936                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10924.601936                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data        28000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        28000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data  9897.148948                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9897.148948                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data  9905.184659                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9905.184659                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  1601.176471                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  1601.176471                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            7                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.282614                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs           73                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs           23                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     3.173913                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker            1                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    14.282614                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.892663                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.955163                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses           78                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses           78                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker           24                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total           24                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker           24                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total           24                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker           24                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total           24                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker           10                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker           10                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker           10                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total           10                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker       711000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total       711000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker       711000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total       711000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker       711000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total       711000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker           34                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total           34                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker           34                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total           34                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker           34                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total           34                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.294118                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.294118                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.294118                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.294118                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.294118                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.294118                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker        71100                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total        71100                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker        71100                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total        71100                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker        71100                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total        71100                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total            2                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker           10                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker           10                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker       701000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total       701000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker       701000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total       701000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker       701000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total       701000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.294118                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.294118                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.294118                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.294118                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.294118                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.294118                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker        70100                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        70100                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker        70100                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total        70100                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker        70100                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total        70100                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             9073                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2259948                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9585                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           235.779656                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst            1                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst          511                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.001953                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.998047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4482135                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4482135                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2227458                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2227458                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2227458                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2227458                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2227458                       # number of overall hits
system.cpu1.icache.overall_hits::total        2227458                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst         9073                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9073                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst         9073                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9073                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst         9073                       # number of overall misses
system.cpu1.icache.overall_misses::total         9073                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    127492000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    127492000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    127492000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    127492000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    127492000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    127492000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2236531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2236531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2236531                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2236531                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2236531                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2236531                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.004057                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004057                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.004057                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004057                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.004057                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004057                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 14051.802050                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14051.802050                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 14051.802050                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14051.802050                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 14051.802050                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14051.802050                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         9073                       # number of writebacks
system.cpu1.icache.writebacks::total             9073                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst         9073                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9073                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst         9073                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9073                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst         9073                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9073                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    118419000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    118419000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    118419000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    118419000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    118419000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    118419000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.004057                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004057                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.004057                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004057                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 13051.802050                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13051.802050                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 13051.802050                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13051.802050                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 13051.802050                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13051.802050                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            6                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            5                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.833333                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker            3                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker            3                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.375000                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            15244                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          865.900111                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1057278                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            16157                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            65.437767                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    41.959930                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   823.940180                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.040976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.804629                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.845606                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          913                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          906                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.891602                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1796285                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1796285                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       539041                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         539041                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data       322234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        322234                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data       861275                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          861275                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data       861276                       # number of overall hits
system.cpu2.dcache.overall_hits::total         861276                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data        21919                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21919                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         3507                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3507                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data           14                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data        25426                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         25426                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data        25440                       # number of overall misses
system.cpu2.dcache.overall_misses::total        25440                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data    219207500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    219207500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     33253500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     33253500                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    252461000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    252461000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    252461000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    252461000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data       560960                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       560960                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data       325741                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       325741                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data           15                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           15                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data       886701                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       886701                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data       886716                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       886716                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.039074                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.039074                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.010766                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.010766                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.933333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.933333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.028675                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028675                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.028690                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028690                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data 10000.798394                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10000.798394                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data  9482.035928                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9482.035928                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data  9929.245654                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9929.245654                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data  9923.781447                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9923.781447                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5095                       # number of writebacks
system.cpu2.dcache.writebacks::total             5095                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data        21919                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        21919                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         3507                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         3507                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data           14                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data        25426                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        25426                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data        25440                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        25440                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data            4                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          421                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          425                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          425                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data    197288500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    197288500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     29746500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     29746500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data        51500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        51500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    227035000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    227035000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    227086500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    227086500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data       683000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       683000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data       683000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       683000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.039074                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039074                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.010766                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.010766                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.933333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.028675                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028675                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.028690                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028690                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data  9000.798394                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  9000.798394                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data  8482.035928                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8482.035928                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data  3678.571429                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  3678.571429                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data  8929.245654                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  8929.245654                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data  8926.356132                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8926.356132                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data       170750                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170750                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  1607.058824                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  1607.058824                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements           16                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse           15                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs           74                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs           31                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     2.387097                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker           15                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.937500                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          136                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          136                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker           44                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total           44                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker           44                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total           44                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker           44                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total           44                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker           16                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker           16                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           16                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker           16                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           16                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker       194500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total       194500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker       194500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total       194500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker       194500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total       194500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker           60                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total           60                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker           60                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total           60                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker           60                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total           60                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.266667                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.266667                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.266667                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.266667                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.266667                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.266667                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 12156.250000                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 12156.250000                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 12156.250000                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 12156.250000                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 12156.250000                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 12156.250000                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker           16                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker           16                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker           16                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker       178500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       178500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker       178500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       178500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker       178500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       178500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.266667                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.266667                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.266667                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.266667                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.266667                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker 11156.250000                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11156.250000                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker 11156.250000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11156.250000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker 11156.250000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11156.250000                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             9973                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2504795                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            10485                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           238.893181                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst     3.707925                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   508.292075                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.007242                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.992758                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4923009                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4923009                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst      2446545                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2446545                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst      2446545                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2446545                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst      2446545                       # number of overall hits
system.cpu2.icache.overall_hits::total        2446545                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst         9973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         9973                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst         9973                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          9973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst         9973                       # number of overall misses
system.cpu2.icache.overall_misses::total         9973                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    141760500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    141760500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    141760500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    141760500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    141760500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    141760500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst      2456518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2456518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst      2456518                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2456518                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst      2456518                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2456518                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.004060                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004060                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.004060                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004060                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.004060                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004060                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 14214.428958                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14214.428958                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 14214.428958                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14214.428958                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 14214.428958                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14214.428958                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         9973                       # number of writebacks
system.cpu2.icache.writebacks::total             9973                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst         9973                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9973                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst         9973                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9973                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst         9973                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9973                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    131787500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    131787500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    131787500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    131787500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    131787500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    131787500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.004060                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004060                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.004060                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004060                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 13214.428958                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13214.428958                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 13214.428958                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13214.428958                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 13214.428958                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13214.428958                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    10.001205                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            5                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           10                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.500000                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker            2                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker     8.001205                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.500075                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.625075                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            15477                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          800.529983                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             831353                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            16370                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            50.785156                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data    83.355178                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   717.174804                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.081402                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.700366                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.781768                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          868                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1794957                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1794957                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       538773                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         538773                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       321460                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        321460                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data            4                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       860233                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          860233                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       860237                       # number of overall hits
system.cpu3.dcache.overall_hits::total         860237                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        22185                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22185                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         3473                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3473                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data           27                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        25658                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         25658                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        25685                       # number of overall misses
system.cpu3.dcache.overall_misses::total        25685                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    220394500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    220394500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     33142500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     33142500                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    253537000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    253537000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    253537000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    253537000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       560958                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       560958                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       324933                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       324933                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       885891                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       885891                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       885922                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       885922                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.039548                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.039548                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.010688                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010688                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.870968                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.870968                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.028963                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028963                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.028992                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028992                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data  9934.392608                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9934.392608                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data  9542.902390                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9542.902390                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data  9881.401512                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  9881.401512                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data  9871.014211                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9871.014211                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         4890                       # number of writebacks
system.cpu3.dcache.writebacks::total             4890                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        22185                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        22185                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         3473                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3473                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data           27                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        25658                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        25658                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        25685                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        25685                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          421                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          425                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          425                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    198209500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    198209500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     29669500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     29669500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data       190000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       190000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    227879000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    227879000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    228069000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    228069000                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data       679000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       679000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data       679000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       679000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.039548                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.039548                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.010688                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.010688                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.870968                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.870968                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.028963                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028963                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.028992                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.028992                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  8934.392608                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  8934.392608                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data  8542.902390                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8542.902390                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data  7037.037037                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  7037.037037                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  8881.401512                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  8881.401512                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  8879.462721                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8879.462721                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       169750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  1597.647059                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1597.647059                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            4                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse           11                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          115                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           15                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     7.666667                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker            1                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker           10                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.625000                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.687500                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses           28                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses           28                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker            8                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total            8                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker            8                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total            8                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker            8                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total            8                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker            4                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker            4                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker            4                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total            4                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker        26000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker        26000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker        26000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker           12                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total           12                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker           12                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total           12                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker           12                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total           12                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.333333                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.333333                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.333333                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.333333                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.333333                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.333333                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker         6500                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total         6500                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker         6500                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total         6500                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker         6500                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total         6500                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker            4                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker            4                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker        22000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total        22000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker        22000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total        22000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.333333                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.333333                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker         5500                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total         5500                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker         5500                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total         5500                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker         5500                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total         5500                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             9598                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2465638                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10110                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           243.881108                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst            4                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst          508                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.992188                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4916054                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4916054                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2443630                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2443630                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2443630                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2443630                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2443630                       # number of overall hits
system.cpu3.icache.overall_hits::total        2443630                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst         9598                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         9598                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst         9598                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          9598                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst         9598                       # number of overall misses
system.cpu3.icache.overall_misses::total         9598                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    135085000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    135085000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    135085000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    135085000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    135085000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    135085000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2453228                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2453228                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2453228                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2453228                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2453228                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2453228                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.003912                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003912                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.003912                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003912                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.003912                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003912                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 14074.286310                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14074.286310                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 14074.286310                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14074.286310                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 14074.286310                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14074.286310                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         9598                       # number of writebacks
system.cpu3.icache.writebacks::total             9598                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst         9598                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9598                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst         9598                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9598                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst         9598                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9598                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    125487000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    125487000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    125487000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    125487000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    125487000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    125487000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.003912                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003912                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.003912                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003912                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.003912                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003912                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 13074.286310                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13074.286310                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 13074.286310                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13074.286310                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 13074.286310                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13074.286310                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            6                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           20                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     3.333333                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker            2                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker            4                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.250000                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.375000                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            14796                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          820.058514                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             833524                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            15711                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            53.053529                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data    93.094941                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   726.963572                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.090913                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.709925                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.800838                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          915                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          895                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.893555                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1791049                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1791049                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data       537950                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         537950                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data       321285                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        321285                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data            3                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data       859235                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          859235                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data       859238                       # number of overall hits
system.cpu4.dcache.overall_hits::total         859238                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        21553                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        21553                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         3470                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3470                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           28                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        25023                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         25023                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        25051                       # number of overall misses
system.cpu4.dcache.overall_misses::total        25051                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    214978500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    214978500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     40451500                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     40451500                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    255430000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    255430000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    255430000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    255430000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data       559503                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       559503                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data       324755                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       324755                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data       884258                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       884258                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data       884289                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       884289                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.038522                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038522                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.010685                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.010685                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.903226                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.903226                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.028298                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028298                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.028329                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028329                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data  9974.411915                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  9974.411915                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data 11657.492795                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 11657.492795                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data 10207.808816                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 10207.808816                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data 10196.399345                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 10196.399345                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         4862                       # number of writebacks
system.cpu4.dcache.writebacks::total             4862                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        21553                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        21553                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         3470                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         3470                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           28                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        25023                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        25023                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        25051                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        25051                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data            4                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          421                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          425                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          425                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    193425500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    193425500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     36981500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     36981500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data       102500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       102500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    230407000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    230407000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    230509500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    230509500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data       676000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       676000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data       676000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       676000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.038522                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038522                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.010685                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.010685                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.903226                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.028298                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028298                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.028329                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028329                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data  8974.411915                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  8974.411915                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data 10657.492795                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 10657.492795                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data  3660.714286                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total  3660.714286                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data  9207.808816                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  9207.808816                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data  9201.608718                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  9201.608718                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       169000                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169000                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  1590.588235                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total  1590.588235                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements            5                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse           14                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs           77                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs           19                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     4.052632                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker            2                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker           12                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.750000                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.875000                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses           45                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses           45                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker           15                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total           15                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker           15                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total           15                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker           15                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total           15                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker            5                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker            5                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker            5                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total            5                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker        40000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total        40000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker        40000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total        40000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker        40000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total        40000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker           20                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total           20                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker           20                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total           20                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker           20                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total           20                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.250000                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.250000                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.250000                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker         8000                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total         8000                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker         8000                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total         8000                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker         8000                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total         8000                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker            5                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker            5                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker        35000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total        35000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker        35000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total        35000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker        35000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total        35000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.250000                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker         7000                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total         7000                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker         7000                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total         7000                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker         7000                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total         7000                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements             9625                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2466184                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            10137                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           243.285390                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst            2                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst          510                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.003906                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.996094                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          4909901                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         4909901                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst      2440513                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2440513                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst      2440513                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2440513                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst      2440513                       # number of overall hits
system.cpu4.icache.overall_hits::total        2440513                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst         9625                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         9625                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst         9625                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          9625                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst         9625                       # number of overall misses
system.cpu4.icache.overall_misses::total         9625                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    137097500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    137097500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    137097500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    137097500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    137097500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    137097500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst      2450138                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2450138                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst      2450138                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2450138                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst      2450138                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2450138                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.003928                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.003928                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.003928                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.003928                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.003928                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.003928                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 14243.896104                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14243.896104                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 14243.896104                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14243.896104                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 14243.896104                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14243.896104                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks         9625                       # number of writebacks
system.cpu4.icache.writebacks::total             9625                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst         9625                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         9625                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst         9625                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         9625                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst         9625                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         9625                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    127472500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    127472500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    127472500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    127472500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    127472500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    127472500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.003928                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.003928                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.003928                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.003928                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.003928                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.003928                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 13243.896104                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13243.896104                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 13243.896104                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13243.896104                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 13243.896104                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13243.896104                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse    12.001205                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           22                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           12                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     1.833333                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            1                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker    11.001205                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.687575                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.750075                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            14595                       # number of replacements
system.cpu5.dcache.tags.tagsinuse         1002.096027                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          333312387                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            15589                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs         21381.255180                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data     0.000963                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data  1002.095064                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.000001                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.978608                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.978609                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          994                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          990                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        666650174                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       666650174                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data    333064607                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      333064607                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       230679                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        230679                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data          213                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          213                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data    333295286                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       333295286                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data    333295499                       # number of overall hits
system.cpu5.dcache.overall_hits::total      333295499                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        12114                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        12114                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         8167                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         8167                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           76                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           76                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        20281                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20281                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        20357                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20357                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    591314000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    591314000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data    540468500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    540468500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data   1131782500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1131782500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data   1131782500                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1131782500                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data    333076721                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    333076721                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       238846                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       238846                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          289                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          289                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data    333315567                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    333315567                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data    333315856                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    333315856                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.000036                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.034194                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.034194                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.262976                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.262976                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.000061                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.000061                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data 48812.448407                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 48812.448407                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 66177.115220                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 66177.115220                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data 55805.063853                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 55805.063853                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data 55596.723486                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 55596.723486                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         8292                       # number of writebacks
system.cpu5.dcache.writebacks::total             8292                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus_15.data            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            6                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            6                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        12113                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        12113                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         8162                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         8162                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           76                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           76                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        20275                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        20275                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        20351                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        20351                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           25                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           25                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          488                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          488                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          513                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          513                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    579178500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    579178500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data    531687500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    531687500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      5727000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      5727000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data   1110866000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1110866000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data   1116593000                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1116593000                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      4202500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      4202500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      4202500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      4202500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.034173                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.034173                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.262976                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.262976                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.000061                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.000061                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data 47814.620655                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 47814.620655                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data 65141.815731                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65141.815731                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 75355.263158                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 75355.263158                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data 54789.938348                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 54789.938348                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data 54866.738735                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 54866.738735                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       168100                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total       168100                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  8192.007797                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total  8192.007797                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements          220                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    15.999991                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          600                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs          236                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     2.542373                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker    15.999991                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.999999                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses         2198                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses         2198                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          640                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          640                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          640                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          640                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          640                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          640                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker          306                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total          306                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker          306                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total          306                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker          306                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total          306                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker      3268500                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total      3268500                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker      3268500                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total      3268500                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker      3268500                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total      3268500                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          946                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          946                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          946                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          946                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          946                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          946                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.323467                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.323467                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.323467                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.323467                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.323467                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.323467                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker 10681.372549                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total 10681.372549                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker 10681.372549                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total 10681.372549                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker 10681.372549                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total 10681.372549                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           25                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           25                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker          306                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total          306                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker          306                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total          306                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker          306                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total          306                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker      2962500                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2962500                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker      2962500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total      2962500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker      2962500                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total      2962500                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.323467                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.323467                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.323467                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.323467                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.323467                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.323467                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9681.372549                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9681.372549                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9681.372549                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9681.372549                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9681.372549                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9681.372549                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements             7572                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         1332819706                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             8084                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         164871.314448                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst     1.000015                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   510.999985                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.001953                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.998047                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       2664759362                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      2664759362                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst   1332368323                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     1332368323                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst   1332368323                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      1332368323                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst   1332368323                       # number of overall hits
system.cpu5.icache.overall_hits::total     1332368323                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst         7572                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         7572                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst         7572                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          7572                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst         7572                       # number of overall misses
system.cpu5.icache.overall_misses::total         7572                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    118148500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    118148500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    118148500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    118148500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    118148500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    118148500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst   1332375895                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   1332375895                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst   1332375895                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   1332375895                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst   1332375895                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   1332375895                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.000006                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.000006                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 15603.341257                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 15603.341257                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 15603.341257                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 15603.341257                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 15603.341257                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 15603.341257                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks         7572                       # number of writebacks
system.cpu5.icache.writebacks::total             7572                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst         7572                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         7572                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst         7572                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         7572                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst         7572                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         7572                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    110576500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    110576500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    110576500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    110576500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    110576500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    110576500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 14603.341257                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14603.341257                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 14603.341257                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14603.341257                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 14603.341257                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14603.341257                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements           23                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse    15.999999                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            3                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs           39                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs     0.076923                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker    15.999999                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     1.000000                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses           82                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses           82                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            2                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            2                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            2                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            2                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            2                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            2                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker           26                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker           26                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total           26                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker           26                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total           26                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker       421500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total       421500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker       421500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total       421500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker       421500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total       421500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           28                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           28                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           28                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           28                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           28                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           28                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.928571                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.928571                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.928571                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.928571                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.928571                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.928571                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker 16211.538462                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total 16211.538462                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker 16211.538462                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total 16211.538462                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker 16211.538462                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total 16211.538462                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.writebacks::writebacks            4                       # number of writebacks
system.cpu5.itb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker           26                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker           26                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker           26                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker       395500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total       395500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker       395500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total       395500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker       395500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total       395500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.928571                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.928571                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.928571                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.928571                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.928571                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker 15211.538462                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15211.538462                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker 15211.538462                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total 15211.538462                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker 15211.538462                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total 15211.538462                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            13820                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          798.731722                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             838005                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            14724                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            56.914222                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   206.528145                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   592.203577                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.201688                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.578324                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.780011                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          904                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          895                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          1802910                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         1802910                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data       543894                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         543894                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       323095                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        323095                       # number of WriteReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data       866989                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          866989                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data       866989                       # number of overall hits
system.cpu6.dcache.overall_hits::total         866989                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data        20386                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20386                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         3453                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3453                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data        23839                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         23839                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data        23839                       # number of overall misses
system.cpu6.dcache.overall_misses::total        23839                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data    207243500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    207243500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     31045500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     31045500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data    238289000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    238289000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data    238289000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    238289000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data       564280                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       564280                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       326548                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       326548                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data       890828                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       890828                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data       890828                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       890828                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.036127                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.036127                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.010574                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010574                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.026760                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.026760                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.026760                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.026760                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data 10165.971745                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 10165.971745                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data  8990.877498                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  8990.877498                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data  9995.763245                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  9995.763245                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data  9995.763245                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  9995.763245                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         4535                       # number of writebacks
system.cpu6.dcache.writebacks::total             4535                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data        20386                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        20386                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         3453                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         3453                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data        23839                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        23839                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data        23839                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        23839                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           64                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           64                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          443                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          443                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          507                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          507                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data    186857500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    186857500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     27592500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     27592500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data    214450000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    214450000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data    214450000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    214450000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data     15075500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     15075500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data     15075500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     15075500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.036127                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.036127                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.010574                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.010574                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.026760                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.026760                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.026760                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.026760                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data  9165.971745                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  9165.971745                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data  7990.877498                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  7990.877498                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data  8995.763245                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  8995.763245                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data  8995.763245                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  8995.763245                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 235554.687500                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 235554.687500                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data 29734.714004                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total 29734.714004                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements            6                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    11.922876                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs           49                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs           18                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     2.722222                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker            2                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker     9.922876                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.620180                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.745180                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses           47                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses           47                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker           13                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total           13                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker           13                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total           13                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker           13                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total           13                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker            7                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker            7                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker            7                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total            7                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker        77000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total        77000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker        77000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total        77000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker        77000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total        77000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker           20                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total           20                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker           20                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total           20                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker           20                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total           20                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.350000                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.350000                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.350000                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.350000                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.350000                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.350000                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker        11000                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total        11000                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker        11000                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total        11000                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker        11000                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total        11000                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker            7                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker            7                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker        70000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total        70000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker        70000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total        70000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker        70000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total        70000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.350000                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.350000                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.350000                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.350000                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.350000                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker        10000                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        10000                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker        10000                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total        10000                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker        10000                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total        10000                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             9810                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            2498608                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            10322                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           242.066266                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    11.460076                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   500.539924                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.022383                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.977617                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          4945590                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         4945590                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst      2458080                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        2458080                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst      2458080                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         2458080                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst      2458080                       # number of overall hits
system.cpu6.icache.overall_hits::total        2458080                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst         9810                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         9810                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst         9810                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          9810                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst         9810                       # number of overall misses
system.cpu6.icache.overall_misses::total         9810                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst    139130500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    139130500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst    139130500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    139130500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst    139130500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    139130500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst      2467890                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      2467890                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst      2467890                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      2467890                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst      2467890                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      2467890                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.003975                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003975                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.003975                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003975                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.003975                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003975                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 14182.517839                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 14182.517839                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 14182.517839                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 14182.517839                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 14182.517839                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 14182.517839                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         9810                       # number of writebacks
system.cpu6.icache.writebacks::total             9810                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst         9810                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         9810                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst         9810                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         9810                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst         9810                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         9810                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst    129320500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    129320500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst    129320500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    129320500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst    129320500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    129320500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.003975                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.003975                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.003975                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.003975                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 13182.517839                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13182.517839                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 13182.517839                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13182.517839                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 13182.517839                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13182.517839                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse           12                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs           21                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           12                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     1.750000                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker           10                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker            2                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.625000                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.750000                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            12028                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          827.651352                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             801432                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            12938                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            61.944041                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   200.031704                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   627.619647                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.195343                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.612910                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.808253                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          903                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1640295                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1640295                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       495325                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         495325                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       294008                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        294008                       # number of WriteReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       789333                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          789333                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       789333                       # number of overall hits
system.cpu7.dcache.overall_hits::total         789333                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        18235                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18235                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         3085                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3085                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        21320                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         21320                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        21320                       # number of overall misses
system.cpu7.dcache.overall_misses::total        21320                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    232622500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    232622500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     33005000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     33005000                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    265627500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    265627500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    265627500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    265627500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       513560                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       513560                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       297093                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       297093                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       810653                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       810653                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       810653                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       810653                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.035507                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.035507                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.010384                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.010384                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.026300                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.026300                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.026300                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.026300                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data 12756.923499                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 12756.923499                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data 10698.541329                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 10698.541329                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data 12459.075985                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 12459.075985                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data 12459.075985                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 12459.075985                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         3928                       # number of writebacks
system.cpu7.dcache.writebacks::total             3928                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        18235                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        18235                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         3085                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         3085                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        21320                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        21320                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        21320                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        21320                       # number of overall MSHR misses
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          417                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          417                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          417                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          417                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    214387500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    214387500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     29920000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     29920000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    244307500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    244307500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    244307500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    244307500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.035507                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.035507                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.010384                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.010384                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.026300                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.026300                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.026300                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.026300                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data 11756.923499                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 11756.923499                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data  9698.541329                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  9698.541329                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data 11459.075985                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 11459.075985                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data 11459.075985                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 11459.075985                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements            3                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse           13                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs           57                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     3.562500                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker            2                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker           11                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.687500                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.812500                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses           27                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses           27                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker            9                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total            9                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker            9                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total            9                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker            9                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total            9                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker            3                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker            3                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker            3                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total            3                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker       132000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total       132000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker       132000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total       132000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker       132000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total       132000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker           12                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total           12                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker           12                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total           12                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker           12                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total           12                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.250000                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.250000                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.250000                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker        44000                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total        44000                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker        44000                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total        44000                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker        44000                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total        44000                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker            3                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker            3                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker       129000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total       129000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker       129000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total       129000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker       129000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total       129000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.250000                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.250000                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.250000                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.250000                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker        43000                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        43000                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker        43000                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total        43000                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker        43000                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total        43000                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements             8751                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2231784                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             9263                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           240.935334                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst            7                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst          505                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.013672                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.986328                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          4450849                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         4450849                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2212298                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2212298                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2212298                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2212298                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2212298                       # number of overall hits
system.cpu7.icache.overall_hits::total        2212298                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst         8751                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         8751                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst         8751                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          8751                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst         8751                       # number of overall misses
system.cpu7.icache.overall_misses::total         8751                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    126207000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    126207000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    126207000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    126207000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    126207000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    126207000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2221049                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2221049                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2221049                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2221049                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2221049                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2221049                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.003940                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003940                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.003940                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003940                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.003940                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003940                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 14422.008913                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14422.008913                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 14422.008913                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14422.008913                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 14422.008913                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14422.008913                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks         8751                       # number of writebacks
system.cpu7.icache.writebacks::total             8751                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst         8751                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         8751                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst         8751                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         8751                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst         8751                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         8751                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    117456000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    117456000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    117456000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    117456000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    117456000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    117456000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.003940                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.003940                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.003940                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.003940                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.003940                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.003940                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 13422.008913                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13422.008913                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 13422.008913                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13422.008913                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 13422.008913                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13422.008913                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse            6                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           18                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs            3                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker            5                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.312500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.375000                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iobus.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  231                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 231                       # Transaction distribution
system.iobus.trans_dist::WriteReq                7795                       # Transaction distribution
system.iobus.trans_dist::WriteResp               7795                       # Transaction distribution
system.iobus.trans_dist::MessageReq                 6                       # Transaction distribution
system.iobus.trans_dist::MessageResp                6                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          450                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        15602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        15602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   16064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          156                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       496072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       496072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   496360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               254500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy                13000                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            40121258                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              335000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8114000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 7801                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 7817                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                70209                       # Number of tag accesses
system.iocache.tags.data_accesses               70209                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide          121                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              121                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide         7680                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         7680                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide         7801                       # number of demand (read+write) misses
system.iocache.demand_misses::total              7801                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide         7801                       # number of overall misses
system.iocache.overall_misses::total             7801                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     21164953                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     21164953                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide    906552305                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    906552305                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide    927717258                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    927717258                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide    927717258                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    927717258                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide          121                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            121                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide         7680                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         7680                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide         7801                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            7801                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide         7801                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           7801                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 174916.966942                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 174916.966942                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 118040.664714                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118040.664714                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 118922.863479                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118922.863479                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 118922.863479                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118922.863479                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           385                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   33                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    11.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            7696                       # number of writebacks
system.iocache.writebacks::total                 7696                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          121                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          121                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide         7680                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         7680                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide         7801                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         7801                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide         7801                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         7801                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide     15114953                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     15114953                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide    522061430                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    522061430                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    537176383                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    537176383                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    537176383                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    537176383                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 124916.966942                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 124916.966942                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 67976.748698                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67976.748698                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 68859.938854                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68859.938854                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 68859.938854                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68859.938854                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           180382                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              262040                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                81658                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     15947                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     2100522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48715                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     43.118588                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1045.817621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   622.150327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   431.284064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   235.276545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   182.383560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    56.820885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data    52.546308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   159.337219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   625.575451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     2.000119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   402.865469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   423.531824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     2.000905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    67.248193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   225.761102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   227.001177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   326.807163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    94.424241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   254.275757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst   160.495459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   547.034945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.dtb.walker     0.284437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst   109.009996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   718.784001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst   167.893571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data   482.673464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.000504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst    44.013282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data   194.126205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst   174.657965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data   243.517641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.dtb.walker     1.997608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.itb.walker     1.670404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst   482.303432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data 23382.975994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst    11.036177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data   133.133075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.dtb.walker     0.930604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst    78.371592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   392.981715                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.031916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.018987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.013162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.007180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.005566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.001604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.019091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.012294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.012925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.006890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.006928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.009973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.002882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.007760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.004898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.016694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.003327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.021936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.005124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.014730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.001343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.005924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.005330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.007432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.dtb.walker     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.itb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.014719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.713592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.004063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.dtb.walker     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.002392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.011993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1792219                       # Number of tag accesses
system.l2.tags.data_accesses                  1792219                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        41525                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41525                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        12098                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12098                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         2425                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1112                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1258                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data         1252                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data          837                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data          724                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data         1258                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data         1164                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10030                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data          448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data          397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          464                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data          508                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data          431                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3530                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        14832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst         9058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst         9940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst         9588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst         9600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst         7372                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst         9779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst         8703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              78872                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         8333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         6686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         7435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         7774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         7331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker          190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker           18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         1934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         6998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         5855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             52595                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus_10.dtb.walker           12                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        14832                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data         8781                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst         9058                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         7083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker           13                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst         9940                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         7899                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst         9588                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         8232                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst         9600                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         7784                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker          190                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker           18                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst         7372                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         2442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst         9779                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         7429                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst         8703                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         6226                       # number of demand (read+write) hits
system.l2.demand_hits::total                   134997                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus_10.dtb.walker           12                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        14832                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data         8781                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker            6                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst         9058                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         7083                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker           13                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst         9940                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         7899                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst         9588                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         8232                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst         9600                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         7784                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker          190                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker           18                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst         7372                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         2442                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst         9779                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         7429                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst         8703                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         6226                       # number of overall hits
system.l2.overall_hits::total                  134997                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data         1128                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data          149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data          421                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data           91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1801                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data           74                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data           50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data           30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data         5666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           25                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5879                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst          183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst          200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              545                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.dtb.walker            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.itb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data         5658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data          241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          755                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8122                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus_10.inst          183                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          469                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          383                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          242                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          247                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst          200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data        11324                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data          247                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          780                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14546                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus_10.inst          183                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          469                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          383                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          304                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          242                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          247                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.itb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst          200                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data        11324                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data          247                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst           48                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          780                       # number of overall misses
system.l2.overall_misses::total                 14546                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_13.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       181000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data      7465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data      7078500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data      2800000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      2532500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      1696000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data    503842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      1002000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      3662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     530079000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst     20130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst      1350500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst      3208000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      1451000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst      3264500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst     18504500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      2897000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      4873000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55679000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     76681000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.dtb.walker       613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     67425500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     61619500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     57632500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     58968000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.dtb.walker       179000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.itb.walker       141500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data    538709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data     59695500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.dtb.walker       103500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data    105413500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1027182000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst     20130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     84146500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.dtb.walker       613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst      1350500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data     74504000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst      3208000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     64419500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      1451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     60165000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst      3264500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     60664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.dtb.walker       179000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.itb.walker       141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst     18504500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data   1042551000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      2897000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data     60697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.dtb.walker       103500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      4873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data    109076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1612940000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst     20130500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     84146500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.dtb.walker       613500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst      1350500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data     74504000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst      3208000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     64419500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      1451000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     60165000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst      3264500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     60664000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.dtb.walker       179000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.itb.walker       141500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst     18504500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data   1042551000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      2897000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data     60697500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.dtb.walker       103500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      4873000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data    109076000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1612940000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        41525                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41525                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        12098                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12098                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3553                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1261                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data         1257                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data         1258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data          724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data         1261                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data         1255                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11831                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data          522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data          447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data         6174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        15015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst         9073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst         9973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst         9598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst         9625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst         7572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst         9810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst         8751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          79417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         8728                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         7019                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         7709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         8001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         7565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         7592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         7239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         6610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         60717                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus_10.dtb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        15015                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data         9250                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst         9073                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         7466                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst         9973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         8203                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst         9598                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         8474                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst         9625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         8031                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker          192                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst         7572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data        13766                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst         9810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         7676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst         8751                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         7006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149543                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        15015                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data         9250                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst         9073                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         7466                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst         9973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         8203                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst         9598                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         8474                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst         9625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         8031                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker          192                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst         7572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data        13766                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst         9810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         7676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst         8751                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         7006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149543                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.317478                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.118160                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.003170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.003978                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.334658                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.002379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.072510                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.152227                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.141762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.111857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.060729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.031712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.027897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.917719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.013730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.063131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.624827                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.012188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.001653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.003309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.001042                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.002597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.026413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.003160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.005485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006863                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.045257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.dtb.walker     0.142857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.047443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.035543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.028371                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.030932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.dtb.walker     0.010417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.itb.walker     0.052632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.745258                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.033292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.dtb.walker     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.114221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133768                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.012188                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.050703                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.dtb.walker     0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.001653                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.051299                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.003309                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.037060                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.001042                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.028558                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.002597                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.030756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.dtb.walker     0.010417                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.itb.walker     0.052632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.026413                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.822606                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.003160                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.032178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.dtb.walker     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.005485                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.111333                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097270                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.012188                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.050703                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.dtb.walker     0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.001653                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.051299                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.003309                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.037060                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.001042                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.028558                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.002597                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.030756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.dtb.walker     0.010417                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.itb.walker     0.052632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.026413                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.822606                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.003160                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.032178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.dtb.walker     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.005485                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.111333                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097270                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data    27.039007                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data   204.697987                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_13.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data 10166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data   659.340659                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   100.499722                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 100885.135135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data       141570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 93333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 168833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data 130461.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 88923.755736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data       167000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data       146500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90164.823950                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 110002.732240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 90033.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst 97212.121212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst       145100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst       130580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst 92522.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst 93451.612903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst 101520.833333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102163.302752                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 194129.113924                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.dtb.walker       613500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 202478.978979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 224888.686131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 253887.665198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data       252000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.dtb.walker        89500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.itb.walker       141500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 95211.912337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 247699.170124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.dtb.walker       103500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 139620.529801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126469.096282                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 110002.732240                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 179416.844350                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.dtb.walker       613500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 90033.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 194527.415144                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst 97212.121212                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 211906.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst       145100                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 248615.702479                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst       130580                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 245603.238866                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.dtb.walker        89500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.itb.walker       141500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst 92522.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 92065.612858                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst 93451.612903                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 245738.866397                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.dtb.walker       103500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst 101520.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 139841.025641                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110885.466795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 110002.732240                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 179416.844350                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.dtb.walker       613500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 90033.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 194527.415144                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst 97212.121212                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 211906.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst       145100                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 248615.702479                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst       130580                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 245603.238866                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.dtb.walker        89500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.itb.walker       141500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst 92522.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 92065.612858                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst 93451.612903                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 245738.866397                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.dtb.walker       103500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst 101520.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 139841.025641                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110885.466795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10243                       # number of writebacks
system.l2.writebacks::total                     10243                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus_10.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_11.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_12.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_13.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_14.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_16.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_17.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            42                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_12.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_14.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_17.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_13.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_16.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  45                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_13.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_16.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 45                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          219                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           219                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data         1128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data          149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data          421                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data           91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1801                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data           74                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data           30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data         5666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           25                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5879                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst          181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst          200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          503                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.dtb.walker            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.itb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data         5658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data          241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8119                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst          181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst          200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data        11324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data          247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst          181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst          200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data        11324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data          247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14501                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data            7                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           25                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           64                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          112                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          436                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          421                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          421                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          421                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          421                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          488                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          443                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          417                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3468                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          443                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          425                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          425                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          425                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          425                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          513                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          507                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          417                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3580                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data     21997000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data      2794500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data        78000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data        98500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data      8559500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data      1703500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     35292500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data      6725500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data      6578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data      2500000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      2382500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      1566000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data    447182000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data       942000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      3412500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    471289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst     18170500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst       751000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst      2324500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst       780000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst      2435500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst     16504500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst      2008500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      3813000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46787500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     72731000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.dtb.walker       603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     64095500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     58824500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     55362500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     56579000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.dtb.walker       159000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.itb.walker       131500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data    482129000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data     57285500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.dtb.walker        93500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     97805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    945800000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst     18170500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     79456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.dtb.walker       603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst       751000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     70674000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst      2324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     61324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst       780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     57745000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst      2435500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     58145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.dtb.walker       159000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.itb.walker       131500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst     16504500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data    929311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst      2008500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data     58227500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.dtb.walker        93500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      3813000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data    101218000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1463876500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst     18170500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     79456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.dtb.walker       603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst       751000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     70674000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst      2324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     61324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst       780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     57745000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst      2435500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     58145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.dtb.walker       159000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.itb.walker       131500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst     16504500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data    929311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst      2008500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data     58227500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.dtb.walker        93500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      3813000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data    101218000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1463876500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      1201000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data       633000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data       629000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data       626000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3890000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data     14274500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     21884000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      1201000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data       629000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data       626000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      3890000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data     14274500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     21884000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.317478                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.118160                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.003170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.003978                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.334658                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.002379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.072510                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.152227                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.141762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.111857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.060729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.031712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.027897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.917719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.013730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.063131                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.624827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.012055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.001102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.002607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.000313                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.001870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.026413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.002446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.004685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.045257                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.047443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.035413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.028371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.030800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.010417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.052632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.745258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.033292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.114070                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133719                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.012055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.050703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.142857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.001102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.051299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.002607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.036938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.000313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.028558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.001870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.030631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.010417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.026413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.822606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.002446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.032178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.004685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.111190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096969                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.012055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.050703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.142857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.001102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.051299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.002607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.036938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.000313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.028558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.001870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.030631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.010417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.026413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.822606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.002446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.032178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.004685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.111190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096969                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data 19500.886525                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data 18755.033557                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data 20331.353919                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data 18719.780220                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19596.057746                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 90885.135135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data       131570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 83333.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 158833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 120461.538462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 78923.755736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data       157000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data       136500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80164.823950                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 100389.502762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst        75100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 89403.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst       260000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst 135305.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst 82522.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst 83687.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst        93000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93016.898608                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 184129.113924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker       603500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 192478.978979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 215474.358974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 243887.665198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 242828.326180                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker        79500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker       131500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 85211.912337                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 237699.170124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker        93500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 129715.517241                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116492.178840                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 100389.502762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 169416.844350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker       603500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst        75100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 184527.415144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 89403.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 202391.089109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst       260000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 238615.702479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst 135305.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 236361.788618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker        79500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker       131500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst 82522.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 82065.612858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst 83687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 235738.866397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker        93500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst        93000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 129933.247754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100950.037928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 100389.502762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 169416.844350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker       603500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst        75100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 184527.415144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 89403.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 202391.089109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst       260000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 238615.702479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst 135305.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 236361.788618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker        79500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker       131500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst 82522.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 82065.612858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst 83687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 235738.866397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker        93500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst        93000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 129933.247754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100950.037928                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 171571.428571                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data       158250                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       157250                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       156500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       155600                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 223039.062500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 195392.857143                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  2711.060948                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  1483.529412                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  1489.411765                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data         1480                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  1472.941176                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  7582.846004                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data 28154.832347                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  6112.849162                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         56428                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 112                       # Transaction distribution
system.membus.trans_dist::ReadResp               8855                       # Transaction distribution
system.membus.trans_dist::WriteReq               3468                       # Transaction distribution
system.membus.trans_dist::WriteResp              3469                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17939                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4067                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11853                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6136                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8743                       # Transaction distribution
system.membus.trans_dist::MessageReq               14                       # Transaction distribution
system.membus.trans_dist::MessageResp              14                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          7680                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        15665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        15665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        62466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  78159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1582848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1596535                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2093167                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10367                       # Total snoops (count)
system.membus.snoopTraffic                       3712                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38006                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001526                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039036                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37948     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                      58      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38006                       # Request fanout histogram
system.membus.reqLayer0.occupancy              394000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1052000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1047000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy                4999                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             1047000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                4998                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1046500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                4997                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             1046500                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy               4996                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy             846500                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy               4000                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy            1046500                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy               4995                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1042500                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy               2994                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          118385163                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy               6000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             632059                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           80670016                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               1000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy               7000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes         4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            1                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          120                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes       491520                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          120                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.pwrStateResidencyTicks::OFF 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.pwrStateResidencyTicks::OFF 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.pwrStateResidencyTicks::OFF 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.pwrStateResidencyTicks::OFF 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           630903                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           372802                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                  9                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          2749351                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          839                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3958720819.047619                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 303268959.439778                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value    411868500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3989794500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4322282000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1662662744000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3330685979                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2059694                       # Number of instructions committed
system.switch_cpus_10.committedOps            4401692                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4304343                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           120185                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       311696                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4304343                       # number of integer instructions
system.switch_cpus_10.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      8768001                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3618841                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2562695                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1366084                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1003712                       # number of memory refs
system.switch_cpus_10.num_load_insts           630898                       # Number of load instructions
system.switch_cpus_10.num_store_insts          372814                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3322049930.187240                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    8636048.812760                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002593                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997407                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 470035                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        78370      1.78%      1.78% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3268318     74.25%     76.03% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          8011      0.18%     76.21% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          44121      1.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        630058     14.31%     91.53% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       372814      8.47%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4401692                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           516149                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           300026                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                  9                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2236531                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          838                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 3960793675.002381                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 298813955.490329                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value     61645500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995969500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3451682499                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1663533343501                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3329549060                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1673312                       # Number of instructions committed
system.switch_cpus_11.committedOps            3547613                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3469260                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            92412                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       258537                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3469260                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7065126                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      2921343                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2077904                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1093213                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             816173                       # number of memory refs
system.switch_cpus_11.num_load_insts           516145                       # Number of load instructions
system.switch_cpus_11.num_store_insts          300028                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3322654849.169844                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    6894210.830156                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002071                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997929                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 382213                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        65381      1.84%      1.84% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2621930     73.91%     75.75% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7329      0.21%     75.96% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          37639      1.06%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        515307     14.53%     91.54% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       300028      8.46%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3547614                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses           560989                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses           326161                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                 14                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses          2456518                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions          838                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 3960060341.671429                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 306229113.187130                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value     25129000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   3990797000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   3759682498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED 1663225343502                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3333181883                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts          1835819                       # Number of instructions committed
system.switch_cpus_12.committedOps            3890222                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      3801542                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls            99276                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts       289052                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           3801542                       # number of integer instructions
system.switch_cpus_12.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads      7749737                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      3208554                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      2322545                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes      1203511                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs             887141                       # number of memory refs
system.switch_cpus_12.num_load_insts           560979                       # Number of load instructions
system.switch_cpus_12.num_store_insts          326162                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    3325664295.623568                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    7517587.376432                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.002255                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.997745                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 422349                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        75350      1.94%      1.94% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        2876915     73.95%     75.89% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          7554      0.19%     76.08% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          44100      1.13%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead        560141     14.40%     91.62% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite       326162      8.38%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         3890222                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           560992                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           325352                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                  3                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2453228                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          840                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3950677180.529691                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 351295852.594755                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          421    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value      9497500                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3990773000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3749932997                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1663235093003                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3335439022                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1833478                       # Number of instructions committed
system.switch_cpus_13.committedOps            3886038                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3797074                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls            99078                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       289217                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3797074                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      7740231                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3205099                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2321679                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1202647                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             886347                       # number of memory refs
system.switch_cpus_13.num_load_insts           560993                       # Number of load instructions
system.switch_cpus_13.num_store_insts          325354                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3327935851.513769                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7503170.486231                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002250                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997750                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 422253                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        75609      1.95%      1.95% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        2873366     73.94%     75.89% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          7540      0.19%     76.08% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          44016      1.13%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        560153     14.41%     91.63% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       325354      8.37%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         3886038                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses           559539                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses           325174                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                  5                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses          2450138                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions          840                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 3950677627.087886                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 364870035.339197                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10          421    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value    265811000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3990778000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON   3749744996                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED 1663235281004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3335455088                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts          1831009                       # Number of instructions committed
system.switch_cpus_14.committedOps            3880443                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses      3791915                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls            99038                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts       288308                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts           3791915                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads      7729759                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes      3200659                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads      2317001                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes      1200927                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs             884714                       # number of memory refs
system.switch_cpus_14.num_load_insts           559538                       # Number of load instructions
system.switch_cpus_14.num_store_insts          325176                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    3327952257.542300                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    7502830.457700                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.002249                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.997751                       # Percentage of idle cycles
system.switch_cpus_14.Branches                 421297                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass        75191      1.94%      1.94% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu        2869826     73.96%     75.89% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult          7529      0.19%     76.09% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv          44023      1.13%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead        558698     14.40%     91.62% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite       325176      8.38%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total         3880443                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses        333077077                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           239447                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 66                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                172                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses       1332375902                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_15.pwrStateResidencyTicks::ON 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3333970052                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts        999279264                       # Number of instructions committed
system.switch_cpus_15.committedOps         2331207415                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses   1998423554                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            47159                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts    332877515                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts        1998423554                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads   3997092384                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes   1665265171                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads   1664648176                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes    666070164                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs          333311141                       # number of memory refs
system.switch_cpus_15.num_load_insts        333071933                       # Number of load instructions
system.switch_cpus_15.num_store_insts          239208                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles               0                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles      3333970052                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction             1                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction                 0                       # Percentage of idle cycles
system.switch_cpus_15.Branches              332937787                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        12964      0.00%      0.00% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu     1997875769     85.70%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7103      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv            525      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead     333071933     14.29%     99.99% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       239208      0.01%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total      2331207502                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses           564285                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           326970                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                  4                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses          2467890                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions          839                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 3960012115.488095                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 274434849.925637                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    541563000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   3990807000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON   3779937495                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED 1663205088505                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3328631028                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts          1845665                       # Number of instructions committed
system.switch_cpus_16.committedOps            3909247                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses      3819650                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls            99687                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts       290588                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts           3819650                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads      7785011                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes      3223403                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads      2332389                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes      1208657                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs             891336                       # number of memory refs
system.switch_cpus_16.num_load_insts           564344                       # Number of load instructions
system.switch_cpus_16.num_store_insts          326992                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    3321083259.403697                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    7547768.596303                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.002268                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.997732                       # Percentage of idle cycles
system.switch_cpus_16.Branches                 424846                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass        75368      1.93%      1.93% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu        2891709     73.97%     75.90% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          7539      0.19%     76.09% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv          44135      1.13%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead        563504     14.41%     91.64% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       326992      8.36%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total         3909247                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           513563                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           297510                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                  3                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2221049                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          835                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          418                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3979749594.511962                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 150379545.355552                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          418    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value   1666977500                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3995961500                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          418                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3449695494                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1663535330506                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3326869579                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1662268                       # Number of instructions committed
system.switch_cpus_17.committedOps            3529452                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      3450986                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls            91793                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       257942                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           3450986                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      7025716                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      2906942                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2070786                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1085816                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             811071                       # number of memory refs
system.switch_cpus_17.num_load_insts           513561                       # Number of load instructions
system.switch_cpus_17.num_store_insts          297510                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3319984881.887073                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    6884697.112927                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002069                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997931                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 381220                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        65632      1.86%      1.86% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        2608637     73.91%     75.77% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7225      0.20%     75.97% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          37723      1.07%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        512725     14.53%     91.57% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       297510      8.43%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         3529452                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       464086                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       127372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       280564                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2216                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1880                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          336                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1666985026000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                112                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            235893                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3468                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3469                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        79417                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           78880                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           21871                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12366                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         79417                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       156372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        54941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        27219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        45239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        50999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side           45                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        28794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        51743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        28875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        49986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        22716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        50509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side           68                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        29430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        47611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        26253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        42443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                632671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1921920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       942780                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1161344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       763410                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1276544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       852754                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1228544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       856978                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1232000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       826834                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       969216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      1416514                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side         1472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side        13888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      1255680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       783277                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1120128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       701444                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17327927                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          124648                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6966144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           289553                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.679696                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.791257                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  77044     26.61%     26.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  82244     28.40%     55.01% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  29873     10.32%     65.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5362      1.85%     67.18% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5235      1.81%     68.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3486      1.20%     70.19% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  25265      8.73%     78.92% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  60962     21.05%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     10      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     16      0.01%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     3      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     7      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     8      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::15                    11      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     2      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::19                    14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                    11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             20                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             289553                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          356509000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            76494                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22523995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34199500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13611981                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          31619500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy             15000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          14962978                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          35788497                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy            24000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         14400477                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         36170000                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         14440976                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         35211497                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy             7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         11359497                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         28908496                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            39000                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           459000                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         14718970                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         33459999                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy            10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         13129974                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         29857999                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
