

================================================================
== Vitis HLS Report for 'conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1'
================================================================
* Date:           Thu Apr 18 02:53:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w2a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.164 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadBiasStreamsLOOP_VITIS_LOOP_240_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1512|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     438|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     438|    1575|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln239_1_fu_447_p2             |         +|   0|  0|   71|          64|           1|
    |add_ln239_fu_421_p2               |         +|   0|  0|   75|          68|           1|
    |j_1_fu_498_p2                     |         +|   0|  0|   12|           5|           1|
    |sub_ln247_fu_529_p2               |         -|   0|  0|   14|           5|           7|
    |sub_ln628_1_fu_569_p2             |         -|   0|  0|   14|           7|           7|
    |sub_ln628_fu_557_p2               |         -|   0|  0|   14|           7|           7|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op42_read_state2     |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_625_p2              |       and|   0|  0|  128|         128|         128|
    |cmp6_i29221305_fu_458_p2          |      icmp|   0|  0|   29|          64|          64|
    |cmp6_i2922_mid1_fu_453_p2         |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln239_fu_416_p2              |      icmp|   0|  0|   30|          68|          68|
    |icmp_ln240_fu_433_p2              |      icmp|   0|  0|   10|           5|           6|
    |icmp_ln243_fu_479_p2              |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln628_fu_541_p2              |      icmp|   0|  0|   10|           7|           7|
    |lshr_ln628_1_fu_619_p2            |      lshr|   0|  0|  423|           2|         128|
    |lshr_ln628_fu_613_p2              |      lshr|   0|  0|  423|         128|         128|
    |or_ln628_fu_563_p2                |        or|   0|  0|    7|           7|           3|
    |select_ln232_1_fu_463_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln232_fu_439_p3            |    select|   0|  0|    5|           1|           1|
    |select_ln239_fu_471_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln628_1_fu_583_p3          |    select|   0|  0|  107|           1|         128|
    |select_ln628_2_fu_591_p3          |    select|   0|  0|    7|           1|           7|
    |select_ln628_fu_575_p3            |    select|   0|  0|    7|           1|           7|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln628_1_fu_599_p2             |       xor|   0|  0|    7|           7|           2|
    |xor_ln628_fu_535_p2               |       xor|   0|  0|    7|           7|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1512|         658|         838|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_1_fu_142               |   9|          2|   64|        128|
    |indvar_flatten_fu_146    |   9|          2|   68|        136|
    |j_fu_138                 |   9|          2|    5|         10|
    |strm_in_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  141|        282|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |    1|   0|    1|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |    1|   0|    1|          0|
    |i_1_fu_142                    |   64|   0|   64|          0|
    |indvar_flatten_fu_146         |   68|   0|   68|          0|
    |j_fu_138                      |    5|   0|    5|          0|
    |select_ln232_1_reg_692        |    1|   0|    1|          0|
    |select_ln239_reg_696          |   64|   0|   64|          0|
    |tmp_data_V_fu_150             |  128|   0|  128|          0|
    |trunc_ln246_reg_719           |    4|   0|    4|          0|
    |zext_ln239_cast_cast_reg_683  |   32|   0|   64|         32|
    |zext_ln276_cast_reg_678       |   68|   0|   68|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  438|   0|  470|         32|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|strm_in_TVALID      |   in|    1|        axis|                                       strm_in_V_data_V|       pointer|
|strm_in_TDATA       |   in|  128|        axis|                                       strm_in_V_data_V|       pointer|
|zext_ln276          |   in|   37|     ap_none|                                             zext_ln276|        scalar|
|zext_ln239          |   in|   30|     ap_none|                                             zext_ln239|        scalar|
|bias_V_15_address0  |  out|    5|   ap_memory|                                              bias_V_15|         array|
|bias_V_15_ce0       |  out|    1|   ap_memory|                                              bias_V_15|         array|
|bias_V_15_we0       |  out|    1|   ap_memory|                                              bias_V_15|         array|
|bias_V_15_d0        |  out|    8|   ap_memory|                                              bias_V_15|         array|
|bias_V_14_address0  |  out|    5|   ap_memory|                                              bias_V_14|         array|
|bias_V_14_ce0       |  out|    1|   ap_memory|                                              bias_V_14|         array|
|bias_V_14_we0       |  out|    1|   ap_memory|                                              bias_V_14|         array|
|bias_V_14_d0        |  out|    8|   ap_memory|                                              bias_V_14|         array|
|bias_V_13_address0  |  out|    5|   ap_memory|                                              bias_V_13|         array|
|bias_V_13_ce0       |  out|    1|   ap_memory|                                              bias_V_13|         array|
|bias_V_13_we0       |  out|    1|   ap_memory|                                              bias_V_13|         array|
|bias_V_13_d0        |  out|    8|   ap_memory|                                              bias_V_13|         array|
|bias_V_12_address0  |  out|    5|   ap_memory|                                              bias_V_12|         array|
|bias_V_12_ce0       |  out|    1|   ap_memory|                                              bias_V_12|         array|
|bias_V_12_we0       |  out|    1|   ap_memory|                                              bias_V_12|         array|
|bias_V_12_d0        |  out|    8|   ap_memory|                                              bias_V_12|         array|
|bias_V_11_address0  |  out|    5|   ap_memory|                                              bias_V_11|         array|
|bias_V_11_ce0       |  out|    1|   ap_memory|                                              bias_V_11|         array|
|bias_V_11_we0       |  out|    1|   ap_memory|                                              bias_V_11|         array|
|bias_V_11_d0        |  out|    8|   ap_memory|                                              bias_V_11|         array|
|bias_V_10_address0  |  out|    5|   ap_memory|                                              bias_V_10|         array|
|bias_V_10_ce0       |  out|    1|   ap_memory|                                              bias_V_10|         array|
|bias_V_10_we0       |  out|    1|   ap_memory|                                              bias_V_10|         array|
|bias_V_10_d0        |  out|    8|   ap_memory|                                              bias_V_10|         array|
|bias_V_9_address0   |  out|    5|   ap_memory|                                               bias_V_9|         array|
|bias_V_9_ce0        |  out|    1|   ap_memory|                                               bias_V_9|         array|
|bias_V_9_we0        |  out|    1|   ap_memory|                                               bias_V_9|         array|
|bias_V_9_d0         |  out|    8|   ap_memory|                                               bias_V_9|         array|
|bias_V_8_address0   |  out|    5|   ap_memory|                                               bias_V_8|         array|
|bias_V_8_ce0        |  out|    1|   ap_memory|                                               bias_V_8|         array|
|bias_V_8_we0        |  out|    1|   ap_memory|                                               bias_V_8|         array|
|bias_V_8_d0         |  out|    8|   ap_memory|                                               bias_V_8|         array|
|bias_V_7_address0   |  out|    5|   ap_memory|                                               bias_V_7|         array|
|bias_V_7_ce0        |  out|    1|   ap_memory|                                               bias_V_7|         array|
|bias_V_7_we0        |  out|    1|   ap_memory|                                               bias_V_7|         array|
|bias_V_7_d0         |  out|    8|   ap_memory|                                               bias_V_7|         array|
|bias_V_6_address0   |  out|    5|   ap_memory|                                               bias_V_6|         array|
|bias_V_6_ce0        |  out|    1|   ap_memory|                                               bias_V_6|         array|
|bias_V_6_we0        |  out|    1|   ap_memory|                                               bias_V_6|         array|
|bias_V_6_d0         |  out|    8|   ap_memory|                                               bias_V_6|         array|
|bias_V_5_address0   |  out|    5|   ap_memory|                                               bias_V_5|         array|
|bias_V_5_ce0        |  out|    1|   ap_memory|                                               bias_V_5|         array|
|bias_V_5_we0        |  out|    1|   ap_memory|                                               bias_V_5|         array|
|bias_V_5_d0         |  out|    8|   ap_memory|                                               bias_V_5|         array|
|bias_V_4_address0   |  out|    5|   ap_memory|                                               bias_V_4|         array|
|bias_V_4_ce0        |  out|    1|   ap_memory|                                               bias_V_4|         array|
|bias_V_4_we0        |  out|    1|   ap_memory|                                               bias_V_4|         array|
|bias_V_4_d0         |  out|    8|   ap_memory|                                               bias_V_4|         array|
|bias_V_3_address0   |  out|    5|   ap_memory|                                               bias_V_3|         array|
|bias_V_3_ce0        |  out|    1|   ap_memory|                                               bias_V_3|         array|
|bias_V_3_we0        |  out|    1|   ap_memory|                                               bias_V_3|         array|
|bias_V_3_d0         |  out|    8|   ap_memory|                                               bias_V_3|         array|
|bias_V_2_address0   |  out|    5|   ap_memory|                                               bias_V_2|         array|
|bias_V_2_ce0        |  out|    1|   ap_memory|                                               bias_V_2|         array|
|bias_V_2_we0        |  out|    1|   ap_memory|                                               bias_V_2|         array|
|bias_V_2_d0         |  out|    8|   ap_memory|                                               bias_V_2|         array|
|bias_V_1_address0   |  out|    5|   ap_memory|                                               bias_V_1|         array|
|bias_V_1_ce0        |  out|    1|   ap_memory|                                               bias_V_1|         array|
|bias_V_1_we0        |  out|    1|   ap_memory|                                               bias_V_1|         array|
|bias_V_1_d0         |  out|    8|   ap_memory|                                               bias_V_1|         array|
|bias_V_address0     |  out|    5|   ap_memory|                                                 bias_V|         array|
|bias_V_ce0          |  out|    1|   ap_memory|                                                 bias_V|         array|
|bias_V_we0          |  out|    1|   ap_memory|                                                 bias_V|         array|
|bias_V_d0           |  out|    8|   ap_memory|                                                 bias_V|         array|
|strm_in_TREADY      |  out|    1|        axis|                                       strm_in_V_last_V|       pointer|
|strm_in_TLAST       |   in|    1|        axis|                                       strm_in_V_last_V|       pointer|
|strm_in_TKEEP       |   in|   16|        axis|                                       strm_in_V_keep_V|       pointer|
|strm_in_TSTRB       |   in|   16|        axis|                                       strm_in_V_strb_V|       pointer|
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+

