{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 00:14:13 2014 " "Info: Processing started: Thu May 15 00:14:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplier:comb_59\|ena~39 " "Warning: Node \"Multiplier:comb_59\|ena~39\" is a latch" {  } { { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Multiplier:comb_59\|postCounter:comb_6\|DflipflopDescibe:a\|temp " "Info: Detected ripple clock \"Multiplier:comb_59\|postCounter:comb_6\|DflipflopDescibe:a\|temp\" as buffer" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Dflipflop.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplier:comb_59\|postCounter:comb_6\|DflipflopDescibe:a\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register Multiplier:comb_59\|accumulator:comb_4\|r\[1\] Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"Multiplier:comb_59\|accumulator:comb_4\|r\[1\]\" and destination register \"Multiplier:comb_59\|accumulator:comb_4\|r\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.264 ns + Longest register register " "Info: + Longest register to register delay is 1.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multiplier:comb_59\|accumulator:comb_4\|r\[1\] 1 REG LCFF_X40_Y8_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y8_N3; Fanout = 11; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.275 ns) 0.785 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\]~625 2 COMB LCCOMB_X40_Y8_N6 1 " "Info: 2: + IC(0.510 ns) + CELL(0.275 ns) = 0.785 ns; Loc. = LCCOMB_X40_Y8_N6; Fanout = 1; COMB Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]~625'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] Multiplier:comb_59|accumulator:comb_4|r[3]~625 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.180 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\]~626 3 COMB LCCOMB_X40_Y8_N22 1 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 1.180 ns; Loc. = LCCOMB_X40_Y8_N22; Fanout = 1; COMB Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]~626'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Multiplier:comb_59|accumulator:comb_4|r[3]~625 Multiplier:comb_59|accumulator:comb_4|r[3]~626 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.264 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 4 REG LCFF_X40_Y8_N23 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.264 ns; Loc. = LCFF_X40_Y8_N23; Fanout = 9; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multiplier:comb_59|accumulator:comb_4|r[3]~626 Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.509 ns ( 40.27 % ) " "Info: Total cell delay = 0.509 ns ( 40.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.755 ns ( 59.73 % ) " "Info: Total interconnect delay = 0.755 ns ( 59.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] Multiplier:comb_59|accumulator:comb_4|r[3]~625 Multiplier:comb_59|accumulator:comb_4|r[3]~626 Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.264 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] {} Multiplier:comb_59|accumulator:comb_4|r[3]~625 {} Multiplier:comb_59|accumulator:comb_4|r[3]~626 {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.510ns 0.245ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.748 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(0.537 ns) 3.748 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 2 REG LCFF_X40_Y8_N23 9 " "Info: 2: + IC(2.349 ns) + CELL(0.537 ns) = 3.748 ns; Loc. = LCFF_X40_Y8_N23; Fanout = 9; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.33 % ) " "Info: Total cell delay = 1.399 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.349 ns ( 62.67 % ) " "Info: Total interconnect delay = 2.349 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.748 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(0.537 ns) 3.748 ns Multiplier:comb_59\|accumulator:comb_4\|r\[1\] 2 REG LCFF_X40_Y8_N3 11 " "Info: 2: + IC(2.349 ns) + CELL(0.537 ns) = 3.748 ns; Loc. = LCFF_X40_Y8_N3; Fanout = 11; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.33 % ) " "Info: Total cell delay = 1.399 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.349 ns ( 62.67 % ) " "Info: Total interconnect delay = 2.349 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] Multiplier:comb_59|accumulator:comb_4|r[3]~625 Multiplier:comb_59|accumulator:comb_4|r[3]~626 Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.264 ns" { Multiplier:comb_59|accumulator:comb_4|r[1] {} Multiplier:comb_59|accumulator:comb_4|r[3]~625 {} Multiplier:comb_59|accumulator:comb_4|r[3]~626 {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.510ns 0.245ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Multiplier:comb_59|accumulator:comb_4|r[3] {} } {  } {  } "" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Multiplier:comb_59\|accumulator:comb_4\|r\[3\] SW\[17\] KEY\[0\] 3.972 ns register " "Info: tsu for register \"Multiplier:comb_59\|accumulator:comb_4\|r\[3\]\" (data pin = \"SW\[17\]\", clock pin = \"KEY\[0\]\") is 3.972 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.756 ns + Longest pin register " "Info: + Longest pin to register delay is 7.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.697 ns) + CELL(0.420 ns) 6.969 ns Multiplier:comb_59\|comb~0 2 COMB LCCOMB_X40_Y8_N10 1 " "Info: 2: + IC(5.697 ns) + CELL(0.420 ns) = 6.969 ns; Loc. = LCCOMB_X40_Y8_N10; Fanout = 1; COMB Node = 'Multiplier:comb_59\|comb~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { SW[17] Multiplier:comb_59|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 7.672 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\]~626 3 COMB LCCOMB_X40_Y8_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.438 ns) = 7.672 ns; Loc. = LCCOMB_X40_Y8_N22; Fanout = 1; COMB Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]~626'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { Multiplier:comb_59|comb~0 Multiplier:comb_59|accumulator:comb_4|r[3]~626 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.756 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 4 REG LCFF_X40_Y8_N23 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.756 ns; Loc. = LCFF_X40_Y8_N23; Fanout = 9; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multiplier:comb_59|accumulator:comb_4|r[3]~626 Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.794 ns ( 23.13 % ) " "Info: Total cell delay = 1.794 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.962 ns ( 76.87 % ) " "Info: Total interconnect delay = 5.962 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { SW[17] Multiplier:comb_59|comb~0 Multiplier:comb_59|accumulator:comb_4|r[3]~626 Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { SW[17] {} SW[17]~combout {} Multiplier:comb_59|comb~0 {} Multiplier:comb_59|accumulator:comb_4|r[3]~626 {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 5.697ns 0.265ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.748 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(0.537 ns) 3.748 ns Multiplier:comb_59\|accumulator:comb_4\|r\[3\] 2 REG LCFF_X40_Y8_N23 9 " "Info: 2: + IC(2.349 ns) + CELL(0.537 ns) = 3.748 ns; Loc. = LCFF_X40_Y8_N23; Fanout = 9; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.33 % ) " "Info: Total cell delay = 1.399 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.349 ns ( 62.67 % ) " "Info: Total interconnect delay = 2.349 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { SW[17] Multiplier:comb_59|comb~0 Multiplier:comb_59|accumulator:comb_4|r[3]~626 Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { SW[17] {} SW[17]~combout {} Multiplier:comb_59|comb~0 {} Multiplier:comb_59|accumulator:comb_4|r[3]~626 {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 5.697ns 0.265ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.438ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[3] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] H0\[2\] Multiplier:comb_59\|accumulator:comb_4\|r\[2\] 10.575 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"H0\[2\]\" through register \"Multiplier:comb_59\|accumulator:comb_4\|r\[2\]\" is 10.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.748 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(0.537 ns) 3.748 ns Multiplier:comb_59\|accumulator:comb_4\|r\[2\] 2 REG LCFF_X40_Y8_N5 10 " "Info: 2: + IC(2.349 ns) + CELL(0.537 ns) = 3.748 ns; Loc. = LCFF_X40_Y8_N5; Fanout = 10; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.33 % ) " "Info: Total cell delay = 1.399 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.349 ns ( 62.67 % ) " "Info: Total interconnect delay = 2.349 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.577 ns + Longest register pin " "Info: + Longest register to pin delay is 6.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multiplier:comb_59\|accumulator:comb_4\|r\[2\] 1 REG LCFF_X40_Y8_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y8_N5; Fanout = 10; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.275 ns) 1.645 ns translator:comb_58\|H\[2\]~587 2 COMB LCCOMB_X40_Y8_N26 1 " "Info: 2: + IC(1.370 ns) + CELL(0.275 ns) = 1.645 ns; Loc. = LCCOMB_X40_Y8_N26; Fanout = 1; COMB Node = 'translator:comb_58\|H\[2\]~587'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { Multiplier:comb_59|accumulator:comb_4|r[2] translator:comb_58|H[2]~587 } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Ex2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(2.778 ns) 6.577 ns H0\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(2.154 ns) + CELL(2.778 ns) = 6.577 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'H0\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.932 ns" { translator:comb_58|H[2]~587 H0[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.053 ns ( 46.42 % ) " "Info: Total cell delay = 3.053 ns ( 46.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.524 ns ( 53.58 % ) " "Info: Total interconnect delay = 3.524 ns ( 53.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { Multiplier:comb_59|accumulator:comb_4|r[2] translator:comb_58|H[2]~587 H0[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.577 ns" { Multiplier:comb_59|accumulator:comb_4|r[2] {} translator:comb_58|H[2]~587 {} H0[2] {} } { 0.000ns 1.370ns 2.154ns } { 0.000ns 0.275ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { Multiplier:comb_59|accumulator:comb_4|r[2] translator:comb_58|H[2]~587 H0[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.577 ns" { Multiplier:comb_59|accumulator:comb_4|r[2] {} translator:comb_58|H[2]~587 {} H0[2] {} } { 0.000ns 1.370ns 2.154ns } { 0.000ns 0.275ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] H4\[0\] 8.956 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"H4\[0\]\" is 8.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.438 ns) 3.239 ns translator:comb_56\|H~15 2 COMB LCCOMB_X40_Y14_N18 2 " "Info: 2: + IC(1.802 ns) + CELL(0.438 ns) = 3.239 ns; Loc. = LCCOMB_X40_Y14_N18; Fanout = 2; COMB Node = 'translator:comb_56\|H~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { SW[0] translator:comb_56|H~15 } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Ex2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.085 ns) + CELL(2.632 ns) 8.956 ns H4\[0\] 3 PIN PIN_U9 0 " "Info: 3: + IC(3.085 ns) + CELL(2.632 ns) = 8.956 ns; Loc. = PIN_U9; Fanout = 0; PIN Node = 'H4\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { translator:comb_56|H~15 H4[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.069 ns ( 45.43 % ) " "Info: Total cell delay = 4.069 ns ( 45.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.887 ns ( 54.57 % ) " "Info: Total interconnect delay = 4.887 ns ( 54.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.956 ns" { SW[0] translator:comb_56|H~15 H4[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.956 ns" { SW[0] {} SW[0]~combout {} translator:comb_56|H~15 {} H4[0] {} } { 0.000ns 0.000ns 1.802ns 3.085ns } { 0.000ns 0.999ns 0.438ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Multiplier:comb_59\|accumulator:comb_4\|r\[1\] SW\[3\] KEY\[0\] 0.713 ns register " "Info: th for register \"Multiplier:comb_59\|accumulator:comb_4\|r\[1\]\" (data pin = \"SW\[3\]\", clock pin = \"KEY\[0\]\") is 0.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.748 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(0.537 ns) 3.748 ns Multiplier:comb_59\|accumulator:comb_4\|r\[1\] 2 REG LCFF_X40_Y8_N3 11 " "Info: 2: + IC(2.349 ns) + CELL(0.537 ns) = 3.748 ns; Loc. = LCFF_X40_Y8_N3; Fanout = 11; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.33 % ) " "Info: Total cell delay = 1.399 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.349 ns ( 62.67 % ) " "Info: Total interconnect delay = 2.349 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.301 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 7; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.393 ns) 2.827 ns Multiplier:comb_59\|accumulator:comb_4\|r\[1\]~629 2 COMB LCCOMB_X40_Y8_N30 1 " "Info: 2: + IC(1.435 ns) + CELL(0.393 ns) = 2.827 ns; Loc. = LCCOMB_X40_Y8_N30; Fanout = 1; COMB Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[1\]~629'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { SW[3] Multiplier:comb_59|accumulator:comb_4|r[1]~629 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.217 ns Multiplier:comb_59\|accumulator:comb_4\|r\[1\]~630 3 COMB LCCOMB_X40_Y8_N2 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.217 ns; Loc. = LCCOMB_X40_Y8_N2; Fanout = 1; COMB Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[1\]~630'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Multiplier:comb_59|accumulator:comb_4|r[1]~629 Multiplier:comb_59|accumulator:comb_4|r[1]~630 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.301 ns Multiplier:comb_59\|accumulator:comb_4\|r\[1\] 4 REG LCFF_X40_Y8_N3 11 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.301 ns; Loc. = LCFF_X40_Y8_N3; Fanout = 11; REG Node = 'Multiplier:comb_59\|accumulator:comb_4\|r\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Multiplier:comb_59|accumulator:comb_4|r[1]~630 Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 49.26 % ) " "Info: Total cell delay = 1.626 ns ( 49.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.675 ns ( 50.74 % ) " "Info: Total interconnect delay = 1.675 ns ( 50.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { SW[3] Multiplier:comb_59|accumulator:comb_4|r[1]~629 Multiplier:comb_59|accumulator:comb_4|r[1]~630 Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { SW[3] {} SW[3]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1]~629 {} Multiplier:comb_59|accumulator:comb_4|r[1]~630 {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 1.435ns 0.240ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { KEY[0] Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { KEY[0] {} KEY[0]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { SW[3] Multiplier:comb_59|accumulator:comb_4|r[1]~629 Multiplier:comb_59|accumulator:comb_4|r[1]~630 Multiplier:comb_59|accumulator:comb_4|r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { SW[3] {} SW[3]~combout {} Multiplier:comb_59|accumulator:comb_4|r[1]~629 {} Multiplier:comb_59|accumulator:comb_4|r[1]~630 {} Multiplier:comb_59|accumulator:comb_4|r[1] {} } { 0.000ns 0.000ns 1.435ns 0.240ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 00:14:13 2014 " "Info: Processing ended: Thu May 15 00:14:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
