(pcb /home/henning/workspace/smartsid/hardware/smartsid.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  128270 -68580  128270 -67310  179070 -67310  179070 -68580
            179070 -125095  177800 -125095  129540 -125095  128270 -125095
            128270 -68580  128270 -68580)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 127.1)
      (clearance 127.1 (type default_smd))
      (clearance 31.75 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C1 142240 -83820 front 180 (PN 480p))
      (place C2 139700 -86360 front 0 (PN 22n))
      (place C3 137160 -86360 front 180 (PN 480p))
      (place C4 134620 -83820 front 0 (PN 22n))
      (place C5 165100 -120650 front 180 (PN 330n))
      (place C6 157480 -120650 front 0 (PN 100n))
      (place C7 152400 -120650 front 180 (PN 330n))
      (place C8 144780 -120650 front 0 (PN 100n))
      (place C9 158750 -83820 front 0 (PN 480p))
      (place C10 153670 -86360 front 0 (PN 22n))
      (place C11 153670 -83820 front 0 (PN 480p))
      (place C12 161290 -86360 front 180 (PN 22n))
      (place C13 171450 -82550 front 90 (PN 100n))
      (place C14 173990 -80010 front 270 (PN 100n))
      (place C15 168910 -105410 front 0 (PN 1000p))
      (place C16 168910 -110490 front 90 (PN 470p))
      (place C17 171450 -97790 front 180 (PN 10u))
      (place C18 173990 -97790 front 0 (PN 10u))
      (place C20 173990 -105410 front 0 (PN 1000p))
      (place C21 173990 -110490 front 90 (PN 470p))
    )
    (component Pin_Headers:Pin_Header_Straight_1x05
      (place P1 130810 -123190 front 90 (PN INPUT))
    )
    (component Discret:R1
      (place R1 147320 -76200 front 270 (PN 220))
      (place R2 176530 -81280 front 90 (PN 100k))
      (place R3 171450 -101600 front 90 (PN 1k))
      (place R4 168910 -101600 front 90 (PN 10k))
      (place R5 171450 -109220 front 90 (PN 1k))
      (place R6 176530 -101600 front 90 (PN 1k))
      (place R9 168910 -81280 front 270 (PN 100k))
      (place R10 160020 -76200 front 90 (PN 220))
      (place R11 173990 -101600 front 90 (PN 10k))
      (place R12 176530 -109220 front 90 (PN 1k))
      (place R13 152400 -76200 front 90 (PN 1k))
      (place R14 154940 -76200 front 90 (PN 1k))
    )
    (component "Housings_DIP:DIP-20_W7.62mm"
      (place U1 134620 -88900 front 0 (PN GAL16V8))
    )
    (component "Housings_DIP:DIP-28_W15.24mm"
      (place U2 130810 -81280 front 0 (PN SID2))
      (place U5 148590 -81280 front 0 (PN SID1))
    )
    (component "Power_Integrations:TO-220"
      (place U3 161290 -123190 front 180 (PN 7812))
      (place U4 148590 -123190 front 180 (PN 7809))
    )
    (component "Housings_DIP:DIP-16_W7.62mm"
      (place U6 153670 -88900 front 0 (PN 4052))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place U8 168910 -86360 front 0 (PN ICL7660))
    )
    (component Pinheaders:Pin_Header_Straight_1x03
      (place JP1 130810 -71120 front 0 (PN SUPPLY2))
      (place JP2 135890 -71120 front 0 (PN S2CAP2))
      (place JP3 133350 -71120 front 0 (PN S2CAP1))
      (place JP4 157480 -118110 front 270 (PN BOARD))
      (place JP5 176530 -71120 front 0 (PN SUPPLY1))
      (place JP6 171450 -71120 front 0 (PN S1CAP2))
      (place JP7 173990 -71120 front 0 (PN S1CAP1))
      (place P5 170180 -123190 front 90 (PN OUTPUT))
      (place JP8 168910 -71120 front 0 (PN INPUT2))
      (place JP11 138430 -71120 front 0 (PN INPUT1))
      (place P3 133350 -119380 front 90 (PN POT2))
    )
    (component Discret:R3
      (place R7 157480 -111760 front 0 (PN 4k7))
      (place R8 157480 -109220 front 0 (PN 4k7))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place Q1 168910 -114300 front 0 (PN Q_NPN_BCE))
      (place Q2 173990 -114300 front 0 (PN Q_NPN_BCE))
    )
    (component Capacitors_ThroughHole:C_Radial_D5_L6_P2.5
      (place C19 168275 -118999 front 0 (PN 10u))
      (place C22 173990 -118999 front 0 (PN 10u))
    )
    (component Pin_Headers:Pin_Header_Straight_2x06
      (place P2 147320 -72390 front 90 (PN CONTROL))
    )
    (component Pinheaders:Pin_Header_Straight_1x14
      (place P4 166370 -81280 back 0 (PN "SOCKET LEFT"))
      (place P6 151130 -114300 back 180 (PN "SOCKET RIGHT"))
    )
    (component "Potentiometers:Potentiometer_Bourns_3296W_3-8Zoll_Inline_ScrewUp"
      (place RV1 142875 -71120 front 180 (PN 1M))
      (place RV2 164465 -71120 front 180 (PN 1M))
    )
    (component Pinheaders:Pin_Header_Straight_1x02
      (place JP9 157480 -77470 front 180 (PN NR1))
      (place JP10 149860 -77470 front 180 (PN NR2))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x05
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -11950))
      (outline (path signal 50  1750 1750  1750 -11950))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -11950  1750 -11950))
      (outline (path signal 150  1270 -1270  1270 -11430))
      (outline (path signal 150  1270 -11430  -1270 -11430))
      (outline (path signal 150  -1270 -11430  -1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
    )
    (image Discret:R1
      (outline (path signal 150  -1270 0  1270 0))
      (outline (path signal 150  149.903 0  80.408 -438.774  -121.274 -834.598  -435.402 -1148.73
            -831.226 -1350.41  -1270 -1419.9  -1708.77 -1350.41  -2104.6 -1148.73
            -2418.73 -834.598  -2620.41 -438.774  -2689.9 0  -2620.41 438.774
            -2418.73 834.598  -2104.6 1148.73  -1708.77 1350.41  -1270 1419.9
            -831.226 1350.41  -435.402 1148.73  -121.274 834.598  80.408 438.774))
      (pin Round[A]Pad_1397_um 1 -1270 0)
      (pin Round[A]Pad_1397_um 2 1270 0)
    )
    (image "Housings_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -25350))
      (outline (path signal 50  8650 2450  8650 -25350))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -25350  8650 -25350))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -25155  7485 -23885))
      (outline (path signal 150  135 -25155  135 -23885))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -25155  7485 -25155))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Housings_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  -1050 2450  -1050 -35500))
      (outline (path signal 50  16300 2450  16300 -35500))
      (outline (path signal 50  -1050 2450  16300 2450))
      (outline (path signal 50  -1050 -35500  16300 -35500))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  15105 2295  15105 1025))
      (outline (path signal 150  15105 -35315  15105 -34045))
      (outline (path signal 150  135 -35315  135 -34045))
      (outline (path signal 150  135 2295  15105 2295))
      (outline (path signal 150  135 -35315  15105 -35315))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Power_Integrations:TO-220"
      (outline (path signal 150  4826 1651  4826 -1778))
      (outline (path signal 150  -4826 1651  -4826 -1778))
      (outline (path signal 150  5334 2794  -5334 2794))
      (outline (path signal 150  1778 1778  1778 3048))
      (outline (path signal 150  -1778 1778  -1778 3048))
      (outline (path signal 150  -5334 1651  5334 1651))
      (outline (path signal 150  5334 -1778  -5334 -1778))
      (outline (path signal 150  -5334 3048  -5334 -1778))
      (outline (path signal 150  5334 3048  5334 -1778))
      (outline (path signal 150  5334 3048  -5334 3048))
      (pin Oval[A]Pad_2032x2540_um 2 0 0)
      (pin Oval[A]Pad_2032x2540_um 3 2540 0)
      (pin Oval[A]Pad_2032x2540_um 1 -2540 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -20250))
      (outline (path signal 50  8650 2450  8650 -20250))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -20250  8650 -20250))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -20075  7485 -18805))
      (outline (path signal 150  135 -20075  135 -18805))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -20075  7485 -20075))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -10100))
      (outline (path signal 50  8650 2450  8650 -10100))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -10100  8650 -10100))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -9915  7485 -8645))
      (outline (path signal 150  135 -9915  135 -8645))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -9915  7485 -9915))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image Pinheaders:Pin_Header_Straight_1x03
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  1750 1750  1750 -6850))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -6850  1750 -6850))
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1270 -6350  1270 -6350))
      (outline (path signal 150  1270 -6350  1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Round[A]Pad_1727.2_um 2 0 -2540)
      (pin Round[A]Pad_1727.2_um 3 0 -5080)
    )
    (image Discret:R3
      (outline (path signal 150  -3810 0  -3302 0))
      (outline (path signal 150  3810 0  3302 0))
      (outline (path signal 150  3302 0  3302 1016))
      (outline (path signal 150  3302 1016  -3302 1016))
      (outline (path signal 150  -3302 1016  -3302 -1016))
      (outline (path signal 150  -3302 -1016  3302 -1016))
      (outline (path signal 150  3302 -1016  3302 0))
      (outline (path signal 150  -3302 508  -2794 1016))
      (pin Round[A]Pad_1397_um 1 -3810 0)
      (pin Round[A]Pad_1397_um 2 3810 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 50  -1400 -1950  -1400 2650))
      (outline (path signal 50  -1400 -1950  3950 -1950))
      (outline (path signal 150  -430 -1700  2970 -1700))
      (outline (path signal 50  -1400 2650  3950 2650))
      (outline (path signal 50  3950 -1950  3950 2650))
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 2 1270 0)
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 3 2540 0)
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 1 0 0)
    )
    (image Capacitors_ThroughHole:C_Radial_D5_L6_P2.5
      (outline (path signal 150  1325 2499  1325 -2499))
      (outline (path signal 150  1465 2491  1465 -2491))
      (outline (path signal 150  1605 2475  1605 95))
      (outline (path signal 150  1605 -95  1605 -2475))
      (outline (path signal 150  1745 2451  1745 490))
      (outline (path signal 150  1745 -490  1745 -2451))
      (outline (path signal 150  1885 2418  1885 657))
      (outline (path signal 150  1885 -657  1885 -2418))
      (outline (path signal 150  2025 2377  2025 764))
      (outline (path signal 150  2025 -764  2025 -2377))
      (outline (path signal 150  2165 2327  2165 835))
      (outline (path signal 150  2165 -835  2165 -2327))
      (outline (path signal 150  2305 2266  2305 879))
      (outline (path signal 150  2305 -879  2305 -2266))
      (outline (path signal 150  2445 2196  2445 898))
      (outline (path signal 150  2445 -898  2445 -2196))
      (outline (path signal 150  2585 2114  2585 896))
      (outline (path signal 150  2585 -896  2585 -2114))
      (outline (path signal 150  2725 2019  2725 871))
      (outline (path signal 150  2725 -871  2725 -2019))
      (outline (path signal 150  2865 1908  2865 823))
      (outline (path signal 150  2865 -823  2865 -1908))
      (outline (path signal 150  3005 1780  3005 745))
      (outline (path signal 150  3005 -745  3005 -1780))
      (outline (path signal 150  3145 1631  3145 628))
      (outline (path signal 150  3145 -628  3145 -1631))
      (outline (path signal 150  3285 1452  3285 440))
      (outline (path signal 150  3285 -440  3285 -1452))
      (outline (path signal 150  3425 1233  3425 -1233))
      (outline (path signal 150  3565 944  3565 -944))
      (outline (path signal 150  3705 472  3705 -472))
      (outline (path signal 150  3400 0  3355.95 -278.115  3228.11 -529.007  3029.01 -728.115
            2778.11 -855.951  2500 -900  2221.89 -855.951  1970.99 -728.115
            1771.88 -529.007  1644.05 -278.115  1600 0  1644.05 278.115
            1771.88 529.007  1970.99 728.115  2221.89 855.951  2500 900
            2778.11 855.951  3029.01 728.115  3228.11 529.007  3355.95 278.115))
      (outline (path signal 150  3787.5 0  3663.31 -784.131  3302.88 -1491.51  2741.51 -2052.88
            2034.13 -2413.31  1250 -2537.5  465.869 -2413.31  -241.505 -2052.88
            -802.881 -1491.51  -1163.31 -784.131  -1287.5 0  -1163.31 784.131
            -802.881 1491.51  -241.505 2052.88  465.869 2413.31  1250 2537.5
            2034.13 2413.31  2741.51 2052.88  3302.88 1491.51  3663.31 784.131))
      (outline (path signal 50  4050 0  3912.96 -865.248  3515.25 -1645.8  2895.8 -2265.25
            2115.25 -2662.96  1250 -2800  384.752 -2662.96  -395.799 -2265.25
            -1015.25 -1645.8  -1412.96 -865.248  -1550 0  -1412.96 865.248
            -1015.25 1645.8  -395.799 2265.25  384.752 2662.96  1250 2800
            2115.25 2662.96  2895.8 2265.25  3515.25 1645.8  3912.96 865.248))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x06
      (outline (path signal 50  -1750 1750  -1750 -14450))
      (outline (path signal 50  4300 1750  4300 -14450))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -14450  4300 -14450))
      (outline (path signal 150  3810 -13970  3810 1270))
      (outline (path signal 150  -1270 -1270  -1270 -13970))
      (outline (path signal 150  3810 -13970  -1270 -13970))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
    )
    (image Pinheaders:Pin_Header_Straight_1x14
      (outline (path signal 50  -1750 1750  -1750 -34800))
      (outline (path signal 50  1750 1750  1750 -34800))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -34800  1750 -34800))
      (outline (path signal 150  -1270 -1270  -1270 -34290))
      (outline (path signal 150  -1270 -34290  1270 -34290))
      (outline (path signal 150  1270 -34290  1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Round[A]Pad_1727.2_um 1 0 0)
      (pin Round[A]Pad_1727.2_um 2 0 -2540)
      (pin Round[A]Pad_1727.2_um 3 0 -5080)
      (pin Round[A]Pad_1727.2_um 4 0 -7620)
      (pin Round[A]Pad_1727.2_um 5 0 -10160)
      (pin Round[A]Pad_1727.2_um 6 0 -12700)
      (pin Round[A]Pad_1727.2_um 7 0 -15240)
      (pin Round[A]Pad_1727.2_um 8 0 -17780)
      (pin Round[A]Pad_1727.2_um 9 0 -20320)
      (pin Round[A]Pad_1727.2_um 10 0 -22860)
      (pin Round[A]Pad_1727.2_um 11 0 -25400)
      (pin Round[A]Pad_1727.2_um 12 0 -27940)
      (pin Round[A]Pad_1727.2_um 13 0 -30480)
      (pin Round[A]Pad_1727.2_um 14 0 -33020)
    )
    (image "Potentiometers:Potentiometer_Bourns_3296W_3-8Zoll_Inline_ScrewUp"
      (outline (path signal 150  -2032 -1016  -762 -1016))
      (outline (path signal 150  -1282.7 -228.6  -1536.7 -266.7))
      (outline (path signal 150  -1536.7 -266.7  -1816.1 -444.5))
      (outline (path signal 150  -1816.1 -444.5  -2032 -762))
      (outline (path signal 150  -2032 -762  -2044.7 -1206.5))
      (outline (path signal 150  -2044.7 -1206.5  -1841.5 -1562.1))
      (outline (path signal 150  -1841.5 -1562.1  -1549.4 -1739.9))
      (outline (path signal 150  -1549.4 -1739.9  -1231.9 -1790.7))
      (outline (path signal 150  -1231.9 -1790.7  -825.5 -1689.1))
      (outline (path signal 150  -825.5 -1689.1  -571.5 -1346.2))
      (outline (path signal 150  -571.5 -1346.2  -482.6 -1168.4))
      (outline (path signal 150  1778 7366  1778 -2286))
      (outline (path signal 150  -1270 -2286  -2540 -2286))
      (outline (path signal 150  -2540 -2286  -2540 7366))
      (outline (path signal 150  -2540 7366  2540 7366))
      (outline (path signal 150  2540 -2286  0 -2286))
      (outline (path signal 150  0 -2286  -1270 -2286))
      (pin Round[A]Pad_1524_um 2 0 2540)
      (pin Round[A]Pad_1524_um 3 0 5080)
      (pin Round[A]Pad_1524_um 1 0 0)
    )
    (image Pinheaders:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Round[A]Pad_1727.2_um 1 0 0)
      (pin Round[A]Pad_1727.2_um 2 0 -2540)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1397_um
      (shape (circle F.Cu 1397))
      (shape (circle B.Cu 1397))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1727.2_um
      (shape (circle F.Cu 1727.2))
      (shape (circle B.Cu 1727.2))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2540_um
      (shape (path F.Cu 2032  0 -254  0 254))
      (shape (path B.Cu 2032  0 -254  0 254))
      (attach off)
    )
    (padstack Oval[A]Pad_899.16x1501.14_um
      (shape (path F.Cu 899.16  0 -300.99  0 300.99))
      (shape (path B.Cu 899.16  0 -300.99  0 300.99))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 C2-2 U2-3)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 JP2-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 JP2-3)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 C4-2 U2-2)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 JP3-1)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 JP3-3)
    )
    (net GND
      (pins C5-2 C6-2 C7-2 C8-2 C15-2 C18-1 R2-2 R3-2 R5-2 R6-2 U1-10 U2-14 U3-2 U4-2
        U5-14 U6-6 U6-8 U8-3 P5-2 R9-2 C20-2 R12-2 P2-1 P2-3 P2-5 P2-7 P2-9 P2-11
        P3-3 P4-14 RV1-1 RV2-1 JP9-2 JP10-2)
    )
    (net /+9V
      (pins C8-1 U4-3 JP1-3 JP5-3)
    )
    (net "Net-(C10-Pad2)"
      (pins C9-1 C10-2 U5-3)
    )
    (net "Net-(C9-Pad2)"
      (pins C9-2 JP6-1)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 JP6-3)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 C12-2 U5-2)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 JP7-1)
    )
    (net "Net-(C12-Pad1)"
      (pins C12-1 JP7-3)
    )
    (net "Net-(JP1-Pad2)"
      (pins U2-28 JP1-2)
    )
    (net "Net-(JP2-Pad2)"
      (pins U2-4 JP2-2)
    )
    (net "Net-(JP3-Pad2)"
      (pins U2-1 JP3-2)
    )
    (net "Net-(JP5-Pad2)"
      (pins U5-28 JP5-2)
    )
    (net "Net-(JP6-Pad2)"
      (pins U5-4 JP6-2)
    )
    (net "Net-(JP7-Pad2)"
      (pins U5-1 JP7-2)
    )
    (net /A5
      (pins P1-1 U1-1)
    )
    (net /A8
      (pins P1-2 U1-2)
    )
    (net /~IO1
      (pins P1-3 U1-3)
    )
    (net /~IO2
      (pins P1-4 U1-4)
    )
    (net /MS
      (pins U1-7 P2-2)
    )
    (net /PS
      (pins U1-8 P2-4)
    )
    (net /POT2X
      (pins U2-24 P3-1)
    )
    (net /POT2Y
      (pins U2-23 P3-2)
    )
    (net /~CS
      (pins U1-5 P4-8)
    )
    (net /RW
      (pins U1-6 U2-7 U5-7 P4-7)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U1-13)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14 U1-15)
    )
    (net /~CS2
      (pins U1-16 U2-8)
    )
    (net /~CS1
      (pins U1-17 U5-8)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18)
    )
    (net VCC
      (pins U1-20 U2-25 U5-25 U8-8 R7-1 R8-1 P6-11)
    )
    (net /~RES
      (pins U2-5 U5-5 P4-5)
    )
    (net /CLK
      (pins U2-6 U5-6 P4-6)
    )
    (net /A0
      (pins U2-9 U5-9 P4-9)
    )
    (net /A1
      (pins U2-10 U5-10 P4-10)
    )
    (net /A2
      (pins U2-11 U5-11 P4-11)
    )
    (net /A3
      (pins U2-12 U5-12 P4-12)
    )
    (net /A4
      (pins U2-13 U5-13 P4-13)
    )
    (net /D0
      (pins U2-15 U5-15 P6-1)
    )
    (net /D1
      (pins U2-16 U5-16 P6-2)
    )
    (net /D2
      (pins U2-17 U5-17 P6-3)
    )
    (net /D3
      (pins U2-18 U5-18 P6-4)
    )
    (net /D4
      (pins U2-19 U5-19 P6-5)
    )
    (net /D5
      (pins U2-20 U5-20 P6-6)
    )
    (net /D6
      (pins U2-21 U5-21 P6-7)
    )
    (net /D7
      (pins U2-22 U5-22 P6-8)
    )
    (net /POTY
      (pins U5-23 P6-9)
    )
    (net /POTX
      (pins U5-24 P6-10)
    )
    (net VDD
      (pins U6-16 JP4-3 P6-14)
    )
    (net "Net-(P4-Pad1)"
      (pins P4-1)
    )
    (net "Net-(P4-Pad2)"
      (pins P4-2)
    )
    (net "Net-(P4-Pad3)"
      (pins P4-3)
    )
    (net "Net-(P4-Pad4)"
      (pins P4-4)
    )
    (net "Net-(C13-Pad1)"
      (pins C13-1 R9-1 JP10-1)
    )
    (net "Net-(C13-Pad2)"
      (pins C13-2 JP8-1)
    )
    (net "Net-(C14-Pad1)"
      (pins C14-1 R2-1 JP9-1)
    )
    (net "Net-(C14-Pad2)"
      (pins C14-2 JP11-1)
    )
    (net /S1OUT
      (pins R6-1 U5-27 R11-2 R14-1)
    )
    (net /S2OUT
      (pins R3-1 R4-2 U2-27 R13-1)
    )
    (net /LEFT
      (pins U6-1 U6-4 U6-12 U6-15 C22-1)
    )
    (net /RIGHT
      (pins U6-2 U6-5 U6-11 U6-14 C19-1)
    )
    (net "Net-(C16-Pad2)"
      (pins C16-2 R5-1 Q1-3 C19-2)
    )
    (net /M0
      (pins U6-10 R7-2 P2-12)
    )
    (net /M1
      (pins U6-9 R8-2 P2-10)
    )
    (net /+16V
      (pins C5-1 P1-5 U3-1)
    )
    (net /IO1EN
      (pins U1-9 P2-6)
    )
    (net /IO2EN
      (pins U1-19 P2-8)
    )
    (net "Net-(C17-Pad1)"
      (pins C17-1 U8-2)
    )
    (net "Net-(C17-Pad2)"
      (pins C17-2 U8-4)
    )
    (net /VEE
      (pins C18-2 U6-7 U8-5)
    )
    (net /RIGHT_OUT
      (pins U6-3 P5-3)
    )
    (net /LEFT_OUT
      (pins U6-13 P5-1)
    )
    (net "Net-(U8-Pad6)"
      (pins U8-6)
    )
    (net "Net-(U8-Pad7)"
      (pins U8-7)
    )
    (net /+12V
      (pins C7-1 U4-1 JP1-1 JP4-2 JP5-1 Q1-2 Q2-2)
    )
    (net /PWR
      (pins C6-1 U3-3 JP4-1)
    )
    (net /S2IN
      (pins U2-26 JP8-2)
    )
    (net "Net-(JP8-Pad3)"
      (pins R1-1 JP8-3)
    )
    (net /S1IN
      (pins U5-26 JP11-2)
    )
    (net "Net-(JP11-Pad3)"
      (pins JP11-3 R10-1)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 RV1-2)
    )
    (net "Net-(R10-Pad2)"
      (pins R10-2 RV2-2)
    )
    (net "Net-(RV1-Pad3)"
      (pins RV1-3)
    )
    (net "Net-(RV2-Pad3)"
      (pins RV2-3)
    )
    (net "Net-(C15-Pad1)"
      (pins C15-1 C16-1 R4-1 Q1-1)
    )
    (net "Net-(C20-Pad1)"
      (pins C20-1 C21-1 Q2-1 R11-1)
    )
    (net "Net-(C21-Pad2)"
      (pins C21-2 Q2-3 R12-1 C22-2)
    )
    (net "Net-(P6-Pad12)"
      (pins P6-12)
    )
    (net /MONO_OUT
      (pins P6-13 R13-2 R14-2)
    )
    (class kicad_default "" /A0 /A1 /A2 /A3 /A4 /A5 /A8 /CLK /D0 /D1 /D2 /D3
      /D4 /D5 /D6 /D7 /IO1EN /IO2EN /LEFT /LEFT_OUT /M0 /M1 /MONO_OUT /MS
      /POT2X /POT2Y /POTX /POTY /PS /RIGHT /RIGHT_OUT /RW /S1IN /S1OUT /S2IN
      /S2OUT /~CS /~CS1 /~CS2 /~IO1 /~IO2 /~RES "Net-(C1-Pad1)" "Net-(C1-Pad2)"
      "Net-(C10-Pad1)" "Net-(C10-Pad2)" "Net-(C11-Pad1)" "Net-(C11-Pad2)"
      "Net-(C12-Pad1)" "Net-(C13-Pad1)" "Net-(C13-Pad2)" "Net-(C14-Pad1)"
      "Net-(C14-Pad2)" "Net-(C15-Pad1)" "Net-(C16-Pad2)" "Net-(C17-Pad1)"
      "Net-(C17-Pad2)" "Net-(C2-Pad1)" "Net-(C20-Pad1)" "Net-(C21-Pad2)" "Net-(C3-Pad1)"
      "Net-(C3-Pad2)" "Net-(C4-Pad1)" "Net-(C9-Pad2)" "Net-(JP1-Pad2)" "Net-(JP11-Pad3)"
      "Net-(JP2-Pad2)" "Net-(JP3-Pad2)" "Net-(JP5-Pad2)" "Net-(JP6-Pad2)"
      "Net-(JP7-Pad2)" "Net-(JP8-Pad3)" "Net-(P4-Pad1)" "Net-(P4-Pad2)" "Net-(P4-Pad3)"
      "Net-(P4-Pad4)" "Net-(P6-Pad12)" "Net-(R1-Pad2)" "Net-(R10-Pad2)" "Net-(RV1-Pad3)"
      "Net-(RV2-Pad3)" "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad14)"
      "Net-(U1-Pad18)" "Net-(U8-Pad6)" "Net-(U8-Pad7)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 127.1)
      )
    )
    (class Power /+12V /+16V /+9V /PWR /VEE GND VCC VDD
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
