LIBRARY ieee;
USE ieee.std_logic_1164.ALL;


ENTITY segment_decoder_7 IS
	PORT(
		SW: IN std_logic_vector(3 DOWNTO 0);
		HEX0: OUT std_logic_vector(0 TO 6)
	);
BEGIN
END segment_decoder_7;


ARCHITECTURE Behav OF segment_decoder_7 IS
BEGIN
	PROCESS(SW)
	BEGIN
		CASE SW IS
			WHEN "0000" => HEX0 <= "1111110"; --0
			WHEN "0001" => HEX0 <= "0110000"; --1
			WHEN "0010" => HEX0 <= "1101101"; --2
			WHEN "0011" => HEX0 <= "1111001";--3
			WHEN "0100" => HEX0 <= "0110011"; --4
			WHEN "0101" => HEX0 <= "1011011"; --5
			WHEN "0110" => HEX0 <= "1011111"; --6
			WHEN "0111" => HEX0 <= "1110000"; --7
			WHEN "1000" => HEX0 <= "1111111"; --8
			WHEN "1001" => HEX0 <= "1111011"; --9
			WHEN "1010" => HEX0 <= "1110111"; --A
			WHEN "1011" => HEX0 <= "0011111"; --B
			WHEN "1100" => HEX0 <= "1000110"; --C
			WHEN "1101" => HEX0 <= "0111101"; --D
			WHEN "1110" => HEX0 <= "1001111"; --E
			WHEN "1111" => HEX0 <= "1000111"; --F
		END CASE;
	END PROCESS;
END Behav;

