Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sat Feb  1 13:42:42 2025
| Host              : arix8 running 64-bit Ubuntu 24.04.1 LTS
| Command           : report_timing_summary -file ./report/lenet5_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (34)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.980        0.000                      0                 4127        0.047        0.000                      0                 4127        4.458        0.000                       0                  3347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.980        0.000                      0                 4127        0.047        0.000                      0                 4127        4.458        0.000                       0                  3347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 3.103ns (77.556%)  route 0.898ns (22.444%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.214     3.435    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.535 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.721    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.759 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.945    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.983 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.031    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  5.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/storemerge7281839399_reg_1058_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_1_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.038ns (46.341%)  route 0.044ns (53.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.053ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/storemerge7281839399_reg_1058_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/storemerge7281839399_reg_1058_reg[7]/Q
                         net (fo=1, unplaced)         0.044     0.095    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_1_U/Q[7]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_1_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.053     0.053    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_1_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_1_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     0.053    
                         RAMB36E2 (Hold_RAMB36E2_CLKARDCLK_DINADIN[7])
                                                     -0.005     0.048    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_1_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431                bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/IBRAM_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/IBRAM_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/IBRAM_U/ram_reg_bram_0/CLKARDCLK



