Source Block: oh/src/common/hdl/oh_fifo_async.v@27:75@HdlStmIf
      
   //local wires
   wire [AW-1:0]   wr_count;  // valid entries in fifo

   generate
      if(TARGET=="GENERIC") begin : basic   
	 oh_fifo_generic #(.DEPTH(DEPTH),
			   .DW(DW))
	 fifo_generic (
		       // Outputs
		       .full			(full),
		       .prog_full		(prog_full),
		       .dout			(dout[DW-1:0]),
		       .empty			(empty),
		       .rd_count		(rd_count[AW-1:0]),
		       .wr_count		(wr_count[AW-1:0]),
		       // Inputs
		       .nreset   		(nreset),
		       .wr_clk			(wr_clk),
		       .rd_clk			(rd_clk),
		       .wr_en			(wr_en),
		       .din			(din[DW-1:0]),
		       .rd_en			(rd_en));
      end
      else if (TARGET=="XILINX") begin : xilinx
	 if((DW==104) & (DEPTH==32))
	   begin	
	      fifo_async_104x32 
		fifo (
		      // Outputs
		      .full			(full),
		      .prog_full		(prog_full),
		      .dout			(dout[DW-1:0]),
		      .empty			(empty),
		      .rd_data_count		(rd_count[AW-1:0]),
		      // Inputs
		      .rst			(~nreset),
		      .wr_clk			(wr_clk),
		      .rd_clk			(rd_clk),
		      .wr_en			(wr_en),
		      .din			(din[DW-1:0]),
		      .rd_en			(rd_en));
	   end // if ((DW==104) & (DEPTH==32))
      end // block: xilinx   
   endgenerate
      
endmodule // oh_fifo_async
// Local Variables:
// verilog-library-directories:("." "../fpga/" "../dv")

Diff Content:
- 53 	   begin	
+ 50       else if(TARGET=="ASIC") begin : asic   
+ 50 	 oh_fifo_generic #(.DEPTH(DEPTH),
+ 50 			   .DW(DW))
+ 50 	 fifo_generic (
+ 50 		       .full			(full),
+ 50 		       .prog_full		(prog_full),
+ 50 		       .dout			(dout[DW-1:0]),
+ 50 		       .empty			(empty),
+ 50 		       .rd_count		(rd_count[AW-1:0]),
+ 50 		       .wr_count		(wr_count[AW-1:0]),
+ 50 		       .nreset   		(nreset),
+ 50 		       .wr_clk			(wr_clk),
+ 50 		       .rd_clk			(rd_clk),
+ 50 		       .wr_en			(wr_en),
+ 50 		       .din			(din[DW-1:0]),
+ 50 		       .rd_en			(rd_en));
+ 50       end
+ 53 	   begin : g104x32	

Clone Blocks:
