

================================================================
== Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_209_2'
================================================================
* Date:           Mon May  2 01:13:04 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_209_2  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    127|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln210_1_fu_146_p2  |         +|   0|  0|  17|          17|          17|
    |add_ln210_fu_136_p2    |         +|   0|  0|  17|          17|          17|
    |iter_fu_95_p2          |         +|   0|  0|  38|          31|           1|
    |icmp_ln209_fu_89_p2    |      icmp|   0|  0|  17|          31|          31|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  91|          97|          68|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   31|         62|
    |iter_2_fu_44             |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln210_1_reg_176      |  17|   0|   17|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |iter_2_fu_44             |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|   51|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_209_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_209_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_209_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_209_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_209_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_209_2|  return value|
|trunc_ln1                |   in|   31|     ap_none|                        trunc_ln1|        scalar|
|messageBlocks_address0   |  out|   17|   ap_memory|                    messageBlocks|         array|
|messageBlocks_ce0        |  out|    1|   ap_memory|                    messageBlocks|         array|
|messageBlocks_we0        |  out|    1|   ap_memory|                    messageBlocks|         array|
|messageBlocks_d0         |  out|    5|   ap_memory|                    messageBlocks|         array|
|message5binary_address0  |  out|   12|   ap_memory|                   message5binary|         array|
|message5binary_ce0       |  out|    1|   ap_memory|                   message5binary|         array|
|message5binary_q0        |   in|    5|   ap_memory|                   message5binary|         array|
+-------------------------+-----+-----+------------+---------------------------------+--------------+

