{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745510719085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745510719088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 12:05:19 2025 " "Processing started: Thu Apr 24 12:05:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745510719088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745510719088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745510719088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745510719837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745510719837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 4 4 " "Found 4 design units, including 4 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745510725651 ""} { "Info" "ISGN_ENTITY_NAME" "2 Control_Unit " "Found entity 2: Control_Unit" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745510725651 ""} { "Info" "ISGN_ENTITY_NAME" "3 DataPath_Unit " "Found entity 3: DataPath_Unit" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745510725651 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevSeg_display " "Found entity 4: SevSeg_display" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745510725651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745510725651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver_tb " "Found entity 1: UART_Receiver_tb" {  } { { "UART_Receiver_tb.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745510725665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745510725665 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ser_in_0 UART_Receiver.v(56) " "Verilog HDL Implicit Net warning at UART_Receiver.v(56): created implicit net for \"Ser_in_0\"" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745510725666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_eq_3 UART_Receiver.v(57) " "Verilog HDL Implicit Net warning at UART_Receiver.v(57): created implicit net for \"SC_eq_3\"" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745510725674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_lt_7 UART_Receiver.v(58) " "Verilog HDL Implicit Net warning at UART_Receiver.v(58): created implicit net for \"SC_lt_7\"" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745510725674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BC_eq_8 UART_Receiver.v(59) " "Verilog HDL Implicit Net warning at UART_Receiver.v(59): created implicit net for \"BC_eq_8\"" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745510725674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Receiver " "Elaborating entity \"UART_Receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745510725859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevSeg_display SevSeg_display:D0 " "Elaborating entity \"SevSeg_display\" for hierarchy \"SevSeg_display:D0\"" {  } { { "UART_Receiver.v" "D0" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745510725942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:M0 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:M0\"" {  } { { "UART_Receiver.v" "M0" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745510726017 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BC_eq_8 UART_Receiver.v(150) " "Verilog HDL Always Construct warning at UART_Receiver.v(150): variable \"BC_eq_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1745510726018 "|UART_Receiver|Control_Unit:M0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath_Unit DataPath_Unit:M1 " "Elaborating entity \"DataPath_Unit\" for hierarchy \"DataPath_Unit:M1\"" {  } { { "UART_Receiver.v" "M1" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745510726097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_Receiver.v(210) " "Verilog HDL assignment warning at UART_Receiver.v(210): truncated value with size 32 to match size of target (4)" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745510726097 "|UART_Receiver|DataPath_Unit:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_Receiver.v(215) " "Verilog HDL assignment warning at UART_Receiver.v(215): truncated value with size 32 to match size of target (4)" {  } { { "UART_Receiver.v" "" { Text "D:/Quartus Projects/UART_Receiver/UART_Receiver.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745510726098 "|UART_Receiver|DataPath_Unit:M1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745510727196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745510728049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745510728049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745510728487 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745510728487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745510728487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745510728487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745510728801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 12:05:28 2025 " "Processing ended: Thu Apr 24 12:05:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745510728801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745510728801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745510728801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745510728801 ""}
