// Seed: 939338988
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  tri   id_2
    , id_6,
    output wor   id_3,
    input  wor   id_4
);
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    output supply1 id_9,
    output uwire id_10,
    input wand id_11,
    input tri0 id_12,
    output uwire id_13,
    input wire id_14,
    input tri0 id_15,
    input wand id_16,
    input wire id_17,
    input wand id_18,
    output tri0 id_19,
    output wor id_20,
    output supply0 id_21,
    input supply1 id_22
    , id_33,
    output wor id_23,
    input tri id_24,
    input tri0 id_25,
    input wand id_26,
    input tri id_27,
    input wor id_28,
    output uwire id_29,
    output tri0 id_30,
    output tri id_31
);
  assign id_2 = 1;
  assign id_9 = 1;
  wire id_34;
  assign id_30 = 1;
  module_0(
      id_22, id_19, id_26, id_21, id_22
  );
endmodule
