<p><u>Results</u></p><p> </p><p><u>Highlights</u></p><ul><li>Andrew Brock joined our Symphony HW Verification team Nov 13th. Welcome Andrew!</li><li> </li></ul><p><u>Lowlights</u></p><ul><li>Multiple installation issues seen by our Ncore customers. </li><ul><li>Plan to release Ncore2.2.1 maintenance release with identified improvements.</li></ul></ul><p> </p><p><u>Executive Summary</u></p><p>We continue to make good progress transitioning to our new direction of Ncore3.0 on Symphony/Maestro.  The new Symphony Message Interface has been architected to a 0.7 level and the Symphony HW component list required for Ncore3.0 has been compiled.  Software completed a first pass analysis of the iNoCs source code and was able to run through the GUI and categorize the main modules.  Oski is getting very close to completing formal verification of Concerto RevC (the architecture for CHI + ACE for 3.0).  The Ncore Performance modeling team will be delivering our first drop of C++ models Monday 11/20 to Synopsys for compilation into the Platform Architecture environment; Synopsys will be in Campbell 11/27 – 12/08 to accelerate the project.  Ncore3 Concerto unit and CodaCache LLC RTL coding is underway.  Piano2.2 is nearing release (~Nov 30<sup>th</sup>) with only integrating the documentation feedback remaining.  Engineering is completing a self-audit of our CMMI-DEV capabilities ahead of the upcoming NXP safety audit.  Finally, the Jama implementation core team is finalizing the design of our Jama instance and will be using Ncore2.5 and the LLC as pilot programs before full implementation of Jama on Ncore3.0.</p><p> </p><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Re-architected the Common Layer to Packet Layer interface - renamed to SMI (Symphony Message Interface)</li><ul><li>Only a couple of new fields were needed to be added to the Symphony packet layer interface to accommodate Ncore 3.0.</li></ul><li>Compiled Symphony Component list needed for Ncore 3.0</li><li>Continue to worked on routing and perf modeling.</li><li> </li></ul><li>Ncore / Concerto RevC (CHI + ACE)</li><ul><li>Oski Formal Verification:</li><ul><li>Configs 1-3 passing long-run coherency checks and starting to see progress finalizing configs 4,5.</li><li>Proposed a fairly straightforward change to the DMI behavior/model to prevent the race condition that Oski ran into</li></ul><li>Produced preliminary architecture/microarchitecture scheme documentation for a new DTW flow that will simplify DMI pipeline.</li><li>Completed specifying (to 0.7+) DL-C packet headers and formats and Symphony Messaging Interface for two types of messages: Basic and Data.</li><li>Major progress on CSPS: Added/Updated parameters for CHI, AIUs, Address map, DIIs, Symphony Message Interface information.</li><li>Explained and documented general DII ordering microarchitectural constructs.</li><li>Came up with a general yet quite simple to implement and efficient, QoS management scheme that can be employed in Ncore 3.</li></ul></ul><li>Software</li><ul><li>Ncore</li><ul><li>Created Ncore 1.6 IP-XACT generator and file for Toshiba to fix COND-858.</li><li>Gathered description of IPXACT data formats that we produce in Ncore</li><li>CONC-3694 : Custom validation bug fix.</li><li>CONC-3752 : Added a new parameter in UI and ACHL params for 2.5. New version of codegen released for the change to unblock DV and HW.</li><li>Currently working on DV task to get Glissando generate APFs with no signals in Embedded Memories.</li><li>Made schema changes to generate meaningful custom validation messages which will make sense in both Conductor UI and Alberto.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Released Alberto 1.0 (portable Constraints Solver for PA integration) to Synopsys.</li><li>Presented an extension to the Unit  testing based on VCS dumps.</li><li>Delivered CSV parser for parametrization of individual blocks</li><li>Implementing EQML wrapper for AIU</li><li>Tested and debugged eqml-schedule DCE block with SystemC module/clock</li><li>Started to prepare SystemC/TLM interface in DCE for readiness of system integration</li><li>Rewrote and tested error handling code for checking limits and enum values.</li></ul><li>Maestro Front-end (Client)</li><ul><li>Finished Requirement specification GUI mockup; Starting NCore support in Maestro mockup</li><li>Start creating TCL command for accessing Data Model</li><li>Mock-up GUI to enable the interaction with the server side (sending authentication and APF to test RTL generation)</li><li>Maestro Kernel</li><ul><li>Successfully setup and ran iNoCs topology synthesis, RTL generation, performance simulation, and verification on gr6-3.</li><li>Delivered first-cut parameter and constraint manager supporting simple user-constraints.</li><li>Continued refinement of parameter and constraint manager API to incorporate feedback.</li><li>Continued implementation of parameter and constraint manager along proposed specification.</li><li>Continued study of iNoCs source code</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>Created TACHL debug binary in tACHL repo</li><li>First implementation of Server instantiation and remote RTL generation</li><li>First mock-up of interaction between server and GUI : Succeeded in RTL generation</li></ul></ul></ul><p> </p><ul><li>Piano v2.2</li><ul><li>Piano2.2_rc14 with FlexNoC v3.5.3 now final release candidate – no known issues remaining.</li><li>Piano2.2_rc14 addressed issues with changing aspect ratio of Ncore units</li><li>Documentation</li><ul><li>Command String User Guide 2nd review – received feedback, some minor updates</li><li>Piano Reference Manual feedback received: will take parts of RM and add it to PIANO Editor doc.</li><li>Incorporating Benoit’s feedback in PIANO Editor. Major changes to the document.</li><li>Piano Quick Start Guide release ready. </li></ul><li>Engineering flow testing</li><ul><li>Completed first set of experiments illustrating the &quot;delta&quot; between DC synthesis results starting with original network, one modified with Piano/Autopipe and manual pipe insertion.</li><li>Autopipe certainly helps to close timing, but on expense of potentially excessive pipe insertion resulting in added area and latency.</li></ul><li>Expected release date now Nov 30, 2017 given magnitude of documentation changes to integrate into final release documents.</li></ul></ul><p> </p><ul><li>Ncore v1.6.3</li><ul><li>Integrating UVM RAL to verify IP-Xact Toshiba fix</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Ncore v2.2 released 10/04/2017.</li><li>No new bugs sourced past 3 weeks.</li><li>Ncore v2.2.1 targeted to address installation robustness issues.</li></ul></ul><p> </p><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Read-allocate CMC policy and deferred errata from v2.2</li></ul><ul><ul><li>Carbon Breker was stuck due to license issues with new carbon build. Moved back to old carbon build and have started working on completing Eval</li><li>Customer TB upgrades/bug fixes being made.</li><li>Started working on Glissando integration into Easter egg flow. Identified Glissando issue and waiting for a fix.</li><li>Working on RAL integration in customer testbench.  RAL integration into system level environment complete.</li><li>Updated DMI configs to add Extended Victim Cache (read allocation policy)</li><li>Started working on DMI scoreboard updates for Extended Victim Cache</li><li>Working on AIU regression failure TB fixes.</li><li>Easter Eggs and all regressions running on release/v2.X branch.</li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">12-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">96</p></td></tr><tr><td class="confluenceTd"><p align="right">13-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">14-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">15-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">16-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right">98</p></td></tr></tbody></table></div><p> </p><ul><li>Ncore v3.0</li><ul><li>Documentation: Getting Structured FrameMaker templates ready for 3.0 documentation</li><ul><li>Structured FrameMaker templates ready for 3.0 documentation, need to test the templates for use</li><li>Working on documentation timeline</li><li>Discussing on improving documentation input from SMEs and engineering specs</li></ul><li>All module micro arch in progress</li><ul><li>DII uArch update based on ordering clarifications and coding in progress</li><li>Detailed discussion on messaging format changes</li><li>IO-AIU with cache reads are up working on writes and snoops.  </li><li>Nothing to report on CHI-AIU, DMI &amp; DCE </li></ul><li>Micro-Arch 0.7 slip due arch open items and change in direction.</li><li>CCP</li><ul><li>QSLEC evaluation in progress</li></ul><li>Verification</li><ul><li>CHI-BFM and CHI-TB work started. On hold.</li><li>DMI scoreboard changes in progress.</li><li>System BFM (used for all AIU testbenches) being worked on.</li><li>Multiple CCTI ports implementation in progress.</li><li>Going to start working on SMI agent/interface in the current DV sprint.</li></ul></ul></ul><p> </p><ul><li>Key Deliverables</li><ul><li>Ncore v2.5 - JIRA Dashboard: <u><a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11402" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11402</a></u></li><li>Ncore v3.0<u>- </u>JIRA Dashboard: <u><a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11403" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11403</a></u></li><li>LLC (JIRA Dashboard will be set up next week once Oski is able to access JIRA)</li></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>Lots of progress with Symphony TBs while David was in Austin this week. Environments are up and running.</li><li>LLC environment needed a fix for a json file change. This was also completed.</li></ul></ul><p> </p><ul><li>Coda Cache</li><ul><li>RTL coding first sprint incomplete, moved tasks to second sprint. Should have read part of logic done by Tuesday.</li><li>Updated time boxes and created detailed implementation schedule with sprits <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=planning&amp;selectedIssue=AR-12" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=planning&amp;selectedIssue=AR-12</a></li><li>Verification</li><ul><li>LLC scoreboard coding complete of reads and writes w/o address or axid dependencies.</li><li>Will start working on compile with RTL next week.</li></ul></ul><li>Audit</li><ul><li>CMMI-DEV based Internal Audit initial reports are due Monday 11/20</li><ul><li>Reports that came in so far look good.</li></ul></ul></ul><p> </p><ul><li>Symphony HW Design</li><ul><li>Design team has updated Symphony spec based on NCore/Symphony integration requirements.</li><li>Had a very productive week on verification front as we finish our first week of sprint III. Plan for this sprint is to customized our testbench based on JSON parameters and JS infrastructure.</li><li>In keeping with spirit of one-team, we had great discussion among David/Omesh/Saad/Sumit to optimize/improve rsim for Symphony requirements. Also, we had great educational sessions with John/Andrew and Chirag/Andrew to help Andrew onboard.</li><li>Performance modeling wise we are evaluating different use cases for memory scheduler.</li></ul></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>uArch: Updated packet layer uArch spec for NCore requirements</li><li>uArch: Created Symphony Message Interface (SMI) spec for NCore requirement.</li><li>uArch: Created packetizer/depacketizer spec</li><li>Reviewed NCore/Symphony integration spec (Packet layer and SMI) with Symphony team. Will be reviewing specs with NCore team next week.</li><li>Reviewed performance/debug/trace requirement</li><li>Review/updated Symphony design time boxes.</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Working on adding memory scheduler to the model.</li><li>Looking at performance degradation issue as we increase phit sizes.</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Sprint III underway.</li><li>Delivered new rsim.js script that supports both NCore and Symphony</li><li>Added pass through switches for compile and runtime options to rsim.js</li><li>ATP/CTL VIP - Initial setup and understanding the flow</li><li>ATP/CTL VIP - Develop TB top level JSON file and make it dump correct file and filelist</li><li>ATP/CTL VIP - Compile and run whole flow with new JSON and embedded JS</li><li>Working on generic scoreboard that will be used across all environment</li><li>Formal: Architecture discussion with John and Chirag</li></ul><li>Key Deliverables</li><ul><li>Symphony planning phase: Design and DV requirements and top level schedule by 11/30.</li><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24.  Support for Ncore3 will push full uArch to 1/31.</li><li>Hiring – 1 Logic, 1 Physical Design. </li></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Completed Ncore3 Top-Level Time-box schedule and kicked-off Mid-level time-boxes with team.</li><li>Participated in Ncore 3 SW Requirements discussion in SMART led by Monica.</li><li>Providing leadership and direction for Ncore Performance modeling for Ncore v2.5.</li><li>Driving Piano v2.2 release reviews.  Release on track for end-November.</li><li>Continued Jama Engagement plan with Core Team and Jama Business representative Erin Wilson.</li><li>Continued engagement with Federico on iNoCs.</li><li>Delivered Milestones/Deliverables for DARPA proposal for Physically Optimized Interconnect Topology Synthesis (POINT).</li><li>Finalized on offer to Pavlos Mattheakis for POINTS, another Mentor Graphics expert in algorithms and synthesis.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, <strong>2.2</strong> and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Deliver CHI/ACE in Ncore v3.0 on Symphony/Maestro with early access Q2’18 and full release Q3’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  On track.  Will substitute Ncore3 support for some Symphony items.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.  Trend 11/30/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/25/2017.  Ready but delayed due to NXP auditor availability.</li><li><em>New!</em> Add NC LLC roadmap of products with early access in Q4’17 and v1.0 in Q1’18.  RTL coding in progress.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.  Trend 12/15/2017.</li></ul></ul><p> </p><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/25/2017 and full release 8/31/2017.  <strong>Done 10/04/2017.</strong></li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now end-November based on Engineering flow testing, QA testing and documentation.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  <strong>HW Arch Rev0.7 and SW Arch 0.5 (w/Exception) Done 10/13/2017. </strong> HW Rev0.9/SW Rev0.7 by EOY.</li><li>Ncore v3.0 Early Access Release à <em>Updating target schedules based on new direction.</em></li><li>NC LLC v1.0 à Target Q1’18 (Pending bottom’s up schedule).</li><li>Ncore SystemC Performance Modeling capabilities for MobileEye EyeQ6 à 11/30/2017.  Trend 12/15/2017</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>December Austin TBD.</p><p> </p><p> </p>