Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 00E5D3B9C08
	for <lists+qemu-devel@lfdr.de>; Fri,  2 Jul 2021 07:42:40 +0200 (CEST)
Received: from localhost ([::1]:47158 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1lzBwl-0005zO-Fv
	for lists+qemu-devel@lfdr.de; Fri, 02 Jul 2021 01:42:39 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:36756)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1lzBu2-0004OS-5p; Fri, 02 Jul 2021 01:39:50 -0400
Received: from mail-il1-x132.google.com ([2607:f8b0:4864:20::132]:40771)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1lzBso-0004jX-OO; Fri, 02 Jul 2021 01:39:49 -0400
Received: by mail-il1-x132.google.com with SMTP id g3so8690029ilj.7;
 Thu, 01 Jul 2021 22:38:33 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=zOHpxqlNU6qbG9w5aQoNAnWltWKZQBDdpjTdSikuWQg=;
 b=QD/eHJv+qsvnh+tQOgS51vXu45wowZ/sfKoc7zhXySvjGrcX4pItBciJ3eAm5QvFB3
 qWN3hHIqwD7M/mLfqvxEkAjf5IHy/yM3EaEx2rQew4HKIkYvbtGnav+TcXAsuPVGMqjz
 iIzhboW3TWKkSf5uYPQcY60pgsU1h0yg7OnNvhPm7G5hKj1RjJOkRQmjL78LM4LYPlA9
 ymOqgN2DW5vSpWFgJIglXXQekbcmG9BzNXRDE20sJ5dTEc2jJ1Mp2I7QOicu8tafAPQa
 eXGkKKNog2mj/WEc2oOX972/VHRUlTjOOZZltjhQVEaq6bqj+pP7UlU8L9nuObCRVekR
 rWZw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=zOHpxqlNU6qbG9w5aQoNAnWltWKZQBDdpjTdSikuWQg=;
 b=ProISBVK3g+JUkYe92Hq+K1ISLNdJGlZiPiQtCEVg88TrWqQ3iuxUtwijgzGJJ1YVV
 fpsAgchpqrMrUl9eZyci0Y+7ZgFd6p9b2gBJ8qvXOogITD479QHp2CUYbrlQHww8xjEP
 niN7SK3WBhDDbS67XSZCVLFYoPQoFQROwD76A1PyNIdPAD58uZ0JLftPtb2KGkd9FAxU
 U+kFm9IGNFiWz32FwdYJ2cAP3G7EyDXlqk7lBZ5JsqxA2wRNpeZaozBXhPAQzfrCLaVs
 NvhYL4ctXUSIZBbj98DVzOTC1dheu5Pw8pYCKKCSyuIRF0HzBADqBDyNn9ypBemHWGbt
 0apg==
X-Gm-Message-State: AOAM532jZ7ZMxUMKwziSbcNWMfQoSlgNi/hQnvlKpK8reuBAaMLY/GAM
 WMtq87J7XtvgVYISvTCfjKxq9Q4S2VdjgFlf8Ck=
X-Google-Smtp-Source: ABdhPJxUdafZVkfzouUoixbMKOXgZ1ctzAeradKJ1xT1Evc0eoGC9COhaeW0evqSVuxjtlvrddjPZJXCcX1zRuPR3yg=
X-Received: by 2002:a05:6e02:20c3:: with SMTP id
 3mr2093900ilq.131.1625204312614; 
 Thu, 01 Jul 2021 22:38:32 -0700 (PDT)
MIME-Version: 1.0
References: <20210409074857.166082-1-zhiwei_liu@c-sky.com>
 <20210409074857.166082-2-zhiwei_liu@c-sky.com>
 <CAKmqyKMc4TiKgJKM8nUpGR+hWAyUAdjh8bG7chBAdsXq57-V5A@mail.gmail.com>
 <20304ba9-6f87-f7b9-a24d-15d4b3d3f75a@c-sky.com>
 <CANzO1D0zjHowQp46fWmnoPB=ChUuh5-=Q+ajWxpv2yFzONP9gg@mail.gmail.com>
In-Reply-To: <CANzO1D0zjHowQp46fWmnoPB=ChUuh5-=Q+ajWxpv2yFzONP9gg@mail.gmail.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Fri, 2 Jul 2021 15:38:06 +1000
Message-ID: <CAKmqyKNwES2zU9QfusTy-bnL1ByBP0zi-8=tqLBtS_8p+24Ghg@mail.gmail.com>
Subject: Re: [RFC PATCH 01/11] target/riscv: Add CLIC CSR mintstatus
To: Frank Chang <frank.chang@sifive.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::132;
 envelope-from=alistair23@gmail.com; helo=mail-il1-x132.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 wxy194768@alibaba-inc.com, Alistair Francis <Alistair.Francis@wdc.com>,
 Palmer Dabbelt <palmer@dabbelt.com>, LIU Zhiwei <zhiwei_liu@c-sky.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Thu, Jul 1, 2021 at 6:45 PM Frank Chang <frank.chang@sifive.com> wrote:
>
> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B44=E6=9C=8820=E6=
=97=A5 =E9=80=B1=E4=BA=8C =E4=B8=8A=E5=8D=888:49=E5=AF=AB=E9=81=93=EF=BC=9A
>>
>>
>> On 2021/4/20 =E4=B8=8A=E5=8D=887:23, Alistair Francis wrote:
>> > On Fri, Apr 9, 2021 at 5:52 PM LIU Zhiwei <zhiwei_liu@c-sky.com> wrote=
:
>> >> CSR mintstatus holds the active interrupt level for each supported
>> >> privilege mode. sintstatus, and user, uintstatus, provide restricted
>> >> views of mintstatus.
>> >>
>> >> Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
>> >> ---
>> >>   target/riscv/cpu.h      |  2 ++
>> >>   target/riscv/cpu_bits.h | 11 +++++++++++
>> >>   target/riscv/csr.c      | 26 ++++++++++++++++++++++++++
>> >>   3 files changed, 39 insertions(+)
>> >>
>> >> diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
>> >> index 0a33d387ba..1a44ca62c7 100644
>> >> --- a/target/riscv/cpu.h
>> >> +++ b/target/riscv/cpu.h
>> >> @@ -159,6 +159,7 @@ struct CPURISCVState {
>> >>       target_ulong mip;
>> >>
>> >>       uint32_t miclaim;
>> >> +    uint32_t mintstatus; /* clic-spec */
>> >>
>> >>       target_ulong mie;
>> >>       target_ulong mideleg;
>> >> @@ -243,6 +244,7 @@ struct CPURISCVState {
>> >>
>> >>       /* Fields from here on are preserved across CPU reset. */
>> >>       QEMUTimer *timer; /* Internal timer */
>> >> +    void *clic;       /* clic interrupt controller */
>> > This should be the CLIC type.
>>
>> OK.
>>
>> Actually there are many versions of CLIC in my branch as different
>> devices. But it is better to use CLIC type for the upstream version.
>
>
> Hi Alistair and Zhiwei,
>
> Replacing void *clic with RISCVCLICState *clic may create a circular loop
> because CPURISCVState is also referenced in riscv_clic.h.
>
> However, I would like to ask what is the best approach to add
> the reference of CLIC device in CPURISCVState struct?
>
> There may be different kinds of CLIC devices.
> AFAK, there was another RFC patchset trying to add void *eclic
> for Nuclei processor into CPURISCVState struct:
> https://patchwork.kernel.org/project/qemu-devel/patch/20210507081654.1105=
6-2-wangjunqiang@iscas.ac.cn/
>
> Is it okay to add the device reference directly into CPURISCVState struct=
 like that,
> or we should create some abstraction for these CLIC devices?
> (However, I'm not sure how big the differences are for these CLIC devices=
...)

I would prefer to not have the CLIC in the struct at all.

Why is the CLIC required from the CPU?

I'm guessing we at least need it for CLIC CSR accesses. Could we
handle that in the CPU and avoid needing a reference to the CLIC?

Alistair

>
> Thanks,
> Frank Chang
>
>>
>>
>> >
>> >>   };
>> >>
>> >>   OBJECT_DECLARE_TYPE(RISCVCPU, RISCVCPUClass,
>> >> diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h
>> >> index caf4599207..c4ce6ec3d9 100644
>> >> --- a/target/riscv/cpu_bits.h
>> >> +++ b/target/riscv/cpu_bits.h
>> >> @@ -165,6 +165,7 @@
>> >>   #define CSR_MCAUSE          0x342
>> >>   #define CSR_MTVAL           0x343
>> >>   #define CSR_MIP             0x344
>> >> +#define CSR_MINTSTATUS      0x346 /* clic-spec-draft */
>> >>
>> >>   /* Legacy Machine Trap Handling (priv v1.9.1) */
>> >>   #define CSR_MBADADDR        0x343
>> >> @@ -183,6 +184,7 @@
>> >>   #define CSR_SCAUSE          0x142
>> >>   #define CSR_STVAL           0x143
>> >>   #define CSR_SIP             0x144
>> >> +#define CSR_SINTSTATUS      0x146 /* clic-spec-draft */
>> >>
>> >>   /* Legacy Supervisor Trap Handling (priv v1.9.1) */
>> >>   #define CSR_SBADADDR        0x143
>> >> @@ -585,6 +587,15 @@
>> >>   #define SIP_STIP                           MIP_STIP
>> >>   #define SIP_SEIP                           MIP_SEIP
>> >>
>> >> +/* mintstatus */
>> >> +#define MINTSTATUS_MIL                     0xff000000 /* mil[7:0] */
>> >> +#define MINTSTATUS_SIL                     0x0000ff00 /* sil[7:0] */
>> >> +#define MINTSTATUS_UIL                     0x000000ff /* uil[7:0] */
>> >> +
>> >> +/* sintstatus */
>> >> +#define SINTSTATUS_SIL                     0x0000ff00 /* sil[7:0] */
>> >> +#define SINTSTATUS_UIL                     0x000000ff /* uil[7:0] */
>> > The bit fields in the comments are out of date.
>>
>> I didn't notice it.   Fix it in next version.
>>
>> Thanks.
>>
>> Zhiwei
>>
>> >
>> > Alistair
>> >
>> >> +
>> >>   /* MIE masks */
>> >>   #define MIE_SEIE                           (1 << IRQ_S_EXT)
>> >>   #define MIE_UEIE                           (1 << IRQ_U_EXT)
>> >> diff --git a/target/riscv/csr.c b/target/riscv/csr.c
>> >> index d2585395bf..320b18ab60 100644
>> >> --- a/target/riscv/csr.c
>> >> +++ b/target/riscv/csr.c
>> >> @@ -188,6 +188,12 @@ static int pmp(CPURISCVState *env, int csrno)
>> >>   {
>> >>       return -!riscv_feature(env, RISCV_FEATURE_PMP);
>> >>   }
>> >> +
>> >> +static int clic(CPURISCVState *env, int csrno)
>> >> +{
>> >> +    return !!env->clic;
>> >> +}
>> >> +
>> >>   #endif
>> >>
>> >>   /* User Floating-Point CSRs */
>> >> @@ -734,6 +740,12 @@ static int rmw_mip(CPURISCVState *env, int csrno=
, target_ulong *ret_value,
>> >>       return 0;
>> >>   }
>> >>
>> >> +static int read_mintstatus(CPURISCVState *env, int csrno, target_ulo=
ng *val)
>> >> +{
>> >> +    *val =3D env->mintstatus;
>> >> +    return 0;
>> >> +}
>> >> +
>> >>   /* Supervisor Trap Setup */
>> >>   static int read_sstatus(CPURISCVState *env, int csrno, target_ulong=
 *val)
>> >>   {
>> >> @@ -893,6 +905,13 @@ static int rmw_sip(CPURISCVState *env, int csrno=
, target_ulong *ret_value,
>> >>       return ret;
>> >>   }
>> >>
>> >> +static int read_sintstatus(CPURISCVState *env, int csrno, target_ulo=
ng *val)
>> >> +{
>> >> +    target_ulong mask =3D SINTSTATUS_SIL | SINTSTATUS_UIL;
>> >> +    *val =3D env->mintstatus & mask;
>> >> +    return 0;
>> >> +}
>> >> +
>> >>   /* Supervisor Protection and Translation */
>> >>   static int read_satp(CPURISCVState *env, int csrno, target_ulong *v=
al)
>> >>   {
>> >> @@ -1644,5 +1663,12 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] =
=3D {
>> >>       [CSR_MHPMCOUNTER29H] =3D { "mhpmcounter29h", any32,  read_zero =
},
>> >>       [CSR_MHPMCOUNTER30H] =3D { "mhpmcounter30h", any32,  read_zero =
},
>> >>       [CSR_MHPMCOUNTER31H] =3D { "mhpmcounter31h", any32,  read_zero =
},
>> >> +
>> >> +    /* Machine Mode Core Level Interrupt Controller */
>> >> +    [CSR_MINTSTATUS] =3D { "mintstatus", clic,  read_mintstatus },
>> >> +
>> >> +    /* Supervisor Mode Core Level Interrupt Controller */
>> >> +    [CSR_SINTSTATUS] =3D { "sintstatus", clic,  read_sintstatus },
>> >> +
>> >>   #endif /* !CONFIG_USER_ONLY */
>> >>   };
>> >> --
>> >> 2.25.1
>> >>
>> >>
>>

