{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722003458725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722003458726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 11:17:38 2024 " "Processing started: Fri Jul 26 11:17:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722003458726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1722003458726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1722003458726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1722003458907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1722003458907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-ifsc_v1 " "Found design unit 1: fsm-ifsc_v1" {  } { { "fsm.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722003466630 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722003466630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1722003466630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm2-ifsc_v1 " "Found design unit 1: fsm2-ifsc_v1" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722003466631 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm2 " "Found entity 1: fsm2" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722003466631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1722003466631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm2 " "Elaborating entity \"fsm2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1722003466676 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NIVEL fsm2.vhd(45) " "VHDL Process Statement warning at fsm2.vhd(45): signal \"NIVEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466678 "|fsm2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMPO fsm2.vhd(52) " "VHDL Process Statement warning at fsm2.vhd(52): signal \"TEMPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466678 "|fsm2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMPO fsm2.vhd(58) " "VHDL Process Statement warning at fsm2.vhd(58): signal \"TEMPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466678 "|fsm2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMPO fsm2.vhd(65) " "VHDL Process Statement warning at fsm2.vhd(65): signal \"TEMPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466678 "|fsm2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAMBI fsm2.vhd(73) " "VHDL Process Statement warning at fsm2.vhd(73): signal \"GAMBI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466679 "|fsm2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NIVEL fsm2.vhd(75) " "VHDL Process Statement warning at fsm2.vhd(75): signal \"NIVEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466679 "|fsm2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NIVEL fsm2.vhd(82) " "VHDL Process Statement warning at fsm2.vhd(82): signal \"NIVEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466679 "|fsm2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMPO fsm2.vhd(89) " "VHDL Process Statement warning at fsm2.vhd(89): signal \"TEMPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466679 "|fsm2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NIVEL fsm2.vhd(96) " "VHDL Process Statement warning at fsm2.vhd(96): signal \"NIVEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466679 "|fsm2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMPO fsm2.vhd(104) " "VHDL Process Statement warning at fsm2.vhd(104): signal \"TEMPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm2.vhd" "" { Text "/home/luiza.k12/eld2/aula-27/fsm2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1722003466679 "|fsm2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722003466812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 11:17:46 2024 " "Processing ended: Fri Jul 26 11:17:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722003466812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722003466812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722003466812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1722003466812 ""}
