Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 11:46:06 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_106/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.712      -11.557                     25                 2993       -0.092       -0.798                     49                 2993        1.725        0.000                       0                  2994  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.712      -11.557                     25                 2993       -0.092       -0.798                     49                 2993        1.725        0.000                       0                  2994  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -0.712ns,  Total Violation      -11.557ns
Hold  :           49  Failing Endpoints,  Worst Slack       -0.092ns,  Total Violation       -0.798ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 genblk1[277].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 2.003ns (43.667%)  route 2.584ns (56.333%))
  Logic Levels:           19  (CARRY8=10 LUT2=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 5.735 - 4.000 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.210ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.190ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, estimated)     1.266     2.227    genblk1[277].reg_in/CLK
    SLICE_X126Y490       FDRE                                         r  genblk1[277].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y490       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.306 r  genblk1[277].reg_in/reg_out_reg[3]/Q
                         net (fo=11, estimated)       0.096     2.402    conv/mul130/reg_out_reg[7]_i_237_0[3]
    SLICE_X126Y490       LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.161     2.563 r  conv/mul130/reg_out[7]_i_544/O
                         net (fo=2, estimated)        0.179     2.742    conv/mul130/reg_out[7]_i_544_n_0
    SLICE_X126Y490       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.839 r  conv/mul130/reg_out[7]_i_548/O
                         net (fo=1, routed)           0.011     2.850    conv/mul130/reg_out[7]_i_548_n_0
    SLICE_X126Y490       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     2.984 r  conv/mul130/reg_out_reg[7]_i_237/O[7]
                         net (fo=2, estimated)        0.272     3.256    conv/add000181/z[7]
    SLICE_X123Y488       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.295 r  conv/add000181/reg_out[7]_i_238/O
                         net (fo=1, routed)           0.015     3.310    conv/add000181/reg_out[7]_i_238_n_0
    SLICE_X123Y488       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.427 r  conv/add000181/reg_out_reg[7]_i_103/CO[7]
                         net (fo=1, estimated)        0.026     3.453    conv/add000181/reg_out_reg[7]_i_103_n_0
    SLICE_X123Y489       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.529 r  conv/add000181/reg_out_reg[23]_i_384/O[1]
                         net (fo=2, estimated)        0.217     3.746    genblk1[276].reg_in/reg_out_reg[23]_i_254[0]
    SLICE_X124Y489       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.782 r  genblk1[276].reg_in/reg_out[23]_i_392/O
                         net (fo=1, routed)           0.009     3.791    conv/add000181/reg_out_reg[23]_i_158_1[0]
    SLICE_X124Y489       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.024 r  conv/add000181/reg_out_reg[23]_i_254/O[5]
                         net (fo=2, estimated)        0.374     4.398    conv/add000181/reg_out_reg[23]_i_254_n_10
    SLICE_X121Y489       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.449 r  conv/add000181/reg_out[23]_i_257/O
                         net (fo=1, routed)           0.022     4.471    conv/add000181/reg_out[23]_i_257_n_0
    SLICE_X121Y489       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     4.609 r  conv/add000181/reg_out_reg[23]_i_158/O[7]
                         net (fo=2, estimated)        0.231     4.840    conv/add000181/reg_out_reg[23]_i_158_n_8
    SLICE_X121Y492       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.893 r  conv/add000181/reg_out[23]_i_159/O
                         net (fo=1, routed)           0.015     4.908    conv/add000181/reg_out[23]_i_159_n_0
    SLICE_X121Y492       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.025 r  conv/add000181/reg_out_reg[23]_i_95/CO[7]
                         net (fo=1, estimated)        0.026     5.051    conv/add000181/reg_out_reg[23]_i_95_n_0
    SLICE_X121Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.107 r  conv/add000181/reg_out_reg[23]_i_90/O[0]
                         net (fo=2, estimated)        0.407     5.514    conv/add000181/reg_out_reg[23]_i_90_n_15
    SLICE_X123Y495       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     5.567 r  conv/add000181/reg_out[23]_i_93/O
                         net (fo=1, routed)           0.013     5.580    conv/add000181/reg_out[23]_i_93_n_0
    SLICE_X123Y495       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.186     5.766 r  conv/add000181/reg_out_reg[23]_i_46/CO[3]
                         net (fo=2, estimated)        0.222     5.988    conv/add000181/reg_out_reg[23]_i_46_n_4
    SLICE_X124Y493       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.038 r  conv/add000181/reg_out[23]_i_47/O
                         net (fo=1, routed)           0.009     6.047    conv/add000181/reg_out[23]_i_47_n_0
    SLICE_X124Y493       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     6.191 r  conv/add000181/reg_out_reg[23]_i_27/O[4]
                         net (fo=2, estimated)        0.403     6.594    conv/add000183/reg_out_reg[23]_0[19]
    SLICE_X124Y516       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     6.643 r  conv/add000183/reg_out[23]_i_6/O
                         net (fo=1, routed)           0.011     6.654    conv/add000183/reg_out[23]_i_6_n_0
    SLICE_X124Y516       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     6.788 r  conv/add000183/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.814    reg_out/D[23]
    SLICE_X124Y516       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, estimated)     1.065     5.735    reg_out/CLK
    SLICE_X124Y516       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.377     6.113    
                         clock uncertainty           -0.035     6.077    
    SLICE_X124Y516       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.102    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                 -0.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 demux/genblk1[331].z_reg[331][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[331].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.086ns (routing 0.190ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.210ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, estimated)     1.086     1.756    demux/CLK
    SLICE_X122Y479       FDRE                                         r  demux/genblk1[331].z_reg[331][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y479       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.814 r  demux/genblk1[331].z_reg[331][3]/Q
                         net (fo=1, estimated)        0.073     1.887    genblk1[331].reg_in/D[3]
    SLICE_X122Y480       FDRE                                         r  genblk1[331].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, estimated)     1.267     2.228    genblk1[331].reg_in/CLK
    SLICE_X122Y480       FDRE                                         r  genblk1[331].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.311     1.917    
    SLICE_X122Y480       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.979    genblk1[331].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                 -0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X126Y490  genblk1[277].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X126Y497  demux/genblk1[308].z_reg[308][1]/C



