#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:53:37 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Sat Nov  5 11:09:25 2022
# Process ID: 12428
# Current directory: C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/Sintesi/synth_1
# Command line: vivado.exe -log SistemaComplessivo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SistemaComplessivo.tcl
# Log file: C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/Sintesi/synth_1/SistemaComplessivo.vds
# Journal file: C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/Sintesi/synth_1\vivado.jou
# Running On: DESKTOP-UK1IBPM, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16924 MB
#-----------------------------------------------------------
source SistemaComplessivo.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.062 ; gain = 8.980
Command: synth_design -top SistemaComplessivo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SistemaComplessivo' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.vhd:18]
INFO: [Synth 8-3491] module 'PriorityEncoder' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/PriorityEncoder.vhd:5' bound to instance 'PrEncoder' of component 'PriorityEncoder' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.vhd:47]
INFO: [Synth 8-638] synthesizing module 'PriorityEncoder' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/PriorityEncoder.vhd:12]
INFO: [Synth 8-3491] module 'PriorityReferee' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/PriorityReferee.vhd:3' bound to instance 'SystemPriority' of component 'PriorityReferee' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/PriorityEncoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'PriorityReferee' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/PriorityReferee.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'PriorityReferee' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/PriorityReferee.vhd:10]
INFO: [Synth 8-3491] module 'Encoder_10_4' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/Encoder_10_4.vhd:3' bound to instance 'Encoder_10_4_0' of component 'Encoder_10_4' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/PriorityEncoder.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Encoder_10_4' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/Encoder_10_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Encoder_10_4' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/Encoder_10_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'PriorityEncoder' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Encoder_Priority _10_4/PriorityEncoder.vhd:12]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'display_seven_segments' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/display_seven_segments.vhd:13' bound to instance 'Disp' of component 'display_seven_segments' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.vhd:55]
INFO: [Synth 8-638] synthesizing module 'display_seven_segments' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/display_seven_segments.vhd:27]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1000 - type: integer 
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'clock_filter' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/clock_filter.vhd:13' bound to instance 'clk_filter' of component 'clock_filter' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/display_seven_segments.vhd:75]
INFO: [Synth 8-638] synthesizing module 'clock_filter' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/clock_filter.vhd:25]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/clock_filter.vhd:25]
INFO: [Synth 8-3491] module 'counter_mod8' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/counter_mod4.vhd:15' bound to instance 'counter_instance' of component 'counter_mod8' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/display_seven_segments.vhd:85]
INFO: [Synth 8-638] synthesizing module 'counter_mod8' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/counter_mod4.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'counter_mod8' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/counter_mod4.vhd:22]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/cathodes_manager.vhd:13' bound to instance 'cathodes_instance' of component 'cathodes_manager' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/display_seven_segments.vhd:93]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/cathodes_manager.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/cathodes_manager.vhd:59]
INFO: [Synth 8-226] default block is never used [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/cathodes_manager.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/cathodes_manager.vhd:20]
INFO: [Synth 8-3491] module 'anodes_manager' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/anodes_manager.vhd:13' bound to instance 'anodes_instance' of component 'anodes_manager' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/display_seven_segments.vhd:100]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/anodes_manager.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/anodes_manager.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/anodes_manager.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'display_seven_segments' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Display_7_segments/display_seven_segments.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'SistemaComplessivo' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.vhd:18]
WARNING: [Synth 8-7129] Port Inx[0] in module PriorityReferee is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.062 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1294.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'OutBcd[0]'. [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OutBcd[1]'. [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OutBcd[2]'. [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OutBcd[3]'. [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SistemaComplessivo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SistemaComplessivo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1310.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1310.188 ; gain = 16.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1310.188 ; gain = 16.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1310.188 ; gain = 16.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1310.188 ; gain = 16.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port input[0] in module SistemaComplessivo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1310.188 ; gain = 16.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1310.188 ; gain = 16.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1310.188 ; gain = 16.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1310.188 ; gain = 16.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.887 ; gain = 22.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.887 ; gain = 22.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.887 ; gain = 22.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.887 ; gain = 22.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.887 ; gain = 22.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.887 ; gain = 22.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     9|
|6     |LUT4   |     5|
|7     |LUT5   |    20|
|8     |LUT6   |     8|
|9     |FDRE   |    21|
|10    |IBUF   |    11|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.887 ; gain = 22.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1316.887 ; gain = 6.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1316.887 ; gain = 22.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: dcf49cc8
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1335.621 ; gain = 41.559
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto2_reti combinatorie elementari_ENCODER_BCD/SistemaComplessivo/Sintesi/synth_1/SistemaComplessivo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SistemaComplessivo_utilization_synth.rpt -pb SistemaComplessivo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  5 11:10:11 2022...
