{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448397185959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448397186002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 12:33:05 2015 " "Processing started: Tue Nov 24 12:33:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448397186002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448397186002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448397186002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448397188406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/D_FF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397189557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397189557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4x16.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder4x16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4x16 " "Found entity 1: decoder4x16" {  } { { "decoder4x16.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/decoder4x16.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397189701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397189701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux16_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397189835 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux16_1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397189835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397189835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5x32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5x32 " "Found entity 1: decoder5x32" {  } { { "decoder5x32.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/decoder5x32.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397189988 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5x32_testbench " "Found entity 2: decoder5x32_testbench" {  } { { "decoder5x32.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/decoder5x32.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397189988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397189988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_32 " "Found entity 1: DFF_32" {  } { { "DFF_32.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/DFF_32.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190131 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_32_testbench " "Found entity 2: DFF_32_testbench" {  } { { "DFF_32.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/DFF_32.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397190131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_32 " "Found entity 1: mux32_32" {  } { { "mux32_32.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux32_32.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190267 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_32_testbench " "Found entity 2: mux32_32_testbench" {  } { { "mux32_32.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux32_32.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397190267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/regfile.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190403 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/regfile.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397190403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux32_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190536 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397190536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder2x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "decoder2x4.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/decoder2x4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397190701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroflag.sv 2 2 " "Found 2 design units, including 2 entities, in source file zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroFlag " "Found entity 1: zeroFlag" {  } { { "zeroFlag.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/zeroFlag.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190863 ""} { "Info" "ISGN_ENTITY_NAME" "2 zeroFlag_testbench " "Found entity 2: zeroFlag_testbench" {  } { { "zeroFlag.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/zeroFlag.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397190863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397190863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor32Bit " "Found entity 1: nor32Bit" {  } { { "nor32Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/nor32Bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191080 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor32Bit_testbench " "Found entity 2: nor32Bit_testbench" {  } { { "nor32Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/nor32Bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397191080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor32_1 " "Found entity 1: nor32_1" {  } { { "nor32_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/nor32_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191234 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor32_1_testbench " "Found entity 2: nor32_1_testbench" {  } { { "nor32_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/nor32_1.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397191234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_32Bit " "Found entity 1: mux4_1_32Bit" {  } { { "mux4_1_32Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux4_1_32Bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397191359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux4_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191483 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux4_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397191483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1Bit " "Found entity 1: mux2_1Bit" {  } { { "mux2_1Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1Bit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191615 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1Bit_testbench " "Found entity 2: mux2_1Bit_testbench" {  } { { "mux2_1Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1Bit.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397191615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_32bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_32Bit " "Found entity 1: mux2_1_32Bit" {  } { { "mux2_1_32Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1_32Bit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191755 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_32Bit_testbench " "Found entity 2: mux2_1_32Bit_testbench" {  } { { "mux2_1_32Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1_32Bit.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397191755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191898 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397191898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397191898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcsltu.sv 2 2 " "Found 2 design units, including 2 entities, in source file calcsltu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calcSltu " "Found entity 1: calcSltu" {  } { { "calcSltu.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/calcSltu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397192041 ""} { "Info" "ISGN_ENTITY_NAME" "2 calcSltu_testbench " "Found entity 2: calcSltu_testbench" {  } { { "calcSltu.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/calcSltu.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397192041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397192041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alubit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alubit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUbit " "Found entity 1: ALUbit" {  } { { "ALUbit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/ALUbit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397192178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397192178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397192336 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUStimulus " "Found entity 2: ALUStimulus" {  } { { "alu.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/alu.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397192336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397192336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder32Bit " "Found entity 1: adder32Bit" {  } { { "adder32Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/adder32Bit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397192501 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder32Bit_testbench " "Found entity 2: adder32Bit_testbench" {  } { { "adder32Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/adder32Bit.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397192501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397192501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397192769 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_testbench " "Found entity 2: adder_testbench" {  } { { "adder.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/adder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397192769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397192769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataMem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397193085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/InstructionMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193237 ""} { "Info" "ISGN_ENTITY_NAME" "2 instrmemstimulus " "Found entity 2: instrmemstimulus" {  } { { "InstructionMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/InstructionMem.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397193237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/CPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193360 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_testbench " "Found entity 2: CPU_testbench" {  } { { "CPU.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/CPU.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397193360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.sv 2 2 " "Found 2 design units, including 2 entities, in source file controls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/controls.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193498 ""} { "Info" "ISGN_ENTITY_NAME" "2 controls_testbench " "Found entity 2: controls_testbench" {  } { { "controls.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/controls.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397193498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder30bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder30bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder30Bit " "Found entity 1: adder30Bit" {  } { { "adder30bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/adder30bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193705 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder30Bit_testbench " "Found entity 2: adder30Bit_testbench" {  } { { "adder30bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/adder30bit.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397193705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_30bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_30bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_30Bit " "Found entity 1: mux2_1_30Bit" {  } { { "mux2_1_30Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1_30Bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193995 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_30Bit_testbench " "Found entity 2: mux2_1_30Bit_testbench" {  } { { "mux2_1_30Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1_30Bit.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397193995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397193995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_5bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_5Bit " "Found entity 1: mux2_1_5Bit" {  } { { "mux2_1_5Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1_5Bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397194167 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_5Bit_testbench " "Found entity 2: mux2_1_5Bit_testbench" {  } { { "mux2_1_5Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1_5Bit.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397194167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397194167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397194372 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataPath_testbench " "Found entity 2: dataPath_testbench" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397194372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397194372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextnd.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextnd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtnd " "Found entity 1: signExtnd" {  } { { "signExtnd.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/signExtnd.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397194547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397194547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathtest.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapathtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPathTEST " "Found entity 1: dataPathTEST" {  } { { "dataPathTEST.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPathTEST.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397194760 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataPathTEST_testbench " "Found entity 2: dataPathTEST_testbench" {  } { { "dataPathTEST.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPathTEST.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397194760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397194760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195028 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_testbench " "Found entity 2: PC_testbench" {  } { { "PC.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/PC.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397195028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrfu.sv 2 2 " "Found 2 design units, including 2 entities, in source file instrfu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrFU " "Found entity 1: instrFU" {  } { { "instrFU.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/instrFU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195178 ""} { "Info" "ISGN_ENTITY_NAME" "2 instrFU_testbench " "Found entity 2: instrFU_testbench" {  } { { "instrFU.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/instrFU.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397195178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file register32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register32Bit " "Found entity 1: register32Bit" {  } { { "register32Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/register32Bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195314 ""} { "Info" "ISGN_ENTITY_NAME" "2 register32Bit_testbench " "Found entity 2: register32Bit_testbench" {  } { { "register32Bit.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/register32Bit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397195314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecontrols.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecontrols.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineControls " "Found entity 1: PipelineControls" {  } { { "PipelineControls.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/PipelineControls.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397195469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeReg " "Found entity 1: DecodeReg" {  } { { "DecodeReg.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/DecodeReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397195631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397195769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397195908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397195908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelineexecute.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelineexecute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineExecute " "Found entity 1: PipelineExecute" {  } { { "PipelineExecute.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/PipelineExecute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397196065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397196065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelinemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineMem " "Found entity 1: PipelineMem" {  } { { "PipelineMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/PipelineMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397196210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397196210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinedecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelinedecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineDecode " "Found entity 1: PipelineDecode" {  } { { "PipelineDecode.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/PipelineDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448397196349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448397196349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448397198325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32Bit register32Bit:instrFetch " "Elaborating entity \"register32Bit\" for hierarchy \"register32Bit:instrFetch\"" {  } { { "CPU.sv" "instrFetch" { Text "U:/EE471labs/Lab4.2/LAB4/CPU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397198560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF register32Bit:instrFetch\|D_FF:eachDff\[0\].dff " "Elaborating entity \"D_FF\" for hierarchy \"register32Bit:instrFetch\|D_FF:eachDff\[0\].dff\"" {  } { { "register32Bit.sv" "eachDff\[0\].dff" { Text "U:/EE471labs/Lab4.2/LAB4/register32Bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397198623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls controls:calcCtrls " "Elaborating entity \"controls\" for hierarchy \"controls:calcCtrls\"" {  } { { "CPU.sv" "calcCtrls" { Text "U:/EE471labs/Lab4.2/LAB4/CPU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397198689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrFU instrFU:getinstr " "Elaborating entity \"instrFU\" for hierarchy \"instrFU:getinstr\"" {  } { { "CPU.sv" "getinstr" { Text "U:/EE471labs/Lab4.2/LAB4/CPU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397198767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC instrFU:getinstr\|PC:programCounter " "Elaborating entity \"PC\" for hierarchy \"instrFU:getinstr\|PC:programCounter\"" {  } { { "instrFU.sv" "programCounter" { Text "U:/EE471labs/Lab4.2/LAB4/instrFU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397198838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_30Bit instrFU:getinstr\|mux2_1_30Bit:detPCMux " "Elaborating entity \"mux2_1_30Bit\" for hierarchy \"instrFU:getinstr\|mux2_1_30Bit:detPCMux\"" {  } { { "instrFU.sv" "detPCMux" { Text "U:/EE471labs/Lab4.2/LAB4/instrFU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397198916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1Bit instrFU:getinstr\|mux2_1_30Bit:detPCMux\|mux2_1Bit:eachDec\[0\].mux0 " "Elaborating entity \"mux2_1Bit\" for hierarchy \"instrFU:getinstr\|mux2_1_30Bit:detPCMux\|mux2_1Bit:eachDec\[0\].mux0\"" {  } { { "mux2_1_30Bit.sv" "eachDec\[0\].mux0" { Text "U:/EE471labs/Lab4.2/LAB4/mux2_1_30Bit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397198961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtnd instrFU:getinstr\|signExtnd:extImm16 " "Elaborating entity \"signExtnd\" for hierarchy \"instrFU:getinstr\|signExtnd:extImm16\"" {  } { { "instrFU.sv" "extImm16" { Text "U:/EE471labs/Lab4.2/LAB4/instrFU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder30Bit instrFU:getinstr\|adder30Bit:adder30 " "Elaborating entity \"adder30Bit\" for hierarchy \"instrFU:getinstr\|adder30Bit:adder30\"" {  } { { "instrFU.sv" "adder30" { Text "U:/EE471labs/Lab4.2/LAB4/instrFU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder instrFU:getinstr\|adder30Bit:adder30\|adder:eachBit\[0\].addrBit " "Elaborating entity \"adder\" for hierarchy \"instrFU:getinstr\|adder30Bit:adder30\|adder:eachBit\[0\].addrBit\"" {  } { { "adder30bit.sv" "eachBit\[0\].addrBit" { Text "U:/EE471labs/Lab4.2/LAB4/adder30bit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem instrFU:getinstr\|InstructionMem:getInstr " "Elaborating entity \"InstructionMem\" for hierarchy \"instrFU:getinstr\|InstructionMem:getInstr\"" {  } { { "instrFU.sv" "getInstr" { Text "U:/EE471labs/Lab4.2/LAB4/instrFU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199241 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 1023 InstructionMem.sv(50) " "Verilog HDL warning at InstructionMem.sv(50): number of words (13) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstructionMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/InstructionMem.sv" 50 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1448397199273 "|CPU|instrFU:getinstr|InstructionMem:getInstr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.data_a 0 InstructionMem.sv(9) " "Net \"instrmem.data_a\" at InstructionMem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/InstructionMem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199273 "|CPU|instrFU:getinstr|InstructionMem:getInstr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.waddr_a 0 InstructionMem.sv(9) " "Net \"instrmem.waddr_a\" at InstructionMem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/InstructionMem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199273 "|CPU|instrFU:getinstr|InstructionMem:getInstr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.we_a 0 InstructionMem.sv(9) " "Net \"instrmem.we_a\" at InstructionMem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/InstructionMem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199273 "|CPU|instrFU:getinstr|InstructionMem:getInstr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:data " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:data\"" {  } { { "CPU.sv" "data" { Text "U:/EE471labs/Lab4.2/LAB4/CPU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199292 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALUSrc_dec 0 dataPath.sv(30) " "Net \"ALUSrc_dec\" at dataPath.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199295 "|CPU|dataPath:data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Branch_dec 0 dataPath.sv(30) " "Net \"Branch_dec\" at dataPath.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199295 "|CPU|dataPath:data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALUControl0_dec 0 dataPath.sv(30) " "Net \"ALUControl0_dec\" at dataPath.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199295 "|CPU|dataPath:data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALUControl1_dec 0 dataPath.sv(30) " "Net \"ALUControl1_dec\" at dataPath.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199295 "|CPU|dataPath:data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MemWrite_dec 0 dataPath.sv(30) " "Net \"MemWrite_dec\" at dataPath.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199295 "|CPU|dataPath:data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MemToReg_dec 0 dataPath.sv(30) " "Net \"MemToReg_dec\" at dataPath.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199295 "|CPU|dataPath:data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RegDest_dec 0 dataPath.sv(30) " "Net \"RegDest_dec\" at dataPath.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199296 "|CPU|dataPath:data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RegWrite_dec 0 dataPath.sv(30) " "Net \"RegWrite_dec\" at dataPath.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1448397199296 "|CPU|dataPath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeReg dataPath:data\|DecodeReg:decStage " "Elaborating entity \"DecodeReg\" for hierarchy \"dataPath:data\|DecodeReg:decStage\"" {  } { { "dataPath.sv" "decStage" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 30 DecodeReg.sv(13) " "Verilog HDL assignment warning at DecodeReg.sv(13): truncated value with size 31 to match size of target (30)" {  } { { "DecodeReg.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/DecodeReg.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397199605 "|CPU|dataPath:data|DecodeReg:decStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_5Bit dataPath:data\|DecodeReg:decStage\|mux2_1_5Bit:regDestMux " "Elaborating entity \"mux2_1_5Bit\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|mux2_1_5Bit:regDestMux\"" {  } { { "DecodeReg.sv" "regDestMux" { Text "U:/EE471labs/Lab4.2/LAB4/DecodeReg.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile dataPath:data\|DecodeReg:decStage\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\"" {  } { { "DecodeReg.sv" "rf" { Text "U:/EE471labs/Lab4.2/LAB4/DecodeReg.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5x32 dataPath:data\|DecodeReg:decStage\|regfile:rf\|decoder5x32:dec1 " "Elaborating entity \"decoder5x32\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\|decoder5x32:dec1\"" {  } { { "regfile.sv" "dec1" { Text "U:/EE471labs/Lab4.2/LAB4/regfile.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4x16 dataPath:data\|DecodeReg:decStage\|regfile:rf\|decoder5x32:dec1\|decoder4x16:dec0 " "Elaborating entity \"decoder4x16\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\|decoder5x32:dec1\|decoder4x16:dec0\"" {  } { { "decoder5x32.sv" "dec0" { Text "U:/EE471labs/Lab4.2/LAB4/decoder5x32.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 dataPath:data\|DecodeReg:decStage\|regfile:rf\|decoder5x32:dec1\|decoder4x16:dec0\|decoder2x4:master " "Elaborating entity \"decoder2x4\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\|decoder5x32:dec1\|decoder4x16:dec0\|decoder2x4:master\"" {  } { { "decoder4x16.sv" "master" { Text "U:/EE471labs/Lab4.2/LAB4/decoder4x16.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397199987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_32 dataPath:data\|DecodeReg:decStage\|regfile:rf\|DFF_32:zeroReg " "Elaborating entity \"DFF_32\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\|DFF_32:zeroReg\"" {  } { { "regfile.sv" "zeroReg" { Text "U:/EE471labs/Lab4.2/LAB4/regfile.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397200058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 dataPath:data\|DecodeReg:decStage\|regfile:rf\|DFF_32:zeroReg\|mux2_1:eachDff\[0\].enableDFF " "Elaborating entity \"mux2_1\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\|DFF_32:zeroReg\|mux2_1:eachDff\[0\].enableDFF\"" {  } { { "DFF_32.sv" "eachDff\[0\].enableDFF" { Text "U:/EE471labs/Lab4.2/LAB4/DFF_32.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397200092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_32 dataPath:data\|DecodeReg:decStage\|regfile:rf\|mux32_32:mux1 " "Elaborating entity \"mux32_32\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\|mux32_32:mux1\"" {  } { { "regfile.sv" "mux1" { Text "U:/EE471labs/Lab4.2/LAB4/regfile.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397200973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 dataPath:data\|DecodeReg:decStage\|regfile:rf\|mux32_32:mux1\|mux32_1:eachBit\[0\].mux " "Elaborating entity \"mux32_1\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\|mux32_32:mux1\|mux32_1:eachBit\[0\].mux\"" {  } { { "mux32_32.sv" "eachBit\[0\].mux" { Text "U:/EE471labs/Lab4.2/LAB4/mux32_32.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397201029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 dataPath:data\|DecodeReg:decStage\|regfile:rf\|mux32_32:mux1\|mux32_1:eachBit\[0\].mux\|mux16_1:mux0 " "Elaborating entity \"mux16_1\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\|mux32_32:mux1\|mux32_1:eachBit\[0\].mux\|mux16_1:mux0\"" {  } { { "mux32_1.sv" "mux0" { Text "U:/EE471labs/Lab4.2/LAB4/mux32_1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397201090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 dataPath:data\|DecodeReg:decStage\|regfile:rf\|mux32_32:mux1\|mux32_1:eachBit\[0\].mux\|mux16_1:mux0\|mux4_1:master " "Elaborating entity \"mux4_1\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|regfile:rf\|mux32_32:mux1\|mux32_1:eachBit\[0\].mux\|mux16_1:mux0\|mux4_1:master\"" {  } { { "mux16_1.sv" "master" { Text "U:/EE471labs/Lab4.2/LAB4/mux16_1.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397201153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_32Bit dataPath:data\|DecodeReg:decStage\|mux2_1_32Bit:signImmMux " "Elaborating entity \"mux2_1_32Bit\" for hierarchy \"dataPath:data\|DecodeReg:decStage\|mux2_1_32Bit:signImmMux\"" {  } { { "DecodeReg.sv" "signImmMux" { Text "U:/EE471labs/Lab4.2/LAB4/DecodeReg.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397203085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineDecode dataPath:data\|PipelineDecode:decCtrls " "Elaborating entity \"PipelineDecode\" for hierarchy \"dataPath:data\|PipelineDecode:decCtrls\"" {  } { { "dataPath.sv" "decCtrls" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397203366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute dataPath:data\|Execute:exStage " "Elaborating entity \"Execute\" for hierarchy \"dataPath:data\|Execute:exStage\"" {  } { { "dataPath.sv" "exStage" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397203505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dataPath:data\|Execute:exStage\|alu:aluComp " "Elaborating entity \"alu\" for hierarchy \"dataPath:data\|Execute:exStage\|alu:aluComp\"" {  } { { "Execute.sv" "aluComp" { Text "U:/EE471labs/Lab4.2/LAB4/Execute.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397203698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32Bit dataPath:data\|Execute:exStage\|alu:aluComp\|adder32Bit:adder " "Elaborating entity \"adder32Bit\" for hierarchy \"dataPath:data\|Execute:exStage\|alu:aluComp\|adder32Bit:adder\"" {  } { { "alu.sv" "adder" { Text "U:/EE471labs/Lab4.2/LAB4/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397203818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32Bit dataPath:data\|Execute:exStage\|alu:aluComp\|nor32Bit:norCalc " "Elaborating entity \"nor32Bit\" for hierarchy \"dataPath:data\|Execute:exStage\|alu:aluComp\|nor32Bit:norCalc\"" {  } { { "alu.sv" "norCalc" { Text "U:/EE471labs/Lab4.2/LAB4/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397203960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcSltu dataPath:data\|Execute:exStage\|alu:aluComp\|calcSltu:calculateSltu " "Elaborating entity \"calcSltu\" for hierarchy \"dataPath:data\|Execute:exStage\|alu:aluComp\|calcSltu:calculateSltu\"" {  } { { "alu.sv" "calculateSltu" { Text "U:/EE471labs/Lab4.2/LAB4/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397204009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1_32Bit dataPath:data\|Execute:exStage\|alu:aluComp\|mux4_1_32Bit:outputCtrl " "Elaborating entity \"mux4_1_32Bit\" for hierarchy \"dataPath:data\|Execute:exStage\|alu:aluComp\|mux4_1_32Bit:outputCtrl\"" {  } { { "alu.sv" "outputCtrl" { Text "U:/EE471labs/Lab4.2/LAB4/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397204051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroFlag dataPath:data\|Execute:exStage\|alu:aluComp\|zeroFlag:calcZero " "Elaborating entity \"zeroFlag\" for hierarchy \"dataPath:data\|Execute:exStage\|alu:aluComp\|zeroFlag:calcZero\"" {  } { { "alu.sv" "calcZero" { Text "U:/EE471labs/Lab4.2/LAB4/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397204137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineExecute dataPath:data\|PipelineExecute:exCtrls " "Elaborating entity \"PipelineExecute\" for hierarchy \"dataPath:data\|PipelineExecute:exCtrls\"" {  } { { "dataPath.sv" "exCtrls" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397204201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory dataPath:data\|Memory:memStage " "Elaborating entity \"Memory\" for hierarchy \"dataPath:data\|Memory:memStage\"" {  } { { "dataPath.sv" "memStage" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397204308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataPath:data\|Memory:memStage\|dataMem:datMem " "Elaborating entity \"dataMem\" for hierarchy \"dataPath:data\|Memory:memStage\|dataMem:datMem\"" {  } { { "Memory.sv" "datMem" { Text "U:/EE471labs/Lab4.2/LAB4/Memory.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397204449 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 1023 dataMem.sv(58) " "Verilog HDL warning at dataMem.sv(58): number of words (10) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "dataMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataMem.sv" 58 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1448397204555 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(1) " "Verilog HDL assignment warning at test03.out(1): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204555 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(2) " "Verilog HDL assignment warning at test03.out(2): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204561 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(3) " "Verilog HDL assignment warning at test03.out(3): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204561 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(4) " "Verilog HDL assignment warning at test03.out(4): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204561 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(5) " "Verilog HDL assignment warning at test03.out(5): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204561 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(6) " "Verilog HDL assignment warning at test03.out(6): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204561 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(7) " "Verilog HDL assignment warning at test03.out(7): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204562 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(8) " "Verilog HDL assignment warning at test03.out(8): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204562 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(9) " "Verilog HDL assignment warning at test03.out(9): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204562 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 test03.out(10) " "Verilog HDL assignment warning at test03.out(10): truncated value with size 128 to match size of target (8)" {  } { { "test03.out" "" { Text "U:/EE471labs/Lab4.2/LAB4/test03.out" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448397204562 "|CPU|dataPath:data|dataMem:datMem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "datamem dataMem.sv(57) " "Verilog HDL warning at dataMem.sv(57): initial value for variable datamem should be constant" {  } { { "dataMem.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/dataMem.sv" 57 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1448397204562 "|CPU|dataPath:data|dataMem:datMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineMem dataPath:data\|PipelineMem:memCtrls " "Elaborating entity \"PipelineMem\" for hierarchy \"dataPath:data\|PipelineMem:memCtrls\"" {  } { { "dataPath.sv" "memCtrls" { Text "U:/EE471labs/Lab4.2/LAB4/dataPath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448397204611 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1448397212935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE471labs/Lab4.2/LAB4/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE471labs/Lab4.2/LAB4/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1448397218654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448397221614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448397221614 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/CPU.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448397222897 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.sv" "" { Text "U:/EE471labs/Lab4.2/LAB4/CPU.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448397222897 "|CPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1448397222897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448397222909 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448397222909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448397222909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448397224024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 12:33:43 2015 " "Processing ended: Tue Nov 24 12:33:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448397224024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448397224024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448397224024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448397224024 ""}
