{"Source Block": ["hdl/library/common/ad_iqcor.v@120:139@HdlStmProcess", "    p1_data_p <= p1_data_p_i_s + p1_data_p_q_s;\n  end\n\n  // output registers\n\n  always @(posedge clk) begin\n    valid_out <= p1_valid;\n    if (iqcor_enable == 1'b1) begin\n      data_out <= p1_data_p[29:14];\n    end else if (IQSEL == 1) begin\n      data_out <= p1_data_q;\n    end else begin\n      data_out <= p1_data_i;\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[129, "    end else if (IQSEL == 1) begin\n"]], "Add": [[129, "    end else if (Q_OR_I_N == 1) begin\n"]]}}