==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.134 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.88 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.82 seconds; current allocated memory: 93.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(float*, float const (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 32 in loop 'prod4'(nn_15x15/nn.cpp:8:14) has been inferred on port 'IN_BUS' (nn_15x15/nn.cpp:8:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.29 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.71 seconds; current allocated memory: 96.353 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.354 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 101.054 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.352 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:7) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:71) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:85) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:98) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:111) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:23) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:58) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:131) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 122.089 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'col4' (nn_15x15/nn.cpp:7:13) in function 'nn_inference' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:27:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:87:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:100:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:62:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 120.686 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:114) [1111]  (3.35 ns)
	'and' operation ('and_ln114_1', nn_15x15/nn.cpp:114) [1112]  (0.331 ns)
	'select' operation ('max_val', nn_15x15/nn.cpp:114) [1115]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', nn_15x15/nn.cpp:114) [1086]  (0 ns)
	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:114) [1111]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 125.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.38 seconds. CPU system time: 0 seconds. Elapsed time: 2.39 seconds; current allocated memory: 133.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/OUT_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.39 seconds; current allocated memory: 153.682 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_53_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.138 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.64 seconds; current allocated memory: 93.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(float*, float const (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 32 in loop 'prod4'(nn_15x15/nn.cpp:8:14) has been inferred on port 'IN_BUS' (nn_15x15/nn.cpp:8:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.25 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.58 seconds; current allocated memory: 96.374 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 100.382 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:7) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:71) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:85) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:98) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:23) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:58) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 122.106 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'col4' (nn_15x15/nn.cpp:7:13) in function 'nn_inference' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:27:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:87:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:100:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:62:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 120.710 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1111]  (3.35 ns)
	'and' operation ('and_ln115_1', nn_15x15/nn.cpp:115) [1112]  (0.331 ns)
	'select' operation ('max_val', nn_15x15/nn.cpp:115) [1115]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', nn_15x15/nn.cpp:115) [1086]  (0 ns)
	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1111]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 125.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 133.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/OUT_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.3 seconds; current allocated memory: 153.691 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_54_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.138 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.93 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.63 seconds; current allocated memory: 93.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(float*, float const (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-248] cyclic partitioned array 'input_img' on dimension 1 with 8 (nn_15x15/nn.cpp:126:146)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.23 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.56 seconds; current allocated memory: 96.372 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.373 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 101.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 100.408 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:7) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:71) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:85) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:98) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:111) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:23) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:58) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 122.215 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:7:13) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:27:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:87:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:100:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:62:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 122.034 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'col4_prod4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation ('sum', nn_15x15/nn.cpp:9) and 'select' operation ('select_ln6_1', nn_15x15/nn.cpp:6).
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'col4_prod4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation ('sum', nn_15x15/nn.cpp:9) and 'select' operation ('select_ln6_1', nn_15x15/nn.cpp:6).
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'col4_prod4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'fadd' operation ('sum', nn_15x15/nn.cpp:9) and 'select' operation ('select_ln6_1', nn_15x15/nn.cpp:6).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (12.561ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fadd' operation ('sum', nn_15x15/nn.cpp:9) [335]  (6.02 ns)
	'phi' operation ('sum') with incoming values : ('sum', nn_15x15/nn.cpp:9) [265]  (0 ns)
	'select' operation ('select_ln6_1', nn_15x15/nn.cpp:6) [276]  (0.525 ns)
	'fadd' operation ('sum', nn_15x15/nn.cpp:9) [335]  (6.02 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0 seconds. Elapsed time: 1.8 seconds; current allocated memory: 126.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.23 seconds; current allocated memory: 135.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/OUT_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.87 seconds; current allocated memory: 158.325 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_13_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.138 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'factor': nn_15x15/nn.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.93 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.64 seconds; current allocated memory: 93.878 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(float*, float const (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 32 in loop 'prod4'(nn_15x15/nn.cpp:8:14) has been inferred on port 'IN_BUS' (nn_15x15/nn.cpp:8:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.14 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.52 seconds; current allocated memory: 96.627 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.628 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.315 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 100.599 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:7) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:71) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:85) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:98) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:111) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:23) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:58) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 122.309 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'col4' (nn_15x15/nn.cpp:7:13) in function 'nn_inference' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:27:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:87:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:100:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:62:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 120.926 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:114) [1111]  (3.35 ns)
	'and' operation ('and_ln114_1', nn_15x15/nn.cpp:114) [1112]  (0.331 ns)
	'select' operation ('max_val', nn_15x15/nn.cpp:114) [1115]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', nn_15x15/nn.cpp:114) [1086]  (0 ns)
	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:114) [1111]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 125.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.38 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 134.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/OUT_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.3 seconds; current allocated memory: 153.898 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.295 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: nn_15x15/nn.cpp:138:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: nn_15x15/nn.cpp:140:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: nn_15x15/nn.cpp:142:28
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: nn_15x15/nn.cpp:144:28
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file nn_15x15/nn.cpp
WARNING: [HLS 207-5523] missing argument for 'factor': nn_15x15/nn.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.68 seconds; current allocated memory: 94.517 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 32 in loop 'prod4'(nn_15x15/nn.cpp:8:14) has been inferred on port 'IN_BUS' (nn_15x15/nn.cpp:8:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.27 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.54 seconds; current allocated memory: 96.900 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.901 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.424 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 100.924 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:98) in function 'hw_act_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:85) in function 'hw_act_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:71) in function 'hw_act_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:7) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:23) in function 'hwmm_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:41) in function 'hwmm_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:58) in function 'hwmm_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:111) in function 'hw_act_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:58) in function 'hwmm_layer4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:41) in function 'hwmm_layer3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:23) in function 'hwmm_layer2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:58) in function 'hwmm_layer4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:41) in function 'hwmm_layer3' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:23) in function 'hwmm_layer2' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'nn_inference' (nn_15x15/nn.cpp:133:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Variable 'temp_output[0]' (nn_15x15/nn.cpp:133) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'temp_output[0]' has write operations in process function 'hwmm_layer1' (nn_15x15/nn.cpp:6:39) (around nn_15x15/nn.cpp:138).
INFO: [HLS 200-992] Variable 'temp_output[0]' has read and write operations in process function 'hw_act_layer1' (nn_15x15/nn.cpp:70) (around nn_15x15/nn.cpp:139).
ERROR: [HLS 200-779] Non-shared array 'temp_output[0]' (nn_15x15/nn.cpp:133) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'temp_output[0]' has write operations in process function 'hwmm_layer1' (nn_15x15/nn.cpp:6:39) (around nn_15x15/nn.cpp:138).
INFO: [HLS 200-992] Variable 'temp_output[0]' has read and write operations in process function 'hw_act_layer1' (nn_15x15/nn.cpp:70) (around nn_15x15/nn.cpp:139).
INFO: [HLS 200-992] Variable 'temp_output[0]' has read operations in process function 'hwmm_layer2' (nn_15x15/nn.cpp:22:35) (around nn_15x15/nn.cpp:140).
ERROR: [HLS 200-979] Variable 'temp_output2[0]' (nn_15x15/nn.cpp:134) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'temp_output2[0]' has write operations in process function 'hwmm_layer2' (nn_15x15/nn.cpp:22:35) (around nn_15x15/nn.cpp:140).
INFO: [HLS 200-992] Variable 'temp_output2[0]' has read and write operations in process function 'hw_act_layer2' (nn_15x15/nn.cpp:84) (around nn_15x15/nn.cpp:141).
ERROR: [HLS 200-779] Non-shared array 'temp_output2[0]' (nn_15x15/nn.cpp:134) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'temp_output2[0]' has write operations in process function 'hwmm_layer2' (nn_15x15/nn.cpp:22:35) (around nn_15x15/nn.cpp:140).
INFO: [HLS 200-992] Variable 'temp_output2[0]' has read and write operations in process function 'hw_act_layer2' (nn_15x15/nn.cpp:84) (around nn_15x15/nn.cpp:141).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.295 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'factor': nn_15x15/nn.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.67 seconds; current allocated memory: 94.084 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(float*, float const (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 32 in loop 'prod4'(nn_15x15/nn.cpp:8:14) has been inferred on port 'IN_BUS' (nn_15x15/nn.cpp:8:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.28 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.61 seconds; current allocated memory: 96.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.907 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.592 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.871 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:7) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:71) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:85) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:98) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:111) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:23) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:58) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 122.581 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'col4' (nn_15x15/nn.cpp:7:13) in function 'nn_inference' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:27:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:87:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:100:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:62:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 121.224 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:114) [1111]  (3.35 ns)
	'and' operation ('and_ln114_1', nn_15x15/nn.cpp:114) [1112]  (0.331 ns)
	'select' operation ('max_val', nn_15x15/nn.cpp:114) [1115]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', nn_15x15/nn.cpp:114) [1086]  (0 ns)
	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:114) [1111]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 125.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.42 seconds; current allocated memory: 134.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/IN_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/OUT_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.3 seconds; current allocated memory: 154.177 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.295 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'factor': nn_15x15/nn.cpp:127:9
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:128:39
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:129:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.95 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.66 seconds; current allocated memory: 94.104 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(float*, float const (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:126:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.62 seconds; current allocated memory: 96.838 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.838 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.515 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.801 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:7) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:71) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:85) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:98) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:111) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:23) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:41) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:58) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:23) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:58) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 122.517 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:7:13) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:27:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:87:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:100:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:62:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 121.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'col4_prod4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation ('sum', nn_15x15/nn.cpp:9) and 'select' operation ('select_ln6_1', nn_15x15/nn.cpp:6).
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'col4_prod4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation ('sum', nn_15x15/nn.cpp:9) and 'select' operation ('select_ln6_1', nn_15x15/nn.cpp:6).
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'col4_prod4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'fadd' operation ('sum', nn_15x15/nn.cpp:9) and 'select' operation ('select_ln6_1', nn_15x15/nn.cpp:6).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (12.561ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fadd' operation ('sum', nn_15x15/nn.cpp:9) [271]  (6.02 ns)
	'phi' operation ('sum') with incoming values : ('sum', nn_15x15/nn.cpp:9) [244]  (0 ns)
	'select' operation ('select_ln6_1', nn_15x15/nn.cpp:6) [255]  (0.525 ns)
	'fadd' operation ('sum', nn_15x15/nn.cpp:9) [271]  (6.02 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.81 seconds; current allocated memory: 126.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.19 seconds; current allocated memory: 135.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.18 seconds; current allocated memory: 154.250 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.295 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'factor': nn_15x15/nn.cpp:128:9
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:129:39
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:130:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.97 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.68 seconds; current allocated memory: 94.104 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.21 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.56 seconds; current allocated memory: 96.822 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.822 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.471 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:112) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:137) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 124.467 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 143.729 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 1131, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.95 seconds; current allocated memory: 152.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.8 seconds; current allocated memory: 175.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1069]  (3.35 ns)
	'and' operation ('and_ln115_1', nn_15x15/nn.cpp:115) [1070]  (0.331 ns)
	'select' operation ('max_val', nn_15x15/nn.cpp:115) [1073]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', nn_15x15/nn.cpp:115) [1044]  (0 ns)
	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1069]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.82 seconds; current allocated memory: 179.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.5 seconds; current allocated memory: 187.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 424672 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 57 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 57 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.45 seconds; current allocated memory: 251.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.52 seconds; current allocated memory: 302.238 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output3_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output4_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 16.31 seconds. CPU system time: 0.73 seconds. Elapsed time: 17.06 seconds; current allocated memory: 330.144 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nn_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for nn_inference.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 49.54 seconds. CPU system time: 1.54 seconds. Elapsed time: 50.59 seconds; current allocated memory: 331.894 MB.
INFO: [HLS 200-112] Total CPU user time: 51.01 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 51.98 seconds; peak allocated memory: 330.144 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.295 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'factor': nn_15x15/nn.cpp:128:9
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:129:39
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:130:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.94 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.69 seconds; current allocated memory: 94.104 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.23 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.58 seconds; current allocated memory: 96.821 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.822 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 101.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.830 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:112) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:137) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 124.476 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 143.729 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 1131, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 4 seconds; current allocated memory: 152.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.01 seconds; current allocated memory: 175.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1069]  (3.35 ns)
	'and' operation ('and_ln115_1', nn_15x15/nn.cpp:115) [1070]  (0.331 ns)
	'select' operation ('max_val', nn_15x15/nn.cpp:115) [1073]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', nn_15x15/nn.cpp:115) [1044]  (0 ns)
	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1069]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.19 seconds; current allocated memory: 179.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0 seconds. Elapsed time: 2.64 seconds; current allocated memory: 187.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 1507072 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 113 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 113 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 67.77 seconds. CPU system time: 0.08 seconds. Elapsed time: 67.93 seconds; current allocated memory: 305.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.12 seconds; current allocated memory: 354.025 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output3_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output4_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 23.83 seconds. CPU system time: 1.18 seconds. Elapsed time: 25.06 seconds; current allocated memory: 382.146 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nn_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for nn_inference.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 118.73 seconds. CPU system time: 2.07 seconds. Elapsed time: 120.45 seconds; current allocated memory: 384.070 MB.
INFO: [HLS 200-112] Total CPU user time: 120.2 seconds. Total CPU system time: 2.7 seconds. Total elapsed time: 121.87 seconds; peak allocated memory: 382.146 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.295 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:129:39
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:130:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.96 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.69 seconds; current allocated memory: 94.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.25 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.59 seconds; current allocated memory: 96.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.821 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.455 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:112) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:137) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 124.453 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 143.716 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 1131, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.95 seconds; current allocated memory: 152.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.92 seconds; current allocated memory: 175.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1069]  (3.35 ns)
	'and' operation ('and_ln115_1', nn_15x15/nn.cpp:115) [1070]  (0.331 ns)
	'select' operation ('max_val', nn_15x15/nn.cpp:115) [1073]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', nn_15x15/nn.cpp:115) [1044]  (0 ns)
	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1069]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.05 seconds; current allocated memory: 179.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.56 seconds. CPU system time: 0 seconds. Elapsed time: 2.56 seconds; current allocated memory: 187.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 1507072 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 113 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 113 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 61.83 seconds. CPU system time: 0.08 seconds. Elapsed time: 61.98 seconds; current allocated memory: 305.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.9 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.06 seconds; current allocated memory: 354.011 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output3_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output4_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 24.14 seconds. CPU system time: 1.22 seconds. Elapsed time: 25.44 seconds; current allocated memory: 382.118 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nn_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for nn_inference.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 112.72 seconds. CPU system time: 2.12 seconds. Elapsed time: 114.5 seconds; current allocated memory: 384.070 MB.
INFO: [HLS 200-112] Total CPU user time: 114.21 seconds. Total CPU system time: 2.74 seconds. Total elapsed time: 115.91 seconds; peak allocated memory: 382.118 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.295 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'factor': nn_15x15/nn.cpp:128:9
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:129:39
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:130:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.89 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.67 seconds; current allocated memory: 94.104 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:127:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.19 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.6 seconds; current allocated memory: 96.821 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.822 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.471 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.829 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:112) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:137) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 124.474 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 143.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1131, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.89 seconds; current allocated memory: 152.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.12 seconds; current allocated memory: 176.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1069]  (3.35 ns)
	'and' operation ('and_ln115_1', nn_15x15/nn.cpp:115) [1070]  (0.331 ns)
	'select' operation ('max_val', nn_15x15/nn.cpp:115) [1073]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', nn_15x15/nn.cpp:115) [1044]  (0 ns)
	'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:115) [1069]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.63 seconds; current allocated memory: 179.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.71 seconds; current allocated memory: 188.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 294232 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 225 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 12.67 seconds; current allocated memory: 281.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.04 seconds; current allocated memory: 337.787 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output3_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output4_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 39.08 seconds. CPU system time: 1.77 seconds. Elapsed time: 40.89 seconds; current allocated memory: 366.278 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nn_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for nn_inference.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 79.27 seconds. CPU system time: 2.76 seconds. Elapsed time: 81.56 seconds; current allocated memory: 368.230 MB.
INFO: [HLS 200-112] Total CPU user time: 80.76 seconds. Total CPU system time: 3.39 seconds. Total elapsed time: 82.96 seconds; peak allocated memory: 366.278 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: nn_15x15/nn.cpp:113:9
WARNING: [HLS 207-5523] missing argument for 'factor': nn_15x15/nn.cpp:132:9
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:133:39
WARNING: [HLS 207-5527] unexpected pragma parameter 'depth': nn_15x15/nn.cpp:134:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.69 seconds; current allocated memory: 94.019 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.62 seconds; current allocated memory: 96.776 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.413 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.781 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hw_act_layer4' (nn_15x15/nn.cpp:111).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'loop1' (nn_15x15/nn.cpp:115) in function 'hw_act_layer4' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:138) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:139) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 123.446 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 151.083 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1131, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.98 seconds; current allocated memory: 160.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.17 seconds; current allocated memory: 183.474 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'factor': nn_15x15/nn.cpp:133:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.96 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.71 seconds; current allocated memory: 93.999 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:132:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.18 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.54 seconds; current allocated memory: 96.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.774 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.444 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.791 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (nn_15x15/nn.cpp:114) in function 'nn_inference' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:139) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:142) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loop1' in function 'nn_inference'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loop1' in function 'nn_inference'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 124.639 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 144.530 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1131, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.28 seconds. CPU system time: 0 seconds. Elapsed time: 4.29 seconds; current allocated memory: 153.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.69 seconds; current allocated memory: 93.526 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:130:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:130:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:130:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:130:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:130:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:130:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:130:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.64 seconds; current allocated memory: 96.557 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.558 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.228 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 100.592 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:114) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:137) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:138) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:139) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 124.261 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 143.541 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1131, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.21 seconds; current allocated memory: 152.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.51 seconds; current allocated memory: 177.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.68 seconds; current allocated memory: 93.526 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn_15x15/nn.cpp:118:12) in function 'hw_act_layer4' completely with a factor of 9 (nn_15x15/nn.cpp:118:12)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.61 seconds; current allocated memory: 96.628 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 101.365 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 100.695 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:138) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:139) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 124.464 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 144.448 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1131, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.22 seconds; current allocated memory: 153.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.53 seconds; current allocated memory: 178.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.77 seconds; current allocated memory: 182.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.91 seconds; current allocated memory: 191.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 294232 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 225 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.02 seconds; current allocated memory: 285.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' to AXI-Lite port IN_BUS.
INFO: [RTGEN 206-100] Bundling port 'prediction' to AXI-Lite port OUT_BUS.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.29 seconds; current allocated memory: 344.008 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.91 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.67 seconds; current allocated memory: 93.526 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.21 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.57 seconds; current allocated memory: 96.556 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.557 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 101.226 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 100.592 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:114) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (nn_15x15/nn.cpp:114) in function 'nn_inference' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:138) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:139) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 124.283 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 143.815 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1131, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.14 seconds; current allocated memory: 152.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.44 seconds; current allocated memory: 177.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'temp_output4_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fcmp' operation ('tmp_10', nn_15x15/nn.cpp:120) and 'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:120).
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fcmp' operation ('tmp_10', nn_15x15/nn.cpp:120) and 'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:120).
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'loop1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fcmp' operation ('tmp_10', nn_15x15/nn.cpp:120) and 'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:120).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.63 seconds; current allocated memory: 181.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.75 seconds; current allocated memory: 190.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 294232 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 225 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.48 seconds; current allocated memory: 284.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' to AXI-Lite port IN_BUS.
INFO: [RTGEN 206-100] Bundling port 'prediction' to AXI-Lite port OUT_BUS.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.22 seconds; current allocated memory: 341.636 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output3_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output4_0_ram (RAM_1WnR)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.68 seconds; current allocated memory: 93.526 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [64], float (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [64], float const (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [32], float (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [16], float (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(float (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:131:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.64 seconds; current allocated memory: 96.557 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.558 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 101.228 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 100.592 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:72) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:86) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:99) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:114) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:24) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:42) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:24) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:59) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (nn_15x15/nn.cpp:114) in function 'nn_inference' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:8) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (nn_15x15/nn.cpp:137) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (nn_15x15/nn.cpp:138) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (nn_15x15/nn.cpp:139) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4' (nn_15x15/nn.cpp:140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 124.284 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (nn_15x15/nn.cpp:74:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:28:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (nn_15x15/nn.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (nn_15x15/nn.cpp:101:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4[0]' (nn_15x15/nn.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:12:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 143.815 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 1135, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.23 seconds. CPU system time: 0 seconds. Elapsed time: 4.27 seconds; current allocated memory: 152.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.09 seconds. CPU system time: 0 seconds. Elapsed time: 5.11 seconds; current allocated memory: 177.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'temp_output4_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 326, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fcmp' operation ('tmp_10', nn_15x15/nn.cpp:120) and 'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:120).
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fcmp' operation ('tmp_10', nn_15x15/nn.cpp:120) and 'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:120).
WARNING: [HLS 200-880] The II Violation in module 'nn_inference' (loop 'loop1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fcmp' operation ('tmp_10', nn_15x15/nn.cpp:120) and 'fcmp' operation ('tmp_8', nn_15x15/nn.cpp:120).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.2 seconds; current allocated memory: 180.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.14 seconds. CPU system time: 0 seconds. Elapsed time: 3.15 seconds; current allocated memory: 189.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 290880 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 45 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.24 seconds; current allocated memory: 244.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' to AXI-Lite port IN_BUS.
INFO: [RTGEN 206-100] Bundling port 'prediction' to AXI-Lite port OUT_BUS.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 20995 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.59 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.73 seconds; current allocated memory: 295.765 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output3_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output4_0_ram (RAM_1WnR)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.39 seconds. CPU system time: 0.62 seconds. Elapsed time: 6.5 seconds; current allocated memory: 94.471 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:148:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.79 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.38 seconds; current allocated memory: 96.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.923 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 108.372 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hwmm_layer1' into 'nn_inference' (nn_15x15/nn.cpp:161) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 121.414 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:90) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:41) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:104) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:117) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:76) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:132) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:41) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:76) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:24) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:60) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:77) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (nn_15x15/nn.cpp:132) in function 'nn_inference' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:26) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:91:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:105:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:118:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.24 seconds; current allocated memory: 164.991 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:92:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:106:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:64:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:81:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:30:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.21 seconds; current allocated memory: 197.763 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 47, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.32 seconds; current allocated memory: 206.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 217.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'temp_output4_V_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 221.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 227.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 9009 from HDL expression: (1'b1 == ap_CS_fsm_state114)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 244.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' to AXI-Lite port IN_BUS.
INFO: [RTGEN 206-100] Bundling port 'prediction' to AXI-Lite port OUT_BUS.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.53 seconds; current allocated memory: 296.232 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.27 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.33 seconds; current allocated memory: 94.471 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:149:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.75 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.3 seconds; current allocated memory: 96.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.923 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 108.373 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hwmm_layer1' into 'nn_inference' (nn_15x15/nn.cpp:162) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 121.413 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:90) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:41) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:104) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:117) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:76) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:41) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:59) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:76) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:24) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:42) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:60) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:77) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (nn_15x15/nn.cpp:132) in function 'nn_inference' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:26) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:158) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:91:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:105:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:118:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.48 seconds; current allocated memory: 164.991 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:92:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:106:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:64:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:81:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:30:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.22 seconds. CPU system time: 0 seconds. Elapsed time: 3.22 seconds; current allocated memory: 197.768 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 47, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 206.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 217.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'temp_output4_V_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.99 seconds; current allocated memory: 221.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 227.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 9009 from HDL expression: (1'b1 == ap_CS_fsm_state114)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.81 seconds; current allocated memory: 244.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' to AXI-Lite port IN_BUS.
INFO: [RTGEN 206-100] Bundling port 'prediction' to AXI-Lite port OUT_BUS.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.45 seconds; current allocated memory: 296.234 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.42 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.42 seconds; current allocated memory: 94.487 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float*, int*)' (nn_15x15/nn.cpp:144:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.73 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.31 seconds; current allocated memory: 96.884 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.886 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 107.931 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hwmm_layer1' into 'nn_inference' (nn_15x15/nn.cpp:157) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 121.418 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'col3' (nn_15x15/nn.cpp:31) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col2' (nn_15x15/nn.cpp:50) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:68) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col3' (nn_15x15/nn.cpp:31) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col2' (nn_15x15/nn.cpp:50) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:68) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:13) in function 'hwmm_layer1' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'float_to_fixed' (nn_15x15/nn.cpp:3:43).
INFO: [HLS 200-489] Unrolling loop 'prod3' (nn_15x15/nn.cpp:32) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod2' (nn_15x15/nn.cpp:51) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:69) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (nn_15x15/nn.cpp:127) in function 'nn_inference' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:15) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_5_1' (nn_15x15/nn.cpp:5) in function 'float_to_fixed' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:150) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:151) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:152) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:153) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:84:6) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:99:6) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:113:6) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:8:1) in function 'float_to_fixed'... converting 2026 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 24.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 24.63 seconds; current allocated memory: 191.084 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:85:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:100:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:114:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:73:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:19:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (nn_15x15/nn.cpp:6:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 35.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 35.62 seconds; current allocated memory: 282.075 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_to_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'float_to_fixed'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_img_load_1', nn_15x15/nn.cpp:6) on array 'input_img' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_img'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 225, Depth = 228, function 'float_to_fixed'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 18.38 seconds; current allocated memory: 321.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 15.49 seconds; current allocated memory: 377.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.26 seconds. CPU system time: 0.09 seconds. Elapsed time: 15.37 seconds; current allocated memory: 385.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 395.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'temp_output4_V_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col3'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col2'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.27 seconds; current allocated memory: 400.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.5 seconds; current allocated memory: 407.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_to_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_to_fixed'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.53 seconds; current allocated memory: 477.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 9837 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 32.99 seconds. CPU system time: 0.27 seconds. Elapsed time: 33.29 seconds; current allocated memory: 671.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' to AXI-Lite port IN_BUS.
INFO: [RTGEN 206-100] Bundling port 'prediction' to AXI-Lite port OUT_BUS.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.79 seconds; current allocated memory: 728.603 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.53 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.51 seconds; current allocated memory: 94.486 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-248] complete partitioned array 'input_img' on dimension 1 (nn_15x15/nn.cpp:124:155)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.07 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.65 seconds; current allocated memory: 98.971 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 98.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 113.876 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hwmm_layer1' into 'nn_inference' (nn_15x15/nn.cpp:138) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 125.803 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_0' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_1' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_2' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_3' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_4' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_5' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_6' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_7' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_8' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_9' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_10' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_11' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_12' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_13' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_14' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_15' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_16' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_17' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_18' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_19' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_20' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_21' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_22' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_23' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_24' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_25' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_26' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_27' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_28' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_29' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_30' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_31' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_32' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_33' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_34' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_35' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_36' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_37' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_38' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_39' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_40' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_41' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_42' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_43' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_44' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_45' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_46' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_47' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_48' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_49' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_50' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_51' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_52' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_53' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_54' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_55' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_56' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_57' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_58' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_59' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_60' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_61' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_62' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_63' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_64' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_65' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_66' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_67' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_68' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_69' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_70' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_71' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_72' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_73' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_74' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_75' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_76' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_77' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_78' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_79' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_80' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_81' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_82' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_83' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_84' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_85' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_86' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_87' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_88' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_89' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_90' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_91' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_92' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_93' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_94' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_95' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_96' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_97' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_98' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_99' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_100' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_101' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_102' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_103' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_104' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_105' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_106' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_107' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_108' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_109' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_110' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_111' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_112' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_113' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_114' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_115' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_116' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_117' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_118' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_119' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_120' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_121' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_122' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_123' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_124' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_125' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_126' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_127' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_128' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_129' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_130' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_131' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_132' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_133' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_134' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_135' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_136' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_137' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_138' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_139' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_140' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_141' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_142' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_143' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_144' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_145' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_146' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_147' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_148' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_149' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_150' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_151' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_152' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_153' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_154' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_155' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_156' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_157' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_158' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_159' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_160' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_161' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_162' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_163' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_164' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_165' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_166' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_167' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_168' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_169' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_170' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_171' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_172' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_173' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_174' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_175' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_176' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_177' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_178' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_179' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_180' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_181' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_182' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_183' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_184' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_185' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_186' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_187' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_188' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_189' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_190' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_191' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_192' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_193' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_194' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_195' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_196' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_197' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_198' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_199' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_200' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_201' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_202' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_203' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_204' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_205' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_206' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_207' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_208' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_209' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_210' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_211' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_212' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_213' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_214' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_215' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_216' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_217' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_218' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_219' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_220' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_221' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_222' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_223' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_224' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:80) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:93) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:108) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col4' (nn_15x15/nn.cpp:12) in function 'hwmm_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (nn_15x15/nn.cpp:108) in function 'nn_inference' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prod4' (nn_15x15/nn.cpp:14) in function 'hwmm_layer1' completely with a factor of 225.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:131) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'loop1' in function 'nn_inference'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:81:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:94:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.58 seconds; current allocated memory: 171.017 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:82:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:95:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.18 seconds; current allocated memory: 226.237 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 47, loop 'col4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 235.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 246.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'temp_output4_V_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.45 seconds; current allocated memory: 252.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 263.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer1' is 9009 from HDL expression: (1'b1 == ap_CS_fsm_state114)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.97 seconds; current allocated memory: 280.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_100' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_101' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_102' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_103' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_104' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_105' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_106' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_107' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_108' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_109' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_110' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_111' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_113' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_114' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_115' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_116' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_117' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_118' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_119' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_120' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_121' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_122' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_123' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_124' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_125' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_126' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_127' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_129' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_130' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_131' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_132' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_133' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_134' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_135' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_136' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_137' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_138' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_139' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_140' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_141' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_142' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_143' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_145' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_146' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_147' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_148' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_149' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_150' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_151' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_152' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_153' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_154' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_155' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_156' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_157' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_158' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_159' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_161' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_162' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_163' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_164' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_165' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_166' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_167' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_168' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_169' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_170' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_171' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_172' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_173' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_174' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_175' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_177' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_178' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_179' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_180' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_181' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_182' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_183' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_184' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_185' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_186' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_187' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_188' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_189' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_190' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_191' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_193' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_194' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_195' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_196' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_197' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_198' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_199' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_200' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_201' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_202' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_203' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_204' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_205' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_206' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_207' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_209' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_210' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_211' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_212' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_213' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_214' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_215' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_216' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_217' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_218' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_219' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_220' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_221' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_222' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_223' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img_0', 'input_img_1', 'input_img_2', 'input_img_3', 'input_img_4', 'input_img_5', 'input_img_6', 'input_img_7', 'input_img_8', 'input_img_9', 'input_img_10', 'input_img_11', 'input_img_12', 'input_img_13', 'input_img_14', 'input_img_15', 'input_img_16', 'input_img_17', 'input_img_18', 'input_img_19', 'input_img_20', 'input_img_21', 'input_img_22', 'input_img_23', 'input_img_24', 'input_img_25', 'input_img_26', 'input_img_27', 'input_img_28', 'input_img_29', 'input_img_30', 'input_img_31', 'input_img_32', 'input_img_33', 'input_img_34', 'input_img_35', 'input_img_36', 'input_img_37', 'input_img_38', 'input_img_39', 'input_img_40', 'input_img_41', 'input_img_42', 'input_img_43', 'input_img_44', 'input_img_45', 'input_img_46', 'input_img_47', 'input_img_48', 'input_img_49', 'input_img_50', 'input_img_51', 'input_img_52', 'input_img_53', 'input_img_54', 'input_img_55', 'input_img_56', 'input_img_57', 'input_img_58', 'input_img_59', 'input_img_60', 'input_img_61', 'input_img_62', 'input_img_63', 'input_img_64', 'input_img_65', 'input_img_66', 'input_img_67', 'input_img_68', 'input_img_69', 'input_img_70', 'input_img_71', 'input_img_72', 'input_img_73', 'input_img_74', 'input_img_75', 'input_img_76', 'input_img_77', 'input_img_78', 'input_img_79', 'input_img_80', 'input_img_81', 'input_img_82', 'input_img_83', 'input_img_84', 'input_img_85', 'input_img_86', 'input_img_87', 'input_img_88', 'input_img_89', 'input_img_90', 'input_img_91', 'input_img_92', 'input_img_93', 'input_img_94', 'input_img_95', 'input_img_96', 'input_img_97', 'input_img_98', 'input_img_99', 'input_img_100', 'input_img_101', 'input_img_102', 'input_img_103', 'input_img_104', 'input_img_105', 'input_img_106', 'input_img_107', 'input_img_108', 'input_img_109', 'input_img_110', 'input_img_111', 'input_img_112', 'input_img_113', 'input_img_114', 'input_img_115', 'input_img_116', 'input_img_117', 'input_img_118', 'input_img_119', 'input_img_120', 'input_img_121', 'input_img_122', 'input_img_123', 'input_img_124', 'input_img_125', 'input_img_126', 'input_img_127', 'input_img_128', 'input_img_129', 'input_img_130', 'input_img_131', 'input_img_132', 'input_img_133', 'input_img_134', 'input_img_135', 'input_img_136', 'input_img_137', 'input_img_138', 'input_img_139', 'input_img_140', 'input_img_141', 'input_img_142', 'input_img_143', 'input_img_144', 'input_img_145', 'input_img_146', 'input_img_147', 'input_img_148', 'input_img_149', 'input_img_150', 'input_img_151', 'input_img_152', 'input_img_153', 'input_img_154', 'input_img_155', 'input_img_156', 'input_img_157', 'input_img_158', 'input_img_159', 'input_img_160', 'input_img_161', 'input_img_162', 'input_img_163', 'input_img_164', 'input_img_165', 'input_img_166', 'input_img_167', 'input_img_168', 'input_img_169', 'input_img_170', 'input_img_171', 'input_img_172', 'input_img_173', 'input_img_174', 'input_img_175', 'input_img_176', 'input_img_177', 'input_img_178', 'input_img_179', 'input_img_180', 'input_img_181', 'input_img_182', 'input_img_183', 'input_img_184', 'input_img_185', 'input_img_186', 'input_img_187', 'input_img_188', 'input_img_189', 'input_img_190', 'input_img_191', 'input_img_192', 'input_img_193', 'input_img_194', 'input_img_195', 'input_img_196', 'input_img_197', 'input_img_198', 'input_img_199', 'input_img_200', 'input_img_201', 'input_img_202', 'input_img_203', 'input_img_204', 'input_img_205', 'input_img_206', 'input_img_207', 'input_img_208', 'input_img_209', 'input_img_210', 'input_img_211', 'input_img_212', 'input_img_213', 'input_img_214', 'input_img_215', 'input_img_216', 'input_img_217', 'input_img_218', 'input_img_219', 'input_img_220', 'input_img_221', 'input_img_222', 'input_img_223' and 'input_img_224' to AXI-Lite port IN_BUS.
INFO: [RTGEN 206-100] Bundling port 'prediction' to AXI-Lite port OUT_BUS.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 7200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.94 seconds. CPU system time: 0.13 seconds. Elapsed time: 4.08 seconds; current allocated memory: 334.065 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.32 seconds. CPU system time: 0.65 seconds. Elapsed time: 6.46 seconds; current allocated memory: 94.486 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-248] complete partitioned array 'input_img' on dimension 1 (nn_15x15/nn.cpp:124:155)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.83 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.46 seconds; current allocated memory: 98.989 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 98.990 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 113.702 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 124.905 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_0' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_1' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_2' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_3' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_4' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_5' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_6' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_7' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_8' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_9' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_10' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_11' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_12' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_13' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_14' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_15' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_16' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_17' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_18' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_19' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_20' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_21' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_22' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_23' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_24' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_25' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_26' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_27' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_28' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_29' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_30' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_31' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_32' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_33' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_34' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_35' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_36' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_37' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_38' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_39' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_40' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_41' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_42' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_43' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_44' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_45' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_46' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_47' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_48' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_49' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_50' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_51' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_52' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_53' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_54' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_55' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_56' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_57' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_58' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_59' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_60' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_61' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_62' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_63' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_64' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_65' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_66' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_67' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_68' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_69' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_70' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_71' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_72' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_73' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_74' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_75' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_76' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_77' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_78' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_79' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_80' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_81' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_82' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_83' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_84' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_85' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_86' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_87' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_88' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_89' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_90' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_91' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_92' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_93' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_94' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_95' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_96' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_97' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_98' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_99' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_100' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_101' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_102' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_103' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_104' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_105' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_106' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_107' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_108' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_109' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_110' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_111' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_112' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_113' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_114' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_115' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_116' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_117' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_118' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_119' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_120' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_121' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_122' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_123' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_124' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_125' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_126' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_127' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_128' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_129' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_130' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_131' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_132' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_133' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_134' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_135' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_136' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_137' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_138' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_139' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_140' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_141' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_142' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_143' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_144' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_145' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_146' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_147' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_148' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_149' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_150' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_151' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_152' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_153' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_154' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_155' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_156' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_157' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_158' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_159' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_160' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_161' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_162' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_163' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_164' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_165' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_166' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_167' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_168' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_169' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_170' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_171' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_172' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_173' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_174' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_175' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_176' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_177' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_178' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_179' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_180' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_181' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_182' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_183' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_184' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_185' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_186' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_187' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_188' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_189' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_190' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_191' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_192' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_193' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_194' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_195' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_196' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_197' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_198' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_199' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_200' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_201' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_202' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_203' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_204' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_205' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_206' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_207' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_208' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_209' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_210' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_211' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_212' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_213' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_214' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_215' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_216' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_217' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_218' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_219' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_220' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_221' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_222' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_223' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'input_img_224' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:80) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:93) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:108) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:131) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:81:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:94:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.6 seconds; current allocated memory: 166.244 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:82:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:95:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.46 seconds; current allocated memory: 201.085 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 208.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 219.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_100' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_101' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_102' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_103' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_104' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_105' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_106' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_107' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_108' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_109' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_110' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_111' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_113' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_114' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_115' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_116' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_117' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_118' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_119' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_120' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_121' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_122' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_123' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_124' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_125' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_126' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_127' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_129' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_130' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_131' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_132' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_133' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_134' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_135' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_136' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_137' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_138' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_139' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_140' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_141' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_142' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_143' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_145' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_146' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_147' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_148' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_149' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_150' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_151' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_152' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_153' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_154' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_155' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_156' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_157' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_158' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_159' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_161' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_162' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_163' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_164' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_165' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_166' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_167' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_168' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_169' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_170' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_171' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_172' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_173' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_174' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_175' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_177' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_178' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_179' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_180' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_181' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_182' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_183' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_184' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_185' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_186' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_187' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_188' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_189' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_190' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_191' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_193' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_194' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_195' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_196' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_197' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_198' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_199' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_200' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_201' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_202' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_203' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_204' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_205' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_206' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_207' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_209' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_210' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_211' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_212' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_213' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_214' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_215' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_216' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_217' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_218' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_219' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_220' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_221' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_222' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_223' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img_0', 'input_img_1', 'input_img_2', 'input_img_3', 'input_img_4', 'input_img_5', 'input_img_6', 'input_img_7', 'input_img_8', 'input_img_9', 'input_img_10', 'input_img_11', 'input_img_12', 'input_img_13', 'input_img_14', 'input_img_15', 'input_img_16', 'input_img_17', 'input_img_18', 'input_img_19', 'input_img_20', 'input_img_21', 'input_img_22', 'input_img_23', 'input_img_24', 'input_img_25', 'input_img_26', 'input_img_27', 'input_img_28', 'input_img_29', 'input_img_30', 'input_img_31', 'input_img_32', 'input_img_33', 'input_img_34', 'input_img_35', 'input_img_36', 'input_img_37', 'input_img_38', 'input_img_39', 'input_img_40', 'input_img_41', 'input_img_42', 'input_img_43', 'input_img_44', 'input_img_45', 'input_img_46', 'input_img_47', 'input_img_48', 'input_img_49', 'input_img_50', 'input_img_51', 'input_img_52', 'input_img_53', 'input_img_54', 'input_img_55', 'input_img_56', 'input_img_57', 'input_img_58', 'input_img_59', 'input_img_60', 'input_img_61', 'input_img_62', 'input_img_63', 'input_img_64', 'input_img_65', 'input_img_66', 'input_img_67', 'input_img_68', 'input_img_69', 'input_img_70', 'input_img_71', 'input_img_72', 'input_img_73', 'input_img_74', 'input_img_75', 'input_img_76', 'input_img_77', 'input_img_78', 'input_img_79', 'input_img_80', 'input_img_81', 'input_img_82', 'input_img_83', 'input_img_84', 'input_img_85', 'input_img_86', 'input_img_87', 'input_img_88', 'input_img_89', 'input_img_90', 'input_img_91', 'input_img_92', 'input_img_93', 'input_img_94', 'input_img_95', 'input_img_96', 'input_img_97', 'input_img_98', 'input_img_99', 'input_img_100', 'input_img_101', 'input_img_102', 'input_img_103', 'input_img_104', 'input_img_105', 'input_img_106', 'input_img_107', 'input_img_108', 'input_img_109', 'input_img_110', 'input_img_111', 'input_img_112', 'input_img_113', 'input_img_114', 'input_img_115', 'input_img_116', 'input_img_117', 'input_img_118', 'input_img_119', 'input_img_120', 'input_img_121', 'input_img_122', 'input_img_123', 'input_img_124', 'input_img_125', 'input_img_126', 'input_img_127', 'input_img_128', 'input_img_129', 'input_img_130', 'input_img_131', 'input_img_132', 'input_img_133', 'input_img_134', 'input_img_135', 'input_img_136', 'input_img_137', 'input_img_138', 'input_img_139', 'input_img_140', 'input_img_141', 'input_img_142', 'input_img_143', 'input_img_144', 'input_img_145', 'input_img_146', 'input_img_147', 'input_img_148', 'input_img_149', 'input_img_150', 'input_img_151', 'input_img_152', 'input_img_153', 'input_img_154', 'input_img_155', 'input_img_156', 'input_img_157', 'input_img_158', 'input_img_159', 'input_img_160', 'input_img_161', 'input_img_162', 'input_img_163', 'input_img_164', 'input_img_165', 'input_img_166', 'input_img_167', 'input_img_168', 'input_img_169', 'input_img_170', 'input_img_171', 'input_img_172', 'input_img_173', 'input_img_174', 'input_img_175', 'input_img_176', 'input_img_177', 'input_img_178', 'input_img_179', 'input_img_180', 'input_img_181', 'input_img_182', 'input_img_183', 'input_img_184', 'input_img_185', 'input_img_186', 'input_img_187', 'input_img_188', 'input_img_189', 'input_img_190', 'input_img_191', 'input_img_192', 'input_img_193', 'input_img_194', 'input_img_195', 'input_img_196', 'input_img_197', 'input_img_198', 'input_img_199', 'input_img_200', 'input_img_201', 'input_img_202', 'input_img_203', 'input_img_204', 'input_img_205', 'input_img_206', 'input_img_207', 'input_img_208', 'input_img_209', 'input_img_210', 'input_img_211', 'input_img_212', 'input_img_213', 'input_img_214', 'input_img_215', 'input_img_216', 'input_img_217', 'input_img_218', 'input_img_219', 'input_img_220', 'input_img_221', 'input_img_222', 'input_img_223' and 'input_img_224' to AXI-Lite port IN_BUS.
INFO: [RTGEN 206-100] Bundling port 'prediction' to AXI-Lite port OUT_BUS.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 7200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 234.220 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.295 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.32 seconds. CPU system time: 0.64 seconds. Elapsed time: 6.38 seconds; current allocated memory: 94.541 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.76 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.31 seconds; current allocated memory: 97.017 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.018 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 108.159 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 119.560 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:80) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:93) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:108) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:131) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:81:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:94:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 158.200 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:82:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:95:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 166.991 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 172.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 178.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' to AXI-Lite port IN_BUS.
INFO: [RTGEN 206-100] Bundling port 'prediction' to AXI-Lite port OUT_BUS.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 190.148 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_new_input_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_V_0_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.295 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.57 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.61 seconds; current allocated memory: 94.541 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int*)' (nn_15x15/nn.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.09 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.66 seconds; current allocated memory: 97.017 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.018 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 108.157 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 119.554 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:80) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:93) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:108) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:131) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:81:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:94:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 158.193 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:82:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:95:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 166.976 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 172.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 178.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'prediction', 'input_img' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 189.998 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.42 seconds. CPU system time: 0.69 seconds. Elapsed time: 6.55 seconds; current allocated memory: 94.486 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int volatile*)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.5 seconds; current allocated memory: 96.888 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.890 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 108.028 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 119.422 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:89) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:102) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:90:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 158.071 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:91:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 166.850 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 171.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 178.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'prediction', 'input_img' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 189.854 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_new_input_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_V_0_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.255 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.42 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.41 seconds; current allocated memory: 94.486 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.8 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.34 seconds; current allocated memory: 96.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.889 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 108.030 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 119.427 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'prediction' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:89) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:102) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:90:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 158.073 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:91:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 166.869 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 171.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 178.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'prediction', 'input_img' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 189.888 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_new_input_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_V_0_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.288 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5529] Array of size 1 cannot be specified as ap_memory, '#pragma HLS interface ap_memory' is ignored: nn_15x15/nn.cpp:120:38
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.55 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.7 seconds; current allocated memory: 94.491 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.83 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.61 seconds; current allocated memory: 96.976 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.978 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 119.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:89) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:102) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:90:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 158.162 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:91:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 166.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 172.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 178.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.51 seconds; current allocated memory: 189.984 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_new_input_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_V_0_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.273 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
WARNING: [HLS 207-5529] Array of size 1 cannot be specified as ap_memory, '#pragma HLS interface ap_memory' is ignored: nn_15x15/nn.cpp:120:38
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.56 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.52 seconds; current allocated memory: 94.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.85 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.35 seconds; current allocated memory: 96.978 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.979 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 108.118 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 119.518 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:89) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:102) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:90:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 158.166 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:91:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 166.952 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 172.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 178.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/prediction' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 190.001 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_new_input_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_V_0_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference_bram.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference_bram.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.299 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.94 seconds. CPU system time: 0.67 seconds. Elapsed time: 7.25 seconds; current allocated memory: 94.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.18 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.76 seconds; current allocated memory: 96.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.954 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 108.089 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 119.482 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:89) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:102) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:90:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 158.125 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:91:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 166.890 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 172.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 178.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'input_img' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 189.877 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_new_input_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output3_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output4_V_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.44 seconds. CPU system time: 0.36 seconds. Elapsed time: 10.83 seconds; current allocated memory: 222.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference_bram2.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference_bram2.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 93.299 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.53 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.78 seconds; current allocated memory: 94.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.97 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.56 seconds; current allocated memory: 97.007 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 108.159 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 119.554 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:89) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:102) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:90:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 158.192 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:91:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 167.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 172.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 178.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/bram' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/bram_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'bram_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.54 seconds; current allocated memory: 190.565 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_15_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference_bram_maxi.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference_bram_maxi.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.297 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.45 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.48 seconds; current allocated memory: 94.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.53 seconds; current allocated memory: 96.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.970 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 108.112 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 119.502 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:89) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:102) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:90:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 158.122 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:91:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 166.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 172.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 178.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/bram_output' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 189.917 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_new_input_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_V_0_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference_ap_vls.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference_ap_vls.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.290 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.59 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.79 seconds; current allocated memory: 94.491 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:147:20)
WARNING: [HLS 214-191] The stream pragma (including stream off) on function argument, in 'call' is unsupported (nn_15x15/nn.cpp:116:166)
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'nn_inference(float volatile*, int volatile*, hls::stream<ap_uint<8>, 0>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.91 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.51 seconds; current allocated memory: 96.937 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.388 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 122.239 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:89) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:102) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:90:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 161.186 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:91:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 171.178 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 176.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 182.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/bram_output' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/uart_tx_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 194.235 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samuel/MpSoc4Drones/ip/nn_inference_ap_vld_stream.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samuel/MpSoc4Drones/ip/nn_inference_ap_vld_stream.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.290 MB.
INFO: [HLS 200-10] Analyzing design file 'nn_15x15/nn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.52 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.5 seconds; current allocated memory: 94.490 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float volatile*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [32], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10])' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [10], int&)' into 'nn_inference(float volatile*, int volatile*)' (nn_15x15/nn.cpp:116:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.81 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.43 seconds; current allocated memory: 96.893 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.894 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 108.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 119.430 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_1' (nn_15x15/nn.cpp:4) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod4' (nn_15x15/nn.cpp:14) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop4' (nn_15x15/nn.cpp:66) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop3' (nn_15x15/nn.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop2' (nn_15x15/nn.cpp:89) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn_15x15/nn.cpp:102) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:26) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col1' (nn_15x15/nn.cpp:54) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:27) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:41) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod1' (nn_15x15/nn.cpp:55) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn_15x15/nn.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn_15x15/nn.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn_15x15/nn.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn_15x15/nn.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer4_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn_15x15/nn.cpp:4:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:67:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (nn_15x15/nn.cpp:90:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 158.056 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'col4' (nn_15x15/nn.cpp:12:20) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'new_input.V' (nn_15x15/nn.cpp:5:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output.V[0]' (nn_15x15/nn.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:31:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2.V[0]' (nn_15x15/nn.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3.V[0]' (nn_15x15/nn.cpp:91:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output4.V[0]' (nn_15x15/nn.cpp:59:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 166.854 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_4_1'
INFO: [SCHED 204-61] Pipelining loop 'col4_prod4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col4_prod4'
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop4'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop3'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop2'
INFO: [SCHED 204-61] Pipelining loop 'col1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'col1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 171.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 178.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/bram_output' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_32s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 189.854 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_11s_32s_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_12s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_63_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer4_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_new_input_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_inference_temp_output2_V_0_ram (RAM)' using auto RAMs.
