Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC7A100T-CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : peripheral_uart

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/peripheral_uart.v" into library work
Parsing module <peripheral_uart>.
Analyzing Verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen.v" into library work
Parsing verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen.vh" included at line 2.
Parsing module <baudgen>.
Analyzing Verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_tx.v" into library work
Parsing verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen.vh" included at line 6.
Parsing module <uart_tx>.
Analyzing Verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen_rx.v" into library work
Parsing verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen.vh" included at line 2.
Parsing module <baudgen_rx>.
Analyzing Verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_rx.v" into library work
Parsing verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen.vh" included at line 4.
Parsing module <uart_rx>.
Analyzing Verilog file "/home/marc/Documents/Digital/Proyecto/Prueba_UART/UART.v" into library work
Parsing module <UART>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <peripheral_uart>.

Elaborating module <UART>.

Elaborating module <uart_tx>.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_tx.v" Line 81: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <baudgen(M=10417)>.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen.v" Line 31: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen.v" Line 39: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_tx.v" Line 149: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_tx.v" Line 150: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_tx.v" Line 154: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <uart_rx>.

Elaborating module <baudgen_rx(M=10417)>.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen_rx.v" Line 34: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen_rx.v" Line 42: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_rx.v" Line 52: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_rx.v" Line 120: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_rx.v" Line 121: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_rx.v" Line 122: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_rx.v" Line 123: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <peripheral_uart>.
    Related source file is "/home/marc/Documents/Digital/Proyecto/Prueba_UART/peripheral_uart.v".
WARNING:Xst:647 - Input <d_in<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <d_out<15>>.
    Found 1-bit register for signal <d_out<14>>.
    Found 1-bit register for signal <d_out<13>>.
    Found 1-bit register for signal <d_out<12>>.
    Found 1-bit register for signal <d_out<11>>.
    Found 1-bit register for signal <d_out<10>>.
    Found 1-bit register for signal <d_out<9>>.
    Found 1-bit register for signal <d_out<8>>.
    Found 1-bit register for signal <d_out<7>>.
    Found 1-bit register for signal <d_out<6>>.
    Found 1-bit register for signal <d_out<5>>.
    Found 1-bit register for signal <d_out<4>>.
    Found 1-bit register for signal <d_out<3>>.
    Found 1-bit register for signal <d_out<2>>.
    Found 1-bit register for signal <d_out<1>>.
    Found 1-bit register for signal <d_out<0>>.
    Found 8-bit register for signal <data_tx>.
    Found 5-bit 7-to-1 multiplexer for signal <_n0077> created at line 17.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <peripheral_uart> synthesized.

Synthesizing Unit <UART>.
    Related source file is "/home/marc/Documents/Digital/Proyecto/Prueba_UART/UART.v".
    Summary:
	no macro.
Unit <UART> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_tx.v".
        BAUD = 10417
    Found 8-bit register for signal <data_r>.
    Found 10-bit register for signal <shifter>.
    Found 4-bit register for signal <bitc>.
    Found 1-bit register for signal <tx>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <start_r>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstn (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitc[3]_GND_3_o_add_19_OUT> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <baudgen>.
    Related source file is "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen.v".
        M = 10417
    Found 14-bit register for signal <divcounter>.
    Found 15-bit adder for signal <n0017[14:0]> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <baudgen> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "/home/marc/Documents/Digital/Proyecto/Prueba_UART/uart_rx.v".
        BAUD = 10417
    Found 4-bit register for signal <bitc>.
    Found 10-bit register for signal <raw_data>.
    Found 8-bit register for signal <data>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <rx_r>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstn (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitc[3]_GND_5_o_add_4_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <baudgen_rx>.
    Related source file is "/home/marc/Documents/Digital/Proyecto/Prueba_UART/baudgen_rx.v".
        M = 10417
    Found 14-bit register for signal <divcounter>.
    Found 15-bit adder for signal <n0017[14:0]> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <baudgen_rx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 15-bit adder                                          : 2
 4-bit adder                                           : 2
# Registers                                            : 14
 1-bit register                                        : 4
 10-bit register                                       : 2
 14-bit register                                       : 2
 16-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 3
# Multiplexers                                         : 9
 10-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 1
 5-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <raw_data_0> of sequential type is unconnected in block <RX>.

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <bitc>: 1 register on signal <bitc>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bitc>: 1 register on signal <bitc>.
Unit <uart_tx> synthesized (advanced).
WARNING:Xst:2677 - Node <raw_data_0> of sequential type is unconnected in block <uart_rx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 2
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 91
 Flip-Flops                                            : 91
# Multiplexers                                         : 9
 10-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 1
 5-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <d_out_8> (without init value) has a constant value of 0 in block <peripheral_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_out_9> (without init value) has a constant value of 0 in block <peripheral_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_out_10> (without init value) has a constant value of 0 in block <peripheral_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_out_11> (without init value) has a constant value of 0 in block <peripheral_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_out_12> (without init value) has a constant value of 0 in block <peripheral_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_out_13> (without init value) has a constant value of 0 in block <peripheral_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_out_14> (without init value) has a constant value of 0 in block <peripheral_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_out_15> (without init value) has a constant value of 0 in block <peripheral_uart>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART/TX/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART/RX/FSM_1> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------

Optimizing unit <peripheral_uart> ...

Optimizing unit <uart_tx> ...

Optimizing unit <baudgen> ...

Optimizing unit <uart_rx> ...

Optimizing unit <baudgen_rx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block peripheral_uart, actual ratio is 0.
FlipFlop d_out_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop d_out_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 171
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 26
#      LUT2                        : 7
#      LUT3                        : 37
#      LUT4                        : 18
#      LUT5                        : 5
#      LUT6                        : 18
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 104
#      FD                          : 32
#      FD_1                        : 16
#      FDE                         : 17
#      FDE_1                       : 8
#      FDR                         : 4
#      FDRE                        : 16
#      FDS                         : 4
#      FDSE                        : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 17
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              87  out of  126800     0%  
 Number of Slice LUTs:                  115  out of  63400     0%  
    Number used as Logic:               115  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      44  out of    131    33%  
   Number with an unused LUT:            16  out of    131    12%  
   Number of fully used LUT-FF pairs:    71  out of    131    54%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  35  out of    210    16%  
    IOB Flip Flops/Latches:              17

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.634ns (Maximum Frequency: 379.636MHz)
   Minimum input arrival time before clock: 1.645ns
   Maximum output required time after clock: 0.643ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.634ns (frequency: 379.636MHz)
  Total number of paths / destination ports: 1249 / 143
-------------------------------------------------------------------------
Delay:               2.634ns (Levels of Logic = 4)
  Source:            UART/TX/BAUD0/divcounter_9 (FF)
  Destination:       UART/TX/shifter_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: UART/TX/BAUD0/divcounter_9 to UART/TX/shifter_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.560  UART/TX/BAUD0/divcounter_9 (UART/TX/BAUD0/divcounter_9)
     LUT4:I0->O            1   0.097   0.295  UART/TX/BAUD0/GND_4_o_GND_4_o_equal_2_o<13>1_SW0 (N8)
     LUT6:I5->O            2   0.097   0.299  UART/TX/BAUD0/GND_4_o_GND_4_o_equal_2_o<13>1 (UART/TX/BAUD0/GND_4_o_GND_4_o_equal_2_o<13>1)
     LUT6:I5->O            8   0.097   0.327  UART/TX/BAUD0/Mmux_n00111 (UART/TX/clk_baud)
     LUT3:I2->O            7   0.097   0.307  UART/TX/_n0109_inv1 (UART/TX/_n0109_inv)
     FDSE:CE                   0.095          UART/TX/shifter_2
    ----------------------------------------
    Total                      2.634ns (0.844ns logic, 1.790ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 358 / 57
-------------------------------------------------------------------------
Offset:              1.645ns (Levels of Logic = 3)
  Source:            addr<0> (PAD)
  Destination:       d_out_0 (FF)
  Destination Clock: clk falling

  Data Path: addr<0> to d_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.716  addr_0_IBUF (addr_0_IBUF)
     LUT6:I0->O            8   0.097   0.725  s[4]_PWR_1_o_equal_19_o<4>1 (s[4]_PWR_1_o_equal_19_o)
     LUT6:I0->O            1   0.097   0.000  s[4]_d_out[15]_select_20_OUT<15> (s[4]_d_out[15]_select_20_OUT<0>)
     FD_1:D                    0.008          d_out_0
    ----------------------------------------
    Total                      1.645ns (0.203ns logic, 1.442ns route)
                                       (12.3% logic, 87.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.643ns (Levels of Logic = 1)
  Source:            d_out_7_1 (FF)
  Destination:       d_out<7> (PAD)
  Source Clock:      clk falling

  Data Path: d_out_7_1 to d_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.364   0.279  d_out_7_1 (d_out_7_1)
     OBUF:I->O                 0.000          d_out_7_OBUF (d_out<7>)
    ----------------------------------------
    Total                      0.643ns (0.364ns logic, 0.279ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.634|    1.173|    1.022|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 8.99 secs
 
--> 


Total memory usage is 500524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    0 (   0 filtered)

