#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Mar  4 19:41:13 2020
# Process ID: 15484
# Current directory: D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1
# Command line: vivado.exe -log mxu_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mxu_core.tcl
# Log file: D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/mxu_core.vds
# Journal file: D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mxu_core.tcl -notrace
Command: synth_design -top mxu_core -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.547 ; gain = 236.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mxu_core' [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_core.v:22]
	Parameter M bound to: 3 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter max_data_width bound to: 4 - type: integer 
	Parameter max_width_columns bound to: 11 - type: integer 
	Parameter max_width_rows bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mxu_mac' [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_mac.v:23]
	Parameter bit_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vivado_mac' [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/realtime/vivado_mac_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vivado_mac' (2#1) [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/realtime/vivado_mac_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'PCOUT' does not match port width (48) of module 'vivado_mac' [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_mac.v:64]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/register.v:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/register.v:23]
WARNING: [Synth 8-3848] Net enable_next_mac in module/entity mxu_mac does not have driver. [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_mac.v:44]
WARNING: [Synth 8-3848] Net test_mode in module/entity mxu_mac does not have driver. [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_mac.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mxu_mac' (4#1) [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_mac.v:23]
WARNING: [Synth 8-7023] instance 'mac_i_j' of module 'mxu_mac' has 9 connections declared, but only 8 given [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_core.v:103]
WARNING: [Synth 8-7023] instance 'mac_i_j' of module 'mxu_mac' has 9 connections declared, but only 8 given [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_core.v:83]
WARNING: [Synth 8-7023] instance 'mac_i_j' of module 'mxu_mac' has 9 connections declared, but only 8 given [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_core.v:110]
WARNING: [Synth 8-7023] instance 'mac_i_j' of module 'mxu_mac' has 9 connections declared, but only 8 given [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_core.v:89]
WARNING: [Synth 8-7023] instance 'mac_i_j' of module 'mxu_mac' has 9 connections declared, but only 8 given [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_core.v:110]
WARNING: [Synth 8-7023] instance 'mac_i_j' of module 'mxu_mac' has 9 connections declared, but only 8 given [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_core.v:89]
INFO: [Synth 8-6155] done synthesizing module 'mxu_core' (5#1) [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_core.v:22]
WARNING: [Synth 8-3331] design register has unconnected port test_mode
WARNING: [Synth 8-3331] design mxu_mac has unconnected port enable_next_mac
WARNING: [Synth 8-3331] design mxu_core has unconnected port test_mode
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.508 ; gain = 309.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.508 ; gain = 309.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.508 ; gain = 309.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1075.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[0].columns[1].mac_i_j/mac'
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[0].columns[1].mac_i_j/mac'
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[0].columns[2].mac_i_j/mac'
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[0].columns[2].mac_i_j/mac'
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[1].columns[1].mac_i_j/mac'
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[1].columns[1].mac_i_j/mac'
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[1].columns[2].mac_i_j/mac'
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[1].columns[2].mac_i_j/mac'
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[2].columns[1].mac_i_j/mac'
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[2].columns[1].mac_i_j/mac'
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[2].columns[2].mac_i_j/mac'
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/vivado_mac/vivado_mac/vivado_mac_in_context.xdc] for cell 'rows[2].columns[2].mac_i_j/mac'
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rows[0].columns[0].mult_i'
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rows[0].columns[0].mult_i'
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rows[1].columns[0].mult_i'
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rows[1].columns[0].mult_i'
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rows[2].columns[0].mult_i'
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/.Xil/Vivado-15484-DESKTOP-9DNP7KK/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rows[2].columns[0].mult_i'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1150.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1150.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.090 ; gain = 383.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.090 ; gain = 383.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \rows[0].columns[1].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \rows[0].columns[2].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \rows[1].columns[1].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \rows[1].columns[2].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \rows[2].columns[1].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \rows[2].columns[2].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \rows[0].columns[0].mult_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \rows[1].columns[0].mult_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \rows[2].columns[0].mult_i . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.090 ; gain = 383.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.090 ; gain = 383.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mxu_core has unconnected port test_mode
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1150.090 ; gain = 383.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.090 ; gain = 383.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.090 ; gain = 383.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1156.184 ; gain = 390.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1171.988 ; gain = 405.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1171.988 ; gain = 405.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1171.988 ; gain = 405.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1171.988 ; gain = 405.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1171.988 ; gain = 405.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1171.988 ; gain = 405.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         3|
|2     |vivado_mac    |         6|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |mult_gen_0     |     1|
|2     |mult_gen_0__3  |     1|
|3     |mult_gen_0__4  |     1|
|4     |vivado_mac     |     1|
|5     |vivado_mac__10 |     1|
|6     |vivado_mac__6  |     1|
|7     |vivado_mac__7  |     1|
|8     |vivado_mac__8  |     1|
|9     |vivado_mac__9  |     1|
|10    |BUFG           |     1|
|11    |LUT2           |     2|
|12    |FDRE           |    32|
|13    |IBUF           |    27|
|14    |OBUF           |    12|
+------+---------------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------+------+
|      |Instance                       |Module             |Cells |
+------+-------------------------------+-------------------+------+
|1     |top                            |                   |   398|
|2     |  \rows[0].columns[1].mac_i_j  |mxu_mac__xdcDup__1 |    61|
|3     |    delay_reg1                 |register_5         |     5|
|4     |    delay_reg2                 |register_6         |     4|
|5     |  \rows[0].columns[2].mac_i_j  |mxu_mac__xdcDup__2 |    60|
|6     |    delay_reg1                 |register_3         |     4|
|7     |    delay_reg2                 |register_4         |     4|
|8     |  \rows[1].columns[1].mac_i_j  |mxu_mac__xdcDup__3 |    60|
|9     |    delay_reg1                 |register_1         |     4|
|10    |    delay_reg2                 |register_2         |     4|
|11    |  \rows[1].columns[2].mac_i_j  |mxu_mac__xdcDup__4 |    60|
|12    |    delay_reg1                 |register           |     4|
|13    |    delay_reg2                 |register_0         |     4|
|14    |  \rows[2].columns[1].mac_i_j  |mxu_mac__xdcDup__5 |    52|
|15    |  \rows[2].columns[2].mac_i_j  |mxu_mac            |    52|
+------+-------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1171.988 ; gain = 405.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1171.988 ; gain = 331.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1171.988 ; gain = 405.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1184.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1186.086 ; gain = 716.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.086 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.runs/synth_1/mxu_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mxu_core_utilization_synth.rpt -pb mxu_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 19:42:04 2020...
