{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:29:58 2017 " "Info: Processing started: Fri Jun 02 09:29:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_100MHz " "Info: Assuming node \"CLK_100MHz\" is an undefined clock" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_100MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_100MHz register WasdDecoder:u1\|code\[2\] register WasdDecoder:u1\|state.delay 280.19 MHz 3.569 ns Internal " "Info: Clock \"CLK_100MHz\" has Internal fmax of 280.19 MHz between source register \"WasdDecoder:u1\|code\[2\]\" and destination register \"WasdDecoder:u1\|state.delay\" (period= 3.569 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.304 ns + Longest register register " "Info: + Longest register to register delay is 3.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WasdDecoder:u1\|code\[2\] 1 REG LCFF_X83_Y5_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X83_Y5_N13; Fanout = 7; REG Node = 'WasdDecoder:u1\|code\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WasdDecoder:u1|code[2] } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.624 ns) 1.400 ns WasdDecoder:u1\|process_0~1 2 COMB LCCOMB_X82_Y5_N8 1 " "Info: 2: + IC(0.776 ns) + CELL(0.624 ns) = 1.400 ns; Loc. = LCCOMB_X82_Y5_N8; Fanout = 1; COMB Node = 'WasdDecoder:u1\|process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { WasdDecoder:u1|code[2] WasdDecoder:u1|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 2.140 ns WasdDecoder:u1\|process_0~3 3 COMB LCCOMB_X82_Y5_N12 2 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 2.140 ns; Loc. = LCCOMB_X82_Y5_N12; Fanout = 2; COMB Node = 'WasdDecoder:u1\|process_0~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { WasdDecoder:u1|process_0~1 WasdDecoder:u1|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.651 ns) 3.196 ns WasdDecoder:u1\|Selector0~3 4 COMB LCCOMB_X82_Y5_N30 1 " "Info: 4: + IC(0.405 ns) + CELL(0.651 ns) = 3.196 ns; Loc. = LCCOMB_X82_Y5_N30; Fanout = 1; COMB Node = 'WasdDecoder:u1\|Selector0~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { WasdDecoder:u1|process_0~3 WasdDecoder:u1|Selector0~3 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.304 ns WasdDecoder:u1\|state.delay 5 REG LCFF_X82_Y5_N31 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.304 ns; Loc. = LCFF_X82_Y5_N31; Fanout = 1; REG Node = 'WasdDecoder:u1\|state.delay'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { WasdDecoder:u1|Selector0~3 WasdDecoder:u1|state.delay } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.753 ns ( 53.06 % ) " "Info: Total cell delay = 1.753 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.551 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.551 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.304 ns" { WasdDecoder:u1|code[2] WasdDecoder:u1|process_0~1 WasdDecoder:u1|process_0~3 WasdDecoder:u1|Selector0~3 WasdDecoder:u1|state.delay } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.304 ns" { WasdDecoder:u1|code[2] {} WasdDecoder:u1|process_0~1 {} WasdDecoder:u1|process_0~3 {} WasdDecoder:u1|Selector0~3 {} WasdDecoder:u1|state.delay {} } { 0.000ns 0.776ns 0.370ns 0.405ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.354 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_100MHz\" to destination register is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.666 ns) 3.354 ns WasdDecoder:u1\|state.delay 3 REG LCFF_X82_Y5_N31 1 " "Info: 3: + IC(1.453 ns) + CELL(0.666 ns) = 3.354 ns; Loc. = LCFF_X82_Y5_N31; Fanout = 1; REG Node = 'WasdDecoder:u1\|state.delay'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|state.delay } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.65 % ) " "Info: Total cell delay = 1.766 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.588 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|state.delay } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 3.355 ns - Longest register " "Info: - Longest clock path from clock \"CLK_100MHz\" to source register is 3.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.666 ns) 3.355 ns WasdDecoder:u1\|code\[2\] 3 REG LCFF_X83_Y5_N13 7 " "Info: 3: + IC(1.454 ns) + CELL(0.666 ns) = 3.355 ns; Loc. = LCFF_X83_Y5_N13; Fanout = 7; REG Node = 'WasdDecoder:u1\|code\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|code[2] } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.64 % ) " "Info: Total cell delay = 1.766 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.589 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.589 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|code[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.454ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|state.delay } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|code[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.454ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.304 ns" { WasdDecoder:u1|code[2] WasdDecoder:u1|process_0~1 WasdDecoder:u1|process_0~3 WasdDecoder:u1|Selector0~3 WasdDecoder:u1|state.delay } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.304 ns" { WasdDecoder:u1|code[2] {} WasdDecoder:u1|process_0~1 {} WasdDecoder:u1|process_0~3 {} WasdDecoder:u1|Selector0~3 {} WasdDecoder:u1|state.delay {} } { 0.000ns 0.776ns 0.370ns 0.405ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.651ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|state.delay } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|code[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.454ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "WasdDecoder:u1\|clk1 ps2_clk CLK_100MHz 6.538 ns register " "Info: tsu for register \"WasdDecoder:u1\|clk1\" (data pin = \"ps2_clk\", clock pin = \"CLK_100MHz\") is 6.538 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.929 ns + Longest pin register " "Info: + Longest pin to register delay is 9.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_clk 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'ps2_clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.545 ns) + CELL(0.460 ns) 9.929 ns WasdDecoder:u1\|clk1 2 REG LCFF_X81_Y5_N31 5 " "Info: 2: + IC(8.545 ns) + CELL(0.460 ns) = 9.929 ns; Loc. = LCFF_X81_Y5_N31; Fanout = 5; REG Node = 'WasdDecoder:u1\|clk1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.005 ns" { ps2_clk WasdDecoder:u1|clk1 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 13.94 % ) " "Info: Total cell delay = 1.384 ns ( 13.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.545 ns ( 86.06 % ) " "Info: Total interconnect delay = 8.545 ns ( 86.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.929 ns" { ps2_clk WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.929 ns" { ps2_clk {} ps2_clk~combout {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 8.545ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.351 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to destination register is 3.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.666 ns) 3.351 ns WasdDecoder:u1\|clk1 3 REG LCFF_X81_Y5_N31 5 " "Info: 3: + IC(1.450 ns) + CELL(0.666 ns) = 3.351 ns; Loc. = LCFF_X81_Y5_N31; Fanout = 5; REG Node = 'WasdDecoder:u1\|clk1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|clk1 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.70 % ) " "Info: Total cell delay = 1.766 ns ( 52.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns ( 47.30 % ) " "Info: Total interconnect delay = 1.585 ns ( 47.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.351 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.450ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.929 ns" { ps2_clk WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.929 ns" { ps2_clk {} ps2_clk~combout {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 8.545ns } { 0.000ns 0.924ns 0.460ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.351 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.450ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_100MHz disp7\[6\] WasdDecoder:u1\|l_wasd\[0\] 11.367 ns register " "Info: tco from clock \"CLK_100MHz\" to destination pin \"disp7\[6\]\" through register \"WasdDecoder:u1\|l_wasd\[0\]\" is 11.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 3.354 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to source register is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.666 ns) 3.354 ns WasdDecoder:u1\|l_wasd\[0\] 3 REG LCFF_X82_Y5_N1 8 " "Info: 3: + IC(1.453 ns) + CELL(0.666 ns) = 3.354 ns; Loc. = LCFF_X82_Y5_N1; Fanout = 8; REG Node = 'WasdDecoder:u1\|l_wasd\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|l_wasd[0] } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.65 % ) " "Info: Total cell delay = 1.766 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.588 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|l_wasd[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|l_wasd[0] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 37 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.709 ns + Longest register pin " "Info: + Longest register to pin delay is 7.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WasdDecoder:u1\|l_wasd\[0\] 1 REG LCFF_X82_Y5_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X82_Y5_N1; Fanout = 8; REG Node = 'WasdDecoder:u1\|l_wasd\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WasdDecoder:u1|l_wasd[0] } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.284 ns) + CELL(0.616 ns) 2.900 ns DisplayDecoder:dispu7\|Mux0~0 2 COMB LCCOMB_X90_Y1_N4 1 " "Info: 2: + IC(2.284 ns) + CELL(0.616 ns) = 2.900 ns; Loc. = LCCOMB_X90_Y1_N4; Fanout = 1; COMB Node = 'DisplayDecoder:dispu7\|Mux0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { WasdDecoder:u1|l_wasd[0] DisplayDecoder:dispu7|Mux0~0 } "NODE_NAME" } } { "../src/utils/displaydecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/displaydecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(3.236 ns) 7.709 ns disp7\[6\] 3 PIN PIN_AF21 0 " "Info: 3: + IC(1.573 ns) + CELL(3.236 ns) = 7.709 ns; Loc. = PIN_AF21; Fanout = 0; PIN Node = 'disp7\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.809 ns" { DisplayDecoder:dispu7|Mux0~0 disp7[6] } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.852 ns ( 49.97 % ) " "Info: Total cell delay = 3.852 ns ( 49.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.857 ns ( 50.03 % ) " "Info: Total interconnect delay = 3.857 ns ( 50.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.709 ns" { WasdDecoder:u1|l_wasd[0] DisplayDecoder:dispu7|Mux0~0 disp7[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.709 ns" { WasdDecoder:u1|l_wasd[0] {} DisplayDecoder:dispu7|Mux0~0 {} disp7[6] {} } { 0.000ns 2.284ns 1.573ns } { 0.000ns 0.616ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|l_wasd[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|l_wasd[0] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.709 ns" { WasdDecoder:u1|l_wasd[0] DisplayDecoder:dispu7|Mux0~0 disp7[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.709 ns" { WasdDecoder:u1|l_wasd[0] {} DisplayDecoder:dispu7|Mux0~0 {} disp7[6] {} } { 0.000ns 2.284ns 1.573ns } { 0.000ns 0.616ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "WasdDecoder:u1\|data ps2_datain CLK_100MHz -6.198 ns register " "Info: th for register \"WasdDecoder:u1\|data\" (data pin = \"ps2_datain\", clock pin = \"CLK_100MHz\") is -6.198 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.351 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 3.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.666 ns) 3.351 ns WasdDecoder:u1\|data 3 REG LCFF_X81_Y5_N27 12 " "Info: 3: + IC(1.450 ns) + CELL(0.666 ns) = 3.351 ns; Loc. = LCFF_X81_Y5_N27; Fanout = 12; REG Node = 'WasdDecoder:u1\|data'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|data } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.70 % ) " "Info: Total cell delay = 1.766 ns ( 52.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns ( 47.30 % ) " "Info: Total interconnect delay = 1.585 ns ( 47.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.351 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 0.135ns 1.450ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.855 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_datain 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'ps2_datain'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_datain } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.471 ns) + CELL(0.460 ns) 9.855 ns WasdDecoder:u1\|data 2 REG LCFF_X81_Y5_N27 12 " "Info: 2: + IC(8.471 ns) + CELL(0.460 ns) = 9.855 ns; Loc. = LCFF_X81_Y5_N27; Fanout = 12; REG Node = 'WasdDecoder:u1\|data'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { ps2_datain WasdDecoder:u1|data } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 14.04 % ) " "Info: Total cell delay = 1.384 ns ( 14.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.471 ns ( 85.96 % ) " "Info: Total interconnect delay = 8.471 ns ( 85.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.855 ns" { ps2_datain WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.855 ns" { ps2_datain {} ps2_datain~combout {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 8.471ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.351 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 0.135ns 1.450ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.855 ns" { ps2_datain WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.855 ns" { ps2_datain {} ps2_datain~combout {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 8.471ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:29:58 2017 " "Info: Processing ended: Fri Jun 02 09:29:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
