{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665027887029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665027887030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 06 09:14:42 2022 " "Processing started: Thu Oct 06 09:14:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665027887030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665027887030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_fifo -c router_fifo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_fifo -c router_fifo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665027887030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1665027889291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665027889291 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(9) " "Verilog HDL warning at router_fifo.v(9): extended using \"x\" or \"z\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1665027917189 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(59) " "Verilog HDL warning at router_fifo.v(59): extended using \"x\" or \"z\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1665027917190 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_fifo.v(7) " "Verilog HDL information at router_fifo.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1665027917190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mavenverilog/router3x1/design/fifodesign/router_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /mavenverilog/router3x1/design/fifodesign/router_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo " "Found entity 1: router_fifo" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665027917196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665027917196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_fifo " "Elaborating entity \"router_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665027917258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 router_fifo.v(41) " "Verilog HDL assignment warning at router_fifo.v(41): truncated value with size 32 to match size of target (4)" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665027917267 "|router_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 router_fifo.v(50) " "Verilog HDL assignment warning at router_fifo.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665027917267 "|router_fifo"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MavenVerilog/Router3x1/synthesis/fifosynthesis/output_files/router_fifo.map.smsg " "Generated suppressed messages file D:/MavenVerilog/Router3x1/synthesis/fifosynthesis/output_files/router_fifo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1665027917371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665027917385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 06 09:15:17 2022 " "Processing ended: Thu Oct 06 09:15:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665027917385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665027917385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665027917385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665027917385 ""}
