#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 15 15:14:29 2023
# Process ID: 18811
# Current directory: /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/synth_1
# Command line: vivado -log Pipeline_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipeline_unit.tcl
# Log file: /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/synth_1/Pipeline_unit.vds
# Journal file: /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Pipeline_unit.tcl -notrace
Command: synth_design -top Pipeline_unit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.699 ; free physical = 55088 ; free virtual = 67328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pipeline_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:37]
INFO: [Synth 8-3491] module 'ALU_unit' declared at '/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/ALU_unit.vhd:28' bound to instance 'instance_ALU' of component 'ALU_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:169]
INFO: [Synth 8-638] synthesizing module 'ALU_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/ALU_unit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU_unit' (1#1) [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/ALU_unit.vhd:39]
INFO: [Synth 8-3491] module 'RegBank_unit' declared at '/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/RegBank_unit.vhd:29' bound to instance 'insatnce_BR' of component 'RegBank_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:181]
INFO: [Synth 8-638] synthesizing module 'RegBank_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/RegBank_unit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RegBank_unit' (2#1) [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/RegBank_unit.vhd:41]
INFO: [Synth 8-3491] module 'DataMemory_unit' declared at '/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/DataMemory_unit.vhd:29' bound to instance 'instance_DM' of component 'DataMemory_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:194]
INFO: [Synth 8-638] synthesizing module 'DataMemory_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/DataMemory_unit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'DataMemory_unit' (3#1) [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/DataMemory_unit.vhd:39]
INFO: [Synth 8-3491] module 'InstructionMemory_unit' declared at '/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/InstructionMemory_unit.vhd:28' bound to instance 'instance_IM' of component 'InstructionMemory_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:204]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/InstructionMemory_unit.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory_unit' (4#1) [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/InstructionMemory_unit.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element PIP_2_C_reg was removed.  [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:229]
WARNING: [Synth 8-3936] Found unconnected internal register 'PIP_5_A_reg' and it is trimmed from '8' to '4' bits. [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:252]
WARNING: [Synth 8-3936] Found unconnected internal register 'PIP_4_A_reg' and it is trimmed from '8' to '4' bits. [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:244]
WARNING: [Synth 8-3936] Found unconnected internal register 'PIP_3_A_reg' and it is trimmed from '8' to '4' bits. [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:236]
WARNING: [Synth 8-3848] Net B_OUT in module/entity Pipeline_unit does not have driver. [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Pipeline_unit' (5#1) [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:37]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[7]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[6]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[5]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[4]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[3]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[2]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[1]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[0]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port RST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.324 ; free physical = 55089 ; free virtual = 67330
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.324 ; free physical = 55091 ; free virtual = 67332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.324 ; free physical = 55091 ; free virtual = 67332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/constrs_1/new/ALU_unit.xdc]
Finished Parsing XDC File [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/constrs_1/new/ALU_unit.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1655.305 ; gain = 0.000 ; free physical = 54840 ; free virtual = 67081
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54923 ; free virtual = 67164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54923 ; free virtual = 67164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54925 ; free virtual = 67166
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "register_bank_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_bank_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "memory_bank_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_bank_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "memory_bank" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'PIP_2_A_reg[7:0]' into 'PIP_2_OP_reg[7:0]' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:227]
INFO: [Synth 8-4471] merging register 'PIP_2_B_reg[7:0]' into 'PIP_2_OP_reg[7:0]' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:228]
INFO: [Synth 8-4471] merging register 'PIP_3_B_reg[7:0]' into 'PIP_3_OP_reg[7:0]' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:237]
INFO: [Synth 8-4471] merging register 'PIP_4_B_reg[7:0]' into 'PIP_4_OP_reg[7:0]' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:245]
INFO: [Synth 8-4471] merging register 'PIP_5_B_reg[7:0]' into 'PIP_5_OP_reg[7:0]' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element PIP_2_A_reg was removed.  [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element PIP_2_B_reg was removed.  [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element PIP_3_B_reg was removed.  [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element PIP_4_B_reg was removed.  [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element PIP_5_B_reg was removed.  [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:253]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54916 ; free virtual = 67157
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 37    
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pipeline_unit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module ALU_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module RegBank_unit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module DataMemory_unit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module InstructionMemory_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element BR_local_Data_reg was removed.  [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd:186]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[7]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[6]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[5]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[4]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[3]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[2]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[1]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port B_OUT[0]
WARNING: [Synth 8-3331] design Pipeline_unit has unconnected port RST
WARNING: [Synth 8-3332] Sequential element (PIP_2_OP_reg[7]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_2_OP_reg[6]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_2_OP_reg[5]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_2_OP_reg[4]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_2_OP_reg[3]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_2_OP_reg[2]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_2_OP_reg[1]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_2_OP_reg[0]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_OP_reg[7]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_OP_reg[6]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_OP_reg[5]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_OP_reg[4]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_OP_reg[3]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_OP_reg[2]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_OP_reg[1]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_OP_reg[0]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_OP_reg[7]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_OP_reg[6]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_OP_reg[5]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_OP_reg[4]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_OP_reg[3]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_OP_reg[2]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_OP_reg[1]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_OP_reg[0]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_OP_reg[7]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_OP_reg[6]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_OP_reg[5]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_OP_reg[4]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_OP_reg[3]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_OP_reg[2]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_OP_reg[1]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_OP_reg[0]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_A_reg[3]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_A_reg[2]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_A_reg[1]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_3_A_reg[0]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_A_reg[3]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_A_reg[2]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_A_reg[1]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_4_A_reg[0]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_A_reg[3]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_A_reg[2]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_A_reg[1]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (PIP_5_A_reg[0]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (BR_local_Addr_W_reg[3]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (BR_local_Addr_W_reg[2]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (BR_local_Addr_W_reg[1]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (BR_local_Addr_W_reg[0]) is unused and will be removed from module Pipeline_unit.
WARNING: [Synth 8-3332] Sequential element (BR_local_W_reg) is unused and will be removed from module Pipeline_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54914 ; free virtual = 67157
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54792 ; free virtual = 67035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54792 ; free virtual = 67035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54792 ; free virtual = 67035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54791 ; free virtual = 67034
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54791 ; free virtual = 67034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54791 ; free virtual = 67034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54791 ; free virtual = 67034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54791 ; free virtual = 67034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54791 ; free virtual = 67034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54791 ; free virtual = 67034
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1655.305 ; gain = 128.324 ; free physical = 54843 ; free virtual = 67086
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.305 ; gain = 483.730 ; free physical = 54850 ; free virtual = 67093
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1655.305 ; gain = 495.484 ; free physical = 54830 ; free virtual = 67073
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/synth_1/Pipeline_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pipeline_unit_utilization_synth.rpt -pb Pipeline_unit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1655.305 ; gain = 0.000 ; free physical = 54816 ; free virtual = 67059
INFO: [Common 17-206] Exiting Vivado at Mon May 15 15:15:03 2023...
