digraph "CFG for 'vec_normcdfinvf' function" {
	label="CFG for 'vec_normcdfinvf' function";

	Node0x4621c60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %0\l  br i1 %14, label %15, label %177\l|{<s0>T|<s1>F}}"];
	Node0x4621c60:s0 -> Node0x4622a00;
	Node0x4621c60:s1 -> Node0x4623c70;
	Node0x4622a00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = fadd float %17, %17\l  %19 = fcmp ogt float %18, 6.250000e-01\l  br i1 %19, label %20, label %99\l|{<s0>T|<s1>F}}"];
	Node0x4622a00:s0 -> Node0x4625220;
	Node0x4622a00:s1 -> Node0x46252b0;
	Node0x4625220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%20:\l20:                                               \l  %21 = fsub float 1.000000e+00, %18\l  %22 = tail call float @llvm.fabs.f32(float %21)\l  %23 = fcmp olt float %22, 3.750000e-01\l  br i1 %23, label %24, label %32\l|{<s0>T|<s1>F}}"];
	Node0x4625220:s0 -> Node0x4625740;
	Node0x4625220:s1 -> Node0x46257d0;
	Node0x4625740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%24:\l24:                                               \l  %25 = fmul float %21, %21\l  %26 = tail call float @llvm.fmuladd.f32(float %25, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %27 = tail call float @llvm.fmuladd.f32(float %25, float %26, float\l... 0x3FB65B0B40000000)\l  %28 = tail call float @llvm.fmuladd.f32(float %25, float %27, float\l... 0x3FB5581AE0000000)\l  %29 = tail call float @llvm.fmuladd.f32(float %25, float %28, float\l... 0x3FC05AA560000000)\l  %30 = tail call float @llvm.fmuladd.f32(float %25, float %29, float\l... 0x3FCDB27480000000)\l  %31 = tail call float @llvm.fmuladd.f32(float %25, float %30, float\l... 0x3FEC5BF8A0000000)\l  br label %91\l}"];
	Node0x4625740 -> Node0x4626430;
	Node0x46257d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%32:\l32:                                               \l  %33 = fneg float %22\l  %34 = tail call float @llvm.fma.f32(float %33, float %22, float 1.000000e+00)\l  %35 = tail call i1 @llvm.amdgcn.class.f32(float %34, i32 144)\l  %36 = select i1 %35, float 0x41F0000000000000, float 1.000000e+00\l  %37 = fmul float %34, %36\l  %38 = tail call float @llvm.log2.f32(float %37)\l  %39 = fmul float %38, 0x3FE62E42E0000000\l  %40 = tail call i1 @llvm.amdgcn.class.f32(float %38, i32 519)\l  %41 = fneg float %39\l  %42 = tail call float @llvm.fma.f32(float %38, float 0x3FE62E42E0000000,\l... float %41)\l  %43 = tail call float @llvm.fma.f32(float %38, float 0x3E6EFA39E0000000,\l... float %42)\l  %44 = fadd float %39, %43\l  %45 = select i1 %40, float %38, float %44\l  %46 = select i1 %35, float 0x40362E4300000000, float 0.000000e+00\l  %47 = fsub float %45, %46\l  %48 = fcmp ogt float %47, -5.000000e+00\l  br i1 %48, label %49, label %59\l|{<s0>T|<s1>F}}"];
	Node0x46257d0:s0 -> Node0x46277c0;
	Node0x46257d0:s1 -> Node0x4627850;
	Node0x46277c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%49:\l49:                                               \l  %50 = fsub float -2.500000e+00, %47\l  %51 = tail call float @llvm.fmuladd.f32(float %50, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %52 = tail call float @llvm.fmuladd.f32(float %50, float %51, float\l... 0xBECD8E6AE0000000)\l  %53 = tail call float @llvm.fmuladd.f32(float %50, float %52, float\l... 0xBED26B5820000000)\l  %54 = tail call float @llvm.fmuladd.f32(float %50, float %53, float\l... 0x3F2CA65B60000000)\l  %55 = tail call float @llvm.fmuladd.f32(float %50, float %54, float\l... 0xBF548A8100000000)\l  %56 = tail call float @llvm.fmuladd.f32(float %50, float %55, float\l... 0xBF711C9DE0000000)\l  %57 = tail call float @llvm.fmuladd.f32(float %50, float %56, float\l... 0x3FCF91EC60000000)\l  %58 = tail call float @llvm.fmuladd.f32(float %50, float %57, float\l... 0x3FF805C5E0000000)\l  br label %91\l}"];
	Node0x46277c0 -> Node0x4626430;
	Node0x4627850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%59:\l59:                                               \l  %60 = fneg float %47\l  %61 = fcmp ogt float %47, 0xB9F0000000000000\l  %62 = select i1 %61, float 0x41F0000000000000, float 1.000000e+00\l  %63 = fmul float %62, %60\l  %64 = tail call float @llvm.sqrt.f32(float %63)\l  %65 = bitcast float %64 to i32\l  %66 = add nsw i32 %65, -1\l  %67 = bitcast i32 %66 to float\l  %68 = add nsw i32 %65, 1\l  %69 = bitcast i32 %68 to float\l  %70 = fneg float %69\l  %71 = tail call float @llvm.fma.f32(float %70, float %64, float %63)\l  %72 = fcmp ogt float %71, 0.000000e+00\l  %73 = fneg float %67\l  %74 = tail call float @llvm.fma.f32(float %73, float %64, float %63)\l  %75 = fcmp ole float %74, 0.000000e+00\l  %76 = select i1 %75, float %67, float %64\l  %77 = select i1 %72, float %69, float %76\l  %78 = select i1 %61, float 0x3EF0000000000000, float 1.000000e+00\l  %79 = fmul float %78, %77\l  %80 = tail call i1 @llvm.amdgcn.class.f32(float %63, i32 608)\l  %81 = select i1 %80, float %63, float %79\l  %82 = fadd float %81, -3.000000e+00\l  %83 = tail call float @llvm.fmuladd.f32(float %82, float 0xBF2A3E1360000000,\l... float 0x3F1A76AD60000000)\l  %84 = tail call float @llvm.fmuladd.f32(float %82, float %83, float\l... 0x3F561B8E40000000)\l  %85 = tail call float @llvm.fmuladd.f32(float %82, float %84, float\l... 0xBF6E17BCE0000000)\l  %86 = tail call float @llvm.fmuladd.f32(float %82, float %85, float\l... 0x3F77824F60000000)\l  %87 = tail call float @llvm.fmuladd.f32(float %82, float %86, float\l... 0xBF7F38BAE0000000)\l  %88 = tail call float @llvm.fmuladd.f32(float %82, float %87, float\l... 0x3F8354AFC0000000)\l  %89 = tail call float @llvm.fmuladd.f32(float %82, float %88, float\l... 0x3FF006DB60000000)\l  %90 = tail call float @llvm.fmuladd.f32(float %82, float %89, float\l... 0x4006A9EFC0000000)\l  br label %91\l}"];
	Node0x4627850 -> Node0x4626430;
	Node0x4626430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%91:\l91:                                               \l  %92 = phi float [ %31, %24 ], [ %58, %49 ], [ %90, %59 ]\l  %93 = fmul float %22, %92\l  %94 = fcmp ogt float %22, 1.000000e+00\l  %95 = select i1 %94, float 0x7FF8000000000000, float %93\l  %96 = fcmp oeq float %22, 1.000000e+00\l  %97 = select i1 %96, float 0x7FF0000000000000, float %95\l  %98 = tail call float @llvm.copysign.f32(float %97, float %21)\l  br label %165\l}"];
	Node0x4626430 -> Node0x462abc0;
	Node0x46252b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%99:\l99:                                               \l  %100 = fcmp ogt float %18, 0x3F50000000000000\l  br i1 %100, label %101, label %130\l|{<s0>T|<s1>F}}"];
	Node0x46252b0:s0 -> Node0x462ad50;
	Node0x46252b0:s1 -> Node0x462ade0;
	Node0x462ad50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%101:\l101:                                              \l  %102 = fsub float 2.000000e+00, %18\l  %103 = fmul float %18, %102\l  %104 = tail call i1 @llvm.amdgcn.class.f32(float %103, i32 144)\l  %105 = select i1 %104, float 0x41F0000000000000, float 1.000000e+00\l  %106 = fmul float %103, %105\l  %107 = tail call float @llvm.log2.f32(float %106)\l  %108 = fmul float %107, 0x3FE62E42E0000000\l  %109 = tail call i1 @llvm.amdgcn.class.f32(float %107, i32 519)\l  %110 = fneg float %108\l  %111 = tail call float @llvm.fma.f32(float %107, float 0x3FE62E42E0000000,\l... float %110)\l  %112 = tail call float @llvm.fma.f32(float %107, float 0x3E6EFA39E0000000,\l... float %111)\l  %113 = fadd float %108, %112\l  %114 = select i1 %109, float %107, float %113\l  %115 = select i1 %104, float 0x40362E4300000000, float 0.000000e+00\l  %116 = fsub float %115, %114\l  %117 = fadd float %116, -3.125000e+00\l  %118 = tail call float @llvm.fmuladd.f32(float %117, float\l... 0x3E07EE6620000000, float 0xBE33F5A800000000)\l  %119 = tail call float @llvm.fmuladd.f32(float %117, float %118, float\l... 0xBE5B638F00000000)\l  %120 = tail call float @llvm.fmuladd.f32(float %117, float %119, float\l... 0x3E9C9CCC60000000)\l  %121 = tail call float @llvm.fmuladd.f32(float %117, float %120, float\l... 0xBEB72F8AE0000000)\l  %122 = tail call float @llvm.fmuladd.f32(float %117, float %121, float\l... 0xBEED21AA60000000)\l  %123 = tail call float @llvm.fmuladd.f32(float %117, float %122, float\l... 0x3F287AEBC0000000)\l  %124 = tail call float @llvm.fmuladd.f32(float %117, float %123, float\l... 0xBF48455D40000000)\l  %125 = tail call float @llvm.fmuladd.f32(float %117, float %124, float\l... 0xBF78B6CA40000000)\l  %126 = tail call float @llvm.fmuladd.f32(float %117, float %125, float\l... 0x3FCEBD80C0000000)\l  %127 = tail call float @llvm.fmuladd.f32(float %117, float %126, float\l... 0x3FFA755E80000000)\l  %128 = fneg float %18\l  %129 = tail call float @llvm.fmuladd.f32(float %128, float %127, float %127)\l  br label %165\l}"];
	Node0x462ad50 -> Node0x462abc0;
	Node0x462ade0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%130:\l130:                                              \l  %131 = tail call i1 @llvm.amdgcn.class.f32(float %18, i32 144)\l  %132 = select i1 %131, float 0x41F0000000000000, float 1.000000e+00\l  %133 = fmul float %18, %132\l  %134 = tail call float @llvm.log2.f32(float %133)\l  %135 = fmul float %134, 0x3FE62E42E0000000\l  %136 = tail call i1 @llvm.amdgcn.class.f32(float %134, i32 519)\l  %137 = fneg float %135\l  %138 = tail call float @llvm.fma.f32(float %134, float 0x3FE62E42E0000000,\l... float %137)\l  %139 = tail call float @llvm.fma.f32(float %134, float 0x3E6EFA39E0000000,\l... float %138)\l  %140 = fadd float %135, %139\l  %141 = select i1 %136, float %134, float %140\l  %142 = select i1 %131, float 0x40362E4300000000, float 0.000000e+00\l  %143 = fsub float %141, %142\l  %144 = fneg float %143\l  %145 = tail call float @llvm.sqrt.f32(float %144)\l  %146 = tail call float @llvm.amdgcn.rcp.f32(float %145)\l  %147 = fcmp ogt float %18, 0x3D50000000000000\l  br i1 %147, label %148, label %155\l|{<s0>T|<s1>F}}"];
	Node0x462ade0:s0 -> Node0x462e860;
	Node0x462ade0:s1 -> Node0x462e8f0;
	Node0x462e860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%148:\l148:                                              \l  %149 = tail call float @llvm.fmuladd.f32(float %146, float\l... 0xBFF57221E0000000, float 0x4007F61440000000)\l  %150 = tail call float @llvm.fmuladd.f32(float %146, float %149, float\l... 0xC0098DD400000000)\l  %151 = tail call float @llvm.fmuladd.f32(float %146, float %150, float\l... 0x4002C90660000000)\l  %152 = tail call float @llvm.fmuladd.f32(float %146, float %151, float\l... 0xBFF3A07EA0000000)\l  %153 = tail call float @llvm.fmuladd.f32(float %146, float %152, float\l... 0xBFABA546C0000000)\l  %154 = tail call float @llvm.fmuladd.f32(float %146, float %153, float\l... 0x3FF004E660000000)\l  br label %162\l}"];
	Node0x462e860 -> Node0x462f380;
	Node0x462e8f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%155:\l155:                                              \l  %156 = tail call float @llvm.fmuladd.f32(float %146, float\l... 0xC03649C6A0000000, float 0x4038FA8FA0000000)\l  %157 = tail call float @llvm.fmuladd.f32(float %146, float %156, float\l... 0xC02A112D80000000)\l  %158 = tail call float @llvm.fmuladd.f32(float %146, float %157, float\l... 0x401309D980000000)\l  %159 = tail call float @llvm.fmuladd.f32(float %146, float %158, float\l... 0xBFF9194880000000)\l  %160 = tail call float @llvm.fmuladd.f32(float %146, float %159, float\l... 0xBF9C084EC0000000)\l  %161 = tail call float @llvm.fmuladd.f32(float %146, float %160, float\l... 0x3FF00143E0000000)\l  br label %162\l}"];
	Node0x462e8f0 -> Node0x462f380;
	Node0x462f380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%162:\l162:                                              \l  %163 = phi float [ %154, %148 ], [ %161, %155 ]\l  %164 = fmul float %145, %163\l  br label %165\l}"];
	Node0x462f380 -> Node0x462abc0;
	Node0x462abc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%165:\l165:                                              \l  %166 = phi float [ %98, %91 ], [ %129, %101 ], [ %164, %162 ]\l  %167 = fcmp oeq float %18, 2.000000e+00\l  %168 = fcmp oeq float %18, 0.000000e+00\l  %169 = fcmp olt float %18, 0.000000e+00\l  %170 = fcmp ogt float %18, 2.000000e+00\l  %171 = or i1 %169, %170\l  %172 = fmul float %166, 0xBFF6A09E60000000\l  %173 = select i1 %171, float 0x7FF8000000000000, float %172\l  %174 = select i1 %168, float 0xFFF0000000000000, float %173\l  %175 = select i1 %167, float 0x7FF0000000000000, float %174\l  %176 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %175, float addrspace(1)* %176, align 4, !tbaa !7\l  br label %177\l}"];
	Node0x462abc0 -> Node0x4623c70;
	Node0x4623c70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%177:\l177:                                              \l  ret void\l}"];
}
