/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [22:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [21:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = celloutsig_0_46z ? celloutsig_0_21z : celloutsig_0_13z[21];
  assign celloutsig_1_16z = celloutsig_1_2z[7] ? in_data[187] : celloutsig_1_7z;
  assign celloutsig_1_14z = !(celloutsig_1_11z[1] ? celloutsig_1_0z[0] : celloutsig_1_11z[2]);
  assign celloutsig_1_15z = !(celloutsig_1_6z[4] ? celloutsig_1_5z : celloutsig_1_14z);
  assign celloutsig_1_12z = ~(celloutsig_1_1z[0] | celloutsig_1_4z);
  assign celloutsig_0_21z = ~(celloutsig_0_18z | celloutsig_0_16z[0]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z[1] | celloutsig_1_0z[1]) & celloutsig_1_2z[6]);
  assign celloutsig_0_5z = ~((in_data[59] | in_data[36]) & celloutsig_0_3z[1]);
  assign celloutsig_0_0z = ~((in_data[45] | in_data[20]) & (in_data[15] | in_data[16]));
  assign celloutsig_0_46z = ~(celloutsig_0_26z ^ celloutsig_0_5z);
  assign celloutsig_1_0z = in_data[149:143] + in_data[166:160];
  assign celloutsig_1_17z = { celloutsig_1_0z[1], celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_11z } + { celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_2z[1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } & in_data[110:101];
  assign celloutsig_1_13z = celloutsig_1_0z[2:0] & celloutsig_1_11z;
  assign celloutsig_0_13z = in_data[58:36] & { celloutsig_0_12z[1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_3z = { celloutsig_0_2z[6:3], celloutsig_0_0z } / { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_45z = celloutsig_0_10z[13:4] / { 1'h1, celloutsig_0_24z[15:13], celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_1_18z = celloutsig_1_6z[7:1] / { 1'h1, celloutsig_1_0z[4:0], celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_9z[5:4], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_6z[12:0] };
  assign celloutsig_1_8z = celloutsig_1_0z[3:0] / { 1'h1, celloutsig_1_6z[5:3] };
  assign celloutsig_0_4z = { celloutsig_0_2z[8:1], 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z[9:1], 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z[4:1] } === { celloutsig_0_3z[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z[9:1], 1'h1 };
  assign celloutsig_1_10z = celloutsig_1_0z[5:2] === celloutsig_1_8z;
  assign celloutsig_0_18z = { celloutsig_0_6z[15:6], celloutsig_0_5z } === in_data[91:81];
  assign celloutsig_1_4z = celloutsig_1_0z[4:2] > celloutsig_1_1z[3:1];
  assign celloutsig_1_7z = in_data[127:124] > { in_data[142:140], celloutsig_1_4z };
  assign celloutsig_0_19z = celloutsig_0_2z[9:7] > { celloutsig_0_16z[1], celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_3z = { in_data[183:161], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || in_data[169:115];
  assign celloutsig_0_26z = celloutsig_0_9z[3:1] || { celloutsig_0_3z[4:3], celloutsig_0_19z };
  assign celloutsig_0_12z = { celloutsig_0_2z[8:3], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[3:1], celloutsig_0_9z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z } % { 1'h1, celloutsig_1_2z[1:0] };
  assign celloutsig_1_2z = - in_data[136:128];
  assign celloutsig_0_16z = - { celloutsig_0_10z[13:11], celloutsig_0_11z };
  assign celloutsig_0_11z = & { celloutsig_0_6z[15], celloutsig_0_3z };
  assign celloutsig_0_51z = celloutsig_0_6z[6] & celloutsig_0_45z[7];
  assign celloutsig_1_19z = { celloutsig_1_18z[6:5], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_16z } <<< { celloutsig_1_0z[3:2], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_17z };
  assign celloutsig_0_6z = { in_data[91:77], celloutsig_0_0z } <<< { celloutsig_0_3z[3], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z } >>> { celloutsig_0_6z[11:3], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_2z[5], celloutsig_0_6z } - { in_data[79:77], celloutsig_0_12z };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_1z = celloutsig_1_0z[4:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z[9:1] = { in_data[92:85], celloutsig_0_0z } ~^ in_data[9:1];
  assign celloutsig_0_2z[0] = 1'h1;
  assign { out_data[134:128], out_data[121:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
