digraph "CFG for 'next_prime' function" {
	label="CFG for 'next_prime' function";

	Node0xc7da30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%1:\l  %2 = alloca i64, align 8\l  store i64 %0, i64* %2, align 8, !tbaa !1873\l  call void @llvm.dbg.declare(metadata i64* %2, metadata !1872, metadata\l... !DIExpression()), !dbg !1877\l  %3 = load i64, i64* %2, align 8, !dbg !1878, !tbaa !1873\l  %4 = icmp ult i64 %3, 10, !dbg !1880\l  br i1 %4, label %5, label %6, !dbg !1881\l|{<s0>T|<s1>F}}"];
	Node0xc7da30:s0 -> Node0xc7da80;
	Node0xc7da30:s1 -> Node0xc7dad0;
	Node0xc7da80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%5:\l5:                                                \l  store i64 10, i64* %2, align 8, !dbg !1882, !tbaa !1873\l  br label %6, !dbg !1883\l}"];
	Node0xc7da80 -> Node0xc7dad0;
	Node0xc7dad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%6:\l6:                                                \l  %7 = load i64, i64* %2, align 8, !dbg !1884, !tbaa !1873\l  %8 = or i64 %7, 1, !dbg !1884\l  store i64 %8, i64* %2, align 8, !dbg !1884, !tbaa !1873\l  br label %9, !dbg !1885\l}"];
	Node0xc7dad0 -> Node0xc7db20;
	Node0xc7db20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l9:                                                \l  %10 = load i64, i64* %2, align 8, !dbg !1886, !tbaa !1873\l  %11 = icmp ne i64 -1, %10, !dbg !1887\l  br i1 %11, label %12, label %16, !dbg !1888\l|{<s0>T|<s1>F}}"];
	Node0xc7db20:s0 -> Node0xc7db70;
	Node0xc7db20:s1 -> Node0xc7dbc0;
	Node0xc7db70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%12:\l12:                                               \l  %13 = load i64, i64* %2, align 8, !dbg !1889, !tbaa !1873\l  %14 = call zeroext i1 @is_prime(i64 noundef %13) #27, !dbg !1890\l  %15 = xor i1 %14, true, !dbg !1891\l  br label %16\l}"];
	Node0xc7db70 -> Node0xc7dbc0;
	Node0xc7dbc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%16:\l16:                                               \l  %17 = phi i1 [ false, %9 ], [ %15, %12 ], !dbg !1892\l  br i1 %17, label %18, label %21, !dbg !1885\l|{<s0>T|<s1>F}}"];
	Node0xc7dbc0:s0 -> Node0xc7dc10;
	Node0xc7dbc0:s1 -> Node0xc7dc60;
	Node0xc7dc10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%18:\l18:                                               \l  %19 = load i64, i64* %2, align 8, !dbg !1893, !tbaa !1873\l  %20 = add i64 %19, 2, !dbg !1893\l  store i64 %20, i64* %2, align 8, !dbg !1893, !tbaa !1873\l  br label %9, !dbg !1885, !llvm.loop !1894\l}"];
	Node0xc7dc10 -> Node0xc7db20;
	Node0xc7dc60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%21:\l21:                                               \l  %22 = load i64, i64* %2, align 8, !dbg !1898, !tbaa !1873\l  ret i64 %22, !dbg !1899\l}"];
}
