
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Tue Jun 10 14:29:06 2014
# Target Board:  xilinx.com ml605 Rev D
# Family:    virtex6
# Device:    xc6vlx240t
# Package:   ff1156
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT ddr_memory_we_n = ddr_memory_we_n, DIR = O
 PORT ddr_memory_ras_n = ddr_memory_ras_n, DIR = O
 PORT ddr_memory_odt = ddr_memory_odt, DIR = O
 PORT ddr_memory_dqs_n = ddr_memory_dqs_n, DIR = IO, VEC = [0:0]
 PORT ddr_memory_dqs = ddr_memory_dqs, DIR = IO, VEC = [0:0]
 PORT ddr_memory_dq = ddr_memory_dq, DIR = IO, VEC = [7:0]
 PORT ddr_memory_dm = ddr_memory_dm, DIR = O, VEC = [0:0]
 PORT ddr_memory_ddr3_rst = ddr_memory_ddr3_rst, DIR = O
 PORT ddr_memory_cs_n = ddr_memory_cs_n, DIR = O
 PORT ddr_memory_clk_n = ddr_memory_clk_n, DIR = O, SIGIS = CLK
 PORT ddr_memory_clk = ddr_memory_clk, DIR = O, SIGIS = CLK
 PORT ddr_memory_cke = ddr_memory_cke, DIR = O
 PORT ddr_memory_cas_n = ddr_memory_cas_n, DIR = O
 PORT ddr_memory_ba = ddr_memory_ba, DIR = O, VEC = [2:0]
 PORT ddr_memory_addr = ddr_memory_addr, DIR = O, VEC = [12:0]
 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000


BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = vhwti_local_cntlr_1
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_S_AXI_BASEADDR = 0xC0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xC0003fff
 BUS_INTERFACE BRAM_PORTA = vhwti_local_cntlr_port_1
 BUS_INTERFACE S_AXI = group_lite_1
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

# ##################################################################
# VHWTI
# ##################################################################
BEGIN axi_interconnect
 PARAMETER INSTANCE = vhwti_lite
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzMMCM0
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = vhwti_global_cntlr_1
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_S_AXI_BASEADDR = 0xC0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xC0003fff
 BUS_INTERFACE BRAM_PORTA = vhwti_global_cntlr_port_1
 BUS_INTERFACE S_AXI = vhwti_lite
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

BEGIN bram_block
 PARAMETER INSTANCE = vhwti_bram_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = vhwti_local_cntlr_port_1
 BUS_INTERFACE PORTB = vhwti_global_cntlr_port_1
END

BEGIN plb_thread_manager
 PARAMETER INSTANCE = thread_manager
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x11000000
 PARAMETER C_HIGHADDR = 0x1103FFFF
 BUS_INTERFACE SPLB = core_bus
 PORT sch2tm_next_id = core_sch2tm_next_id
 PORT tm2sch_DOB = core_tm2sch_dob
 PORT tm2sch_cpu_thread_id = core_tm2sch_cpu_thread_id
 PORT tm2sch_data = core_tm2sch_data
 PORT tm2sch_opcode = core_tm2sch_opcode
 PORT tm2sch_request = core_tm2sch_request
 PORT Access_Intr = access_intr
 PORT Semaphore_Reset = net_gnd
 PORT Soft_Stop = soft_stop
 PORT SpinLock_Reset = net_gnd
 PORT sch2tm_ADDRB = core_sch2tm_addrb
 PORT sch2tm_DIB = core_sch2tm_dib
 PORT sch2tm_ENB = core_sch2tm_enb
 PORT sch2tm_WEB = core_sch2tm_web
 PORT sch2tm_busy = core_sch2tm_busy
 PORT sch2tm_data = core_sch2tm_data
 PORT sch2tm_next_id_valid = core_sch2tm_next_id_valid
END

BEGIN plb_sync_manager
 PARAMETER INSTANCE = sync_manager
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SCHED_BADDR = 0x11000000
 PARAMETER C_SCHED_HADDR = 0x11FFFFFF
 PARAMETER C_BASEADDR = 0x13000000
 PARAMETER C_HIGHADDR = 0x13FFFFFF
 PARAMETER C_NUM_MUTEXES = 64
 PARAMETER C_NUM_THREADS = 256
 BUS_INTERFACE MPLB = core_bus
 BUS_INTERFACE SPLB = core_bus
 PORT system_reset = hthread_rst_synch
 PORT system_resetdone = hthread_resp_synch
END

BEGIN plb_scheduler
 PARAMETER INSTANCE = scheduler
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x12000000
 PARAMETER C_HIGHADDR = 0x12FFFFFF
 BUS_INTERFACE MPLB = core_bus
 BUS_INTERFACE SPLB = core_bus
 PORT SWTM_ADDRB = core_sch2tm_addrb
 PORT SWTM_DIB = core_sch2tm_dib
 PORT TM2SCH_current_cpu_tid = core_tm2sch_cpu_thread_id
 PORT TM2SCH_data = core_tm2sch_data
 PORT Soft_Stop = soft_stop
 PORT SCH2TM_busy = core_sch2tm_busy
 PORT SCH2TM_data = core_sch2tm_data
 PORT SCH2TM_next_cpu_tid = core_sch2tm_next_id
 PORT SCH2TM_next_tid_valid = core_sch2tm_next_id_valid
 PORT SWTM_WEB = core_sch2tm_web
 PORT SWTM_ENB = core_sch2tm_enb
 PORT SWTM_DOB = core_tm2sch_dob
 PORT TM2SCH_opcode = core_tm2sch_opcode
 PORT TM2SCH_request = core_tm2sch_request
 PORT Reset_Done = hthread_resp_sched
 PORT Soft_Reset = hthread_rst_sched
 PORT Preemption_Interrupt = sched_intr
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzMMCM0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN plbv46_axi_bridge
 PARAMETER INSTANCE = plbv46_axi_bridge_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_SPLB_SUPPORT_BURSTS = 1
 PARAMETER C_EN_ERR_REGS = 1
 PARAMETER C_SPLB_BRIDGE_BASEADDR = 0x86240000
 PARAMETER C_SPLB_BRIDGE_HIGHADDR = 0x8624ffff
 PARAMETER C_SPLB_NUM_ADDR_RNGS = 1
 PARAMETER C_SPLB_RNGS_OFFSET = 0x00000000
 PARAMETER C_SPLB_RNG1_BASEADDR = 0xC0000000
 PARAMETER C_SPLB_RNG1_HIGHADDR = 0xC00fffff
 PARAMETER C_SPLB_RNG1_NONSEC_SEC = 1
 PARAMETER C_SPLB_RNG1_CACHEABLE_BUFFERABLE = 0
 BUS_INTERFACE M_AXI = main_bus
 BUS_INTERFACE SPLB = core_bus
 PORT SPLB_Clk = clk_100_0000MHzMMCM0
END

BEGIN plb_hthreads_timer
 PARAMETER INSTANCE = plb_hthreads_timer_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x16000000
 PARAMETER C_HIGHADDR = 0x1600FFFF
 BUS_INTERFACE SPLB = core_bus
END

BEGIN plb_hthread_reset_core
 PARAMETER INSTANCE = plb_hthread_reset_core_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x14000000
 PARAMETER C_HIGHADDR = 0x1400ffff
 BUS_INTERFACE SPLB = core_bus
 PORT reset_port0 = hthread_rst_tm
 PORT reset_response_port0 = hthread_resp_sched
 PORT reset_port1 = hthread_rst_sched
 PORT reset_response_port1 = hthread_resp_sched
 PORT reset_port2 = hthread_rst_synch
 PORT reset_response_port2 = hthread_resp_synch
 PORT reset_port3 = hthread_rst_condvar
 PORT reset_response_port3 = hthread_resp_condvar
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_1_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_1_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SLMB = microblaze_1_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_1_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_1_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SLMB = microblaze_1_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_1_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block
 BUS_INTERFACE PORTB = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_1
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_PVR = 2
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xa0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_PVR_USER2 = 0xC0000000
 PARAMETER C_FSL_LINKS = 2
 BUS_INTERFACE M_AXI_DP = group_lite_1
 BUS_INTERFACE M_AXI_IP = group_lite_1
 BUS_INTERFACE DEBUG = microblaze_1_debug
 BUS_INTERFACE SFSL0 = acc_mb1
 BUS_INTERFACE DLMB = microblaze_1_dlmb
 BUS_INTERFACE ILMB = microblaze_1_ilmb
 BUS_INTERFACE MFSL0 = mb_acc1
 BUS_INTERFACE MFSL1 = mb_acc1_rst
 BUS_INTERFACE M_AXI_IC = ddr_bus
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_PVR = 2
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xa0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE M_AXI_DP = main_bus
 BUS_INTERFACE M_AXI_IP = main_bus
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 BUS_INTERFACE M_AXI_IC = ddr_bus
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzMMCM0
END

BEGIN fsl_v20
 PARAMETER INSTANCE = mb_acc1_rst
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PARAMETER C_FSL_DEPTH = 1
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN fsl_v20
 PARAMETER INSTANCE = mb_acc1
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = main_vhwti_axi_bridge
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0xC0000000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0xC00FFFFF
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 1
 BUS_INTERFACE S_AXI = main_bus
 BUS_INTERFACE M_AXI = vhwti_lite
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = main_dram_axi_bridge
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0xa0000000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0xafffffff
 PARAMETER C_S_AXI_RNG01_BASEADDR = 0x84020000
 PARAMETER C_S_AXI_RNG01_HIGHADDR = 0x8402ffff
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 2
 BUS_INTERFACE M_AXI = ddr_bus
 BUS_INTERFACE S_AXI = main_bus
END

# ########################################################
# Host
# #######################################################
BEGIN axi_interconnect
 PARAMETER INSTANCE = main_bus
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzMMCM0
END

BEGIN hw_acc_vector
 PARAMETER INSTANCE = hw_acc_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE SFSL0 = mb_acc1
 BUS_INTERFACE MFSL0 = acc_mb1
 BUS_INTERFACE SFSL1 = mb_acc1_rst
 BUS_INTERFACE PORTA = BramA1_acc_port
 BUS_INTERFACE PORTB = BramB1_acc_port
 BUS_INTERFACE PORTC = BramC1_acc_port
 PORT Rst = proc_sys_reset_0_BUS_STRUCT_RESET
END

# ###########################################
# Slave 1
# ###########################################
BEGIN axi_interconnect
 PARAMETER INSTANCE = group_lite_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzMMCM0
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = group_1_main_axi_bridge
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0x10000000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0x17ffffff
 PARAMETER C_S_AXI_RNG01_BASEADDR = 0xa0000000
 PARAMETER C_S_AXI_RNG01_HIGHADDR = 0xafffffff
 PARAMETER C_S_AXI_RNG02_BASEADDR = 0x84000000
 PARAMETER C_S_AXI_RNG02_HIGHADDR = 0x84ffffff
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 3
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 BUS_INTERFACE S_AXI = group_lite_1
 BUS_INTERFACE M_AXI = main_bus
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = group_1_ddr_axi_bridge
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0xE0000000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0xEfffffff
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 1
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 BUS_INTERFACE S_AXI = group_lite_1
 BUS_INTERFACE M_AXI = ddr_bus
END

# ##################################################################
# Peripherals on the Main bus
# ##################################################################
BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_MB_DBG_PORTS = 2
 PARAMETER C_BASEADDR = 0x84010000
 PARAMETER C_HIGHADDR = 0x8401FFFF
 BUS_INTERFACE S_AXI = main_bus
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 BUS_INTERFACE MBDEBUG_1 = microblaze_1_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

# ##################################################################
# DDR Bus
# ##################################################################
BEGIN axi_interconnect
 PARAMETER INSTANCE = ddr_bus
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzMMCM0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

# ###########################################
# hthread cores
# ###########################################
BEGIN plb_v46
 PARAMETER INSTANCE = core_bus
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ARB_TYPE = 1
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN plb_cond_vars
 PARAMETER INSTANCE = cond_vars
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x11100000
 PARAMETER C_HIGHADDR = 0x1117FFFF
 PARAMETER C_TM_BASE = 0x11000000
 BUS_INTERFACE MPLB = core_bus
 BUS_INTERFACE SPLB = core_bus
 PORT Reset_Done = hthread_resp_condvar
 PORT Soft_Reset = hthread_rst_condvar
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = bramc1_cntlr
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_S_AXI_BASEADDR = 0xE0020000
 PARAMETER C_S_AXI_HIGHADDR = 0xE0023fff
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = group_1_ddr_axi_bridge.M_AXI & axi_cdma_0.M_AXI
 BUS_INTERFACE BRAM_PORTA = BramC1_dma_port
 BUS_INTERFACE S_AXI = ddr_bus
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = bramb1_cntlr
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_S_AXI_BASEADDR = 0xE0010000
 PARAMETER C_S_AXI_HIGHADDR = 0xE0013fff
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = group_1_ddr_axi_bridge.M_AXI & axi_cdma_0.M_AXI
 BUS_INTERFACE BRAM_PORTA = BramB1_dma_port
 BUS_INTERFACE S_AXI = ddr_bus
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

BEGIN bram_block
 PARAMETER INSTANCE = bramC1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = BramC1_acc_port
 BUS_INTERFACE PORTB = BramC1_dma_port
 PORT BRAM_Rst_A = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT BRAM_clk_A = clk_100_0000MHzMMCM0
END

BEGIN bram_block
 PARAMETER INSTANCE = bramB1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = BramB1_acc_port
 BUS_INTERFACE PORTB = BramB1_dma_port
 PORT BRAM_Rst_A = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT BRAM_clk_A = clk_100_0000MHzMMCM0
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = bramA1_cntlr
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_S_AXI_BASEADDR = 0xE0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xE0003fff
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = group_1_ddr_axi_bridge.M_AXI & axi_cdma_0.M_AXI
 BUS_INTERFACE BRAM_PORTA = BramA1_dma_port
 BUS_INTERFACE S_AXI = ddr_bus
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

BEGIN bram_block
 PARAMETER INSTANCE = bramA1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = BramA1_acc_port
 BUS_INTERFACE PORTB = BramA1_dma_port
 PORT BRAM_Rst_A = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT BRAM_clk_A = clk_100_0000MHzMMCM0
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x840B2000
 PARAMETER C_HIGHADDR = 0x840B2FFF
 BUS_INTERFACE S_AXI = main_bus
 PORT Interrupt = xps_timer_0_Interrupt
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

BEGIN axi_plbv46_bridge
 PARAMETER INSTANCE = axi_plbv46_bridge_0
 PARAMETER HW_VER = 2.02.a
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 2
 PARAMETER C_S_AXI_RNG1_BASEADDR = 0x10000000
 PARAMETER C_S_AXI_RNG1_HIGHADDR = 0x17ffffff
 PARAMETER C_S_AXI_RNG2_BASEADDR = 0x86240000
 PARAMETER C_S_AXI_RNG2_HIGHADDR = 0x8624ffff
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 BUS_INTERFACE S_AXI = main_bus
 BUS_INTERFACE MPLB = core_bus
 PORT MPLB_Clk = clk_100_0000MHzMMCM0
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x84900000
 PARAMETER C_HIGHADDR = 0x8490ffff
 BUS_INTERFACE S_AXI = main_bus
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 PORT Irq = main_interrupt
 PORT Intr = xps_timer_0_Interrupt & sched_intr & access_intr
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
END

BEGIN axi_hwicap
 PARAMETER INSTANCE = axi_hwicap_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x84030000
 PARAMETER C_HIGHADDR = 0x8403ffff
 PARAMETER C_WRITE_FIFO_DEPTH = 1024
 PARAMETER C_INCLUDE_STARTUP = 1
 BUS_INTERFACE S_AXI = main_bus
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT ICAP_Clk = clk_100_0000MHzMMCM0
END

BEGIN axi_cdma
 PARAMETER INSTANCE = axi_cdma_0
 PARAMETER HW_VER = 3.04.a
 PARAMETER C_BASEADDR = 0x84100000
 PARAMETER C_HIGHADDR = 0x8410ffff
 PARAMETER C_M_AXI_MAX_BURST_LEN = 256
 BUS_INTERFACE S_AXI_LITE = main_bus
 BUS_INTERFACE M_AXI = ddr_bus
 PORT s_axi_lite_aclk = clk_100_0000MHzMMCM0
 PORT m_axi_aclk = clk_100_0000MHzMMCM0
END

BEGIN fsl_v20
 PARAMETER INSTANCE = acc_mb1
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400FFFF
 BUS_INTERFACE S_AXI = main_bus
 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PARAMETER C_CLKOUT2_FREQ = 400000000
 PARAMETER C_CLKOUT2_GROUP = MMCM0
 PARAMETER C_CLKOUT3_FREQ = 400000000
 PARAMETER C_CLKOUT3_GROUP = MMCM0
 PARAMETER C_CLKOUT3_BUF = FALSE
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = TRUE
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHzMMCM0
 PORT RST = RESET
 PORT CLKOUT3 = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT CLKOUT2 = clk_400_0000MHzMMCM0
 PORT CLKOUT1 = clk_200_0000MHzMMCM0
 PORT CLKIN = CLK
 PORT PSCLK = clk_200_0000MHzMMCM0
 PORT PSEN = psen
 PORT PSINCDEC = psincdec
 PORT PSDONE = psdone
END

BEGIN axi_v6_ddrx
 PARAMETER INSTANCE = DDR3_SDRAM
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MEM_PARTNO = MT41J64M16XX-15E
 PARAMETER C_DM_WIDTH = 1
 PARAMETER C_DQS_WIDTH = 1
 PARAMETER C_DQ_WIDTH = 8
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_1.M_AXI_IC & microblaze_0.M_AXI_IC & main_dram_axi_bridge.M_AXI & group_1_ddr_axi_bridge.M_AXI & axi_cdma_0.M_AXI
 PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y8
 PARAMETER C_NDQS_COL0 = 1
 PARAMETER C_NDQS_COL1 = 0
 PARAMETER C_S_AXI_BASEADDR = 0xa0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xafffffff
 BUS_INTERFACE S_AXI = ddr_bus
 PORT ddr_we_n = ddr_memory_we_n
 PORT ddr_ras_n = ddr_memory_ras_n
 PORT ddr_odt = ddr_memory_odt
 PORT ddr_dqs_n = ddr_memory_dqs_n
 PORT ddr_dqs_p = ddr_memory_dqs
 PORT ddr_dq = ddr_memory_dq
 PORT ddr_dm = ddr_memory_dm
 PORT ddr_reset_n = ddr_memory_ddr3_rst
 PORT ddr_cs_n = ddr_memory_cs_n
 PORT ddr_ck_n = ddr_memory_clk_n
 PORT ddr_ck_p = ddr_memory_clk
 PORT ddr_cke = ddr_memory_cke
 PORT ddr_cas_n = ddr_memory_cas_n
 PORT ddr_ba = ddr_memory_ba
 PORT ddr_addr = ddr_memory_addr
 PORT clk_rd_base = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT clk_mem = clk_400_0000MHzMMCM0
 PORT clk = clk_200_0000MHzMMCM0
 PORT clk_ref = clk_200_0000MHzMMCM0
 PORT PD_PSEN = psen
 PORT PD_PSINCDEC = psincdec
 PORT PD_PSDONE = psdone
END

