Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 16:52:34 2024
| Host         : Vihaan-FlowX13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver_1/divider/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.964        0.000                      0                  516        0.134        0.000                      0                  516        4.500        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.964        0.000                      0                  516        0.134        0.000                      0                  516        4.500        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 generate_pulse/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_pulse/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.952ns (18.840%)  route 4.101ns (81.159%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.717     5.320    generate_pulse/CLK
    SLICE_X5Y84          FDRE                                         r  generate_pulse/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  generate_pulse/counter_reg[6]/Q
                         net (fo=4, routed)           1.187     6.962    generate_pulse/counter_reg_n_0_[6]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.086 r  generate_pulse/counter[31]_i_13/O
                         net (fo=1, routed)           0.618     7.704    generate_pulse/counter[31]_i_13_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.828 f  generate_pulse/counter[31]_i_7/O
                         net (fo=1, routed)           0.718     8.546    generate_pulse/counter[31]_i_7_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.670 f  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.579    10.249    generate_pulse/counter[31]_i_4_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  generate_pulse/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.373    generate_pulse/p_1_in[0]
    SLICE_X6Y83          FDRE                                         r  generate_pulse/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.596    15.019    generate_pulse/CLK
    SLICE_X6Y83          FDRE                                         r  generate_pulse/counter_reg[0]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)        0.077    15.336    generate_pulse/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 generate_pulse/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_pulse/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.952ns (19.383%)  route 3.959ns (80.617%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.717     5.320    generate_pulse/CLK
    SLICE_X5Y84          FDRE                                         r  generate_pulse/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  generate_pulse/counter_reg[6]/Q
                         net (fo=4, routed)           1.187     6.962    generate_pulse/counter_reg_n_0_[6]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.086 f  generate_pulse/counter[31]_i_13/O
                         net (fo=1, routed)           0.618     7.704    generate_pulse/counter[31]_i_13_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  generate_pulse/counter[31]_i_7/O
                         net (fo=1, routed)           0.718     8.546    generate_pulse/counter[31]_i_7_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.670 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.437    10.107    generate_pulse/counter[31]_i_4_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I1_O)        0.124    10.231 r  generate_pulse/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    10.231    generate_pulse/p_1_in[2]
    SLICE_X5Y83          FDRE                                         r  generate_pulse/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.596    15.019    generate_pulse/CLK
    SLICE_X5Y83          FDRE                                         r  generate_pulse/counter_reg[2]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.031    15.290    generate_pulse/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 generate_pulse/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_pulse/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.952ns (19.391%)  route 3.957ns (80.609%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.717     5.320    generate_pulse/CLK
    SLICE_X5Y84          FDRE                                         r  generate_pulse/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  generate_pulse/counter_reg[6]/Q
                         net (fo=4, routed)           1.187     6.962    generate_pulse/counter_reg_n_0_[6]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.086 f  generate_pulse/counter[31]_i_13/O
                         net (fo=1, routed)           0.618     7.704    generate_pulse/counter[31]_i_13_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  generate_pulse/counter[31]_i_7/O
                         net (fo=1, routed)           0.718     8.546    generate_pulse/counter[31]_i_7_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.670 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.435    10.105    generate_pulse/counter[31]_i_4_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I1_O)        0.124    10.229 r  generate_pulse/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.229    generate_pulse/p_1_in[1]
    SLICE_X5Y83          FDRE                                         r  generate_pulse/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.596    15.019    generate_pulse/CLK
    SLICE_X5Y83          FDRE                                         r  generate_pulse/counter_reg[1]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.029    15.288    generate_pulse/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 generate_pulse/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_pulse/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.952ns (19.805%)  route 3.855ns (80.195%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.717     5.320    generate_pulse/CLK
    SLICE_X5Y84          FDRE                                         r  generate_pulse/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  generate_pulse/counter_reg[6]/Q
                         net (fo=4, routed)           1.187     6.962    generate_pulse/counter_reg_n_0_[6]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.086 r  generate_pulse/counter[31]_i_13/O
                         net (fo=1, routed)           0.618     7.704    generate_pulse/counter[31]_i_13_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.828 f  generate_pulse/counter[31]_i_7/O
                         net (fo=1, routed)           0.718     8.546    generate_pulse/counter[31]_i_7_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.670 f  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.332    10.002    generate_pulse/counter[31]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124    10.126 r  generate_pulse/pulse_i_1/O
                         net (fo=1, routed)           0.000    10.126    generate_pulse/pulse_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  generate_pulse/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.597    15.020    generate_pulse/CLK
    SLICE_X6Y84          FDRE                                         r  generate_pulse/pulse_reg/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.081    15.341    generate_pulse/pulse_reg
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 generate_pulse/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_pulse/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.952ns (20.179%)  route 3.766ns (79.821%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.717     5.320    generate_pulse/CLK
    SLICE_X5Y84          FDRE                                         r  generate_pulse/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  generate_pulse/counter_reg[6]/Q
                         net (fo=4, routed)           1.187     6.962    generate_pulse/counter_reg_n_0_[6]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.086 f  generate_pulse/counter[31]_i_13/O
                         net (fo=1, routed)           0.618     7.704    generate_pulse/counter[31]_i_13_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  generate_pulse/counter[31]_i_7/O
                         net (fo=1, routed)           0.718     8.546    generate_pulse/counter[31]_i_7_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.670 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.243     9.913    generate_pulse/counter[31]_i_4_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  generate_pulse/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    10.037    generate_pulse/p_1_in[10]
    SLICE_X3Y85          FDRE                                         r  generate_pulse/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.600    15.023    generate_pulse/CLK
    SLICE_X3Y85          FDRE                                         r  generate_pulse/counter_reg[10]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.029    15.275    generate_pulse/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.952ns (22.380%)  route 3.302ns (77.620%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.705     5.308    rotation_1/CLK
    SLICE_X0Y74          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.867     6.631    rotation_1/counter_reg[13]
    SLICE_X1Y73          LUT5 (Prop_lut5_I3_O)        0.124     6.755 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.462     7.217    rotation_1/display_state[1]_i_5_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.341 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.480     7.821    rotation_1/display_state[1]_i_4_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.378    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.502 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          1.059     9.562    rotation_1/counter[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  rotation_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.593    15.016    rotation_1/CLK
    SLICE_X0Y71          FDRE                                         r  rotation_1/counter_reg[0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.826    rotation_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.952ns (22.380%)  route 3.302ns (77.620%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.705     5.308    rotation_1/CLK
    SLICE_X0Y74          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.867     6.631    rotation_1/counter_reg[13]
    SLICE_X1Y73          LUT5 (Prop_lut5_I3_O)        0.124     6.755 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.462     7.217    rotation_1/display_state[1]_i_5_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.341 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.480     7.821    rotation_1/display_state[1]_i_4_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.378    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.502 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          1.059     9.562    rotation_1/counter[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  rotation_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.593    15.016    rotation_1/CLK
    SLICE_X0Y71          FDRE                                         r  rotation_1/counter_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.826    rotation_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.952ns (22.380%)  route 3.302ns (77.620%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.705     5.308    rotation_1/CLK
    SLICE_X0Y74          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.867     6.631    rotation_1/counter_reg[13]
    SLICE_X1Y73          LUT5 (Prop_lut5_I3_O)        0.124     6.755 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.462     7.217    rotation_1/display_state[1]_i_5_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.341 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.480     7.821    rotation_1/display_state[1]_i_4_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.378    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.502 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          1.059     9.562    rotation_1/counter[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  rotation_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.593    15.016    rotation_1/CLK
    SLICE_X0Y71          FDRE                                         r  rotation_1/counter_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.826    rotation_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.952ns (22.380%)  route 3.302ns (77.620%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.705     5.308    rotation_1/CLK
    SLICE_X0Y74          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.867     6.631    rotation_1/counter_reg[13]
    SLICE_X1Y73          LUT5 (Prop_lut5_I3_O)        0.124     6.755 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.462     7.217    rotation_1/display_state[1]_i_5_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.341 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.480     7.821    rotation_1/display_state[1]_i_4_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.378    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.502 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          1.059     9.562    rotation_1/counter[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  rotation_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.593    15.016    rotation_1/CLK
    SLICE_X0Y71          FDRE                                         r  rotation_1/counter_reg[3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.826    rotation_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 generate_pulse/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_pulse/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.952ns (20.114%)  route 3.781ns (79.886%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.717     5.320    generate_pulse/CLK
    SLICE_X5Y84          FDRE                                         r  generate_pulse/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  generate_pulse/counter_reg[6]/Q
                         net (fo=4, routed)           1.187     6.962    generate_pulse/counter_reg_n_0_[6]
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.086 f  generate_pulse/counter[31]_i_13/O
                         net (fo=1, routed)           0.618     7.704    generate_pulse/counter[31]_i_13_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  generate_pulse/counter[31]_i_7/O
                         net (fo=1, routed)           0.718     8.546    generate_pulse/counter[31]_i_7_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.670 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.259     9.929    generate_pulse/counter[31]_i_4_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124    10.053 r  generate_pulse/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    10.053    generate_pulse/p_1_in[8]
    SLICE_X2Y84          FDRE                                         r  generate_pulse/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.599    15.022    generate_pulse/CLK
    SLICE_X2Y84          FDRE                                         r  generate_pulse/counter_reg[8]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.077    15.322    generate_pulse/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 distance_converter/bcd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/display_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.513    distance_converter/CLK
    SLICE_X4Y79          FDRE                                         r  distance_converter/bcd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  distance_converter/bcd_reg[12]/Q
                         net (fo=1, routed)           0.053     1.707    rotation_1/display_value_reg[15]_0[12]
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.752 r  rotation_1/display_value[12]_i_1/O
                         net (fo=1, routed)           0.000     1.752    rotation_1/display_value[12]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  rotation_1/display_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.863     2.028    rotation_1/CLK
    SLICE_X5Y79          FDRE                                         r  rotation_1/display_value_reg[12]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092     1.618    rotation_1/display_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 distance_converter/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/display_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.513    distance_converter/CLK
    SLICE_X4Y79          FDRE                                         r  distance_converter/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  distance_converter/bcd_reg[0]/Q
                         net (fo=1, routed)           0.086     1.740    rotation_1/display_value_reg[15]_0[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.048     1.788 r  rotation_1/display_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    rotation_1/display_value[0]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  rotation_1/display_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.863     2.028    rotation_1/CLK
    SLICE_X5Y79          FDRE                                         r  rotation_1/display_value_reg[0]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.107     1.633    rotation_1/display_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 distance_converter/w_bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_converter/bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.459%)  route 0.150ns (51.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.514    distance_converter/CLK
    SLICE_X4Y80          FDRE                                         r  distance_converter/w_bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  distance_converter/w_bcd_reg[0]/Q
                         net (fo=6, routed)           0.150     1.805    distance_converter/w_bcd_reg_n_0_[0]
    SLICE_X3Y79          FDRE                                         r  distance_converter/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.866     2.031    distance_converter/CLK
    SLICE_X3Y79          FDRE                                         r  distance_converter/bcd_reg[1]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.066     1.617    distance_converter/bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 step_count_converter/w_bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_count_converter/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.861%)  route 0.119ns (42.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.593     1.512    step_count_converter/CLK
    SLICE_X6Y77          FDRE                                         r  step_count_converter/w_bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  step_count_converter/w_bcd_reg[1]/Q
                         net (fo=5, routed)           0.119     1.796    step_count_converter/w_bcd_reg_n_0_[1]
    SLICE_X5Y78          FDRE                                         r  step_count_converter/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.862     2.027    step_count_converter/CLK
    SLICE_X5Y78          FDRE                                         r  step_count_converter/bcd_reg[2]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.075     1.601    step_count_converter/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 debounce_START/sig_d_rg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_START/sig_debounced_rg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.599     1.518    debounce_START/CLK
    SLICE_X6Y86          FDRE                                         r  debounce_START/sig_d_rg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  debounce_START/sig_d_rg_reg/Q
                         net (fo=2, routed)           0.074     1.740    debounce_START/sig_d_rg
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.098     1.838 r  debounce_START/sig_debounced_rg_i_1/O
                         net (fo=1, routed)           0.000     1.838    debounce_START/sig_debounced_rg_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  debounce_START/sig_debounced_rg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.869     2.034    debounce_START/CLK
    SLICE_X6Y86          FDRE                                         r  debounce_START/sig_debounced_rg_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120     1.638    debounce_START/sig_debounced_rg_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tracker/mile_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_converter/r_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.759%)  route 0.129ns (38.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.513    tracker/CLK
    SLICE_X2Y78          FDRE                                         r  tracker/mile_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  tracker/mile_reg[0]/Q
                         net (fo=2, routed)           0.129     1.807    tracker/mile_reg[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.852 r  tracker/r_bin[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    distance_converter/D[0]
    SLICE_X4Y78          FDRE                                         r  distance_converter/r_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.862     2.027    distance_converter/CLK
    SLICE_X4Y78          FDRE                                         r  distance_converter/r_bin_reg[0]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.092     1.639    distance_converter/r_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 step_count_converter/w_bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_count_converter/bcd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.513    step_count_converter/CLK
    SLICE_X6Y79          FDRE                                         r  step_count_converter/w_bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  step_count_converter/w_bcd_reg[5]/Q
                         net (fo=5, routed)           0.123     1.800    step_count_converter/w_bcd_reg_n_0_[5]
    SLICE_X6Y80          FDRE                                         r  step_count_converter/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     2.029    step_count_converter/CLK
    SLICE_X6Y80          FDRE                                         r  step_count_converter/bcd_reg[6]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.059     1.587    step_count_converter/bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 distance_converter/w_bcd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_converter/bcd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.871%)  route 0.188ns (57.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.593     1.512    distance_converter/CLK
    SLICE_X4Y77          FDRE                                         r  distance_converter/w_bcd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  distance_converter/w_bcd_reg[13]/Q
                         net (fo=5, routed)           0.188     1.841    distance_converter/w_bcd_reg_n_0_[13]
    SLICE_X2Y77          FDRE                                         r  distance_converter/bcd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     2.029    distance_converter/CLK
    SLICE_X2Y77          FDRE                                         r  distance_converter/bcd_reg[14]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076     1.625    distance_converter/bcd_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 step_count_converter/r_bin_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_count_converter/r_bin_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.158%)  route 0.090ns (26.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.567     1.486    step_count_converter/CLK
    SLICE_X8Y80          FDRE                                         r  step_count_converter/r_bin_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.148     1.634 r  step_count_converter/r_bin_reg[9]/Q
                         net (fo=1, routed)           0.090     1.725    step_count_converter/r_bin_reg_n_0_[9]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.098     1.823 r  step_count_converter/r_bin[10]_i_1/O
                         net (fo=1, routed)           0.000     1.823    step_count_converter/r_bin[10]
    SLICE_X8Y80          FDRE                                         r  step_count_converter/r_bin_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.836     2.001    step_count_converter/CLK
    SLICE_X8Y80          FDRE                                         r  step_count_converter/r_bin_reg[10]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.120     1.606    step_count_converter/r_bin_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 step_count_converter/bcd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/display_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.226ns (69.632%)  route 0.099ns (30.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.513    step_count_converter/CLK
    SLICE_X3Y78          FDRE                                         r  step_count_converter/bcd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  step_count_converter/bcd_reg[8]/Q
                         net (fo=1, routed)           0.099     1.740    rotation_1/Q[8]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.098     1.838 r  rotation_1/display_value[8]_i_1/O
                         net (fo=1, routed)           0.000     1.838    rotation_1/display_value[8]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  rotation_1/display_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.865     2.030    rotation_1/CLK
    SLICE_X1Y78          FDRE                                         r  rotation_1/display_value_reg[8]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092     1.619    rotation_1/display_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     debounce_START/counter_rg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     debounce_START/counter_rg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     debounce_START/counter_rg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     debounce_START/counter_rg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     debounce_START/isig_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     debounce_START/isig_sync_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     debounce_START/sig_d_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     debounce_START/sig_debounced_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     debounce_START/sig_rg_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     debounce_START/isig_rg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     debounce_START/isig_rg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     debounce_START/counter_rg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     debounce_START/isig_rg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     debounce_START/isig_rg_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 4.667ns (53.896%)  route 3.993ns (46.104%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.119     1.750    rotation_1/DP[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  rotation_1/cathode_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.874    rotation_1/cathode_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y80          MUXF7 (Prop_muxf7_I1_O)      0.217     2.091 r  rotation_1/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.874     4.965    cathode_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.695     8.660 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.660    cathode[0]
    H17                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.490ns  (logic 4.727ns (55.669%)  route 3.764ns (44.331%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.122     1.753    rotation_1/DP[1]
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.124     1.877 r  rotation_1/cathode_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.877    rotation_1/cathode_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y79          MUXF7 (Prop_muxf7_I1_O)      0.245     2.122 r  rotation_1/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.641     4.764    cathode_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.727     8.490 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.490    cathode[2]
    J13                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 4.697ns (57.117%)  route 3.526ns (42.883%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.415     2.046    rotation_1/DP[1]
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.170 r  rotation_1/cathode_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.170    rotation_1/cathode_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y79          MUXF7 (Prop_muxf7_I0_O)      0.212     2.382 r  rotation_1/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.112     4.493    cathode_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.730     8.224 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.224    cathode[6]
    U17                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 4.699ns (57.513%)  route 3.471ns (42.487%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.320     1.951    rotation_1/DP[1]
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.075 r  rotation_1/cathode_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.075    rotation_1/cathode_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     2.292 r  rotation_1/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.152     4.443    cathode_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.727     8.170 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.170    cathode[5]
    V17                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 4.694ns (58.426%)  route 3.340ns (41.574%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.480     2.111    rotation_1/DP[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     2.235 r  rotation_1/cathode_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.235    rotation_1/cathode_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     2.447 r  rotation_1/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860     4.307    cathode_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.727     8.034 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.034    cathode[4]
    R18                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.945ns  (logic 4.718ns (59.374%)  route 3.228ns (40.626%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.514     2.145    rotation_1/DP[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  rotation_1/cathode_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.269    rotation_1/cathode_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y80          MUXF7 (Prop_muxf7_I0_O)      0.238     2.507 r  rotation_1/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.221    cathode_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.725     7.945 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.945    cathode[3]
    N14                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.310ns (55.573%)  route 3.446ns (44.427%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.150     1.781    rotation_1/DP[1]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     1.905 r  rotation_1/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.296     4.201    DP_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.756 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     7.756    DP
    U16                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 4.682ns (61.409%)  route 2.942ns (38.591%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          0.620     1.251    rotation_1/DP[1]
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.124     1.375 r  rotation_1/cathode_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.375    rotation_1/cathode_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     1.592 r  rotation_1/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.323     3.914    cathode_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710     7.625 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.625    cathode[1]
    K15                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.352ns  (logic 4.542ns (61.783%)  route 2.810ns (38.217%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 f  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          0.890     1.521    display_driver_1/Q[1]
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.154     1.675 r  display_driver_1/anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.920     3.595    anode_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.757     7.352 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.352    anode[1]
    T15                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 4.539ns (61.851%)  route 2.799ns (38.149%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 f  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          0.689     1.320    display_driver_1/Q[1]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.152     1.472 r  display_driver_1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.110     3.582    anode_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.756     7.338 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.338    anode[0]
    V16                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_driver_1/refresh_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.240ns (43.674%)  route 0.310ns (56.326%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 f  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.194     0.389    display_driver_1/Q[0]
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.045     0.434 r  display_driver_1/refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.116     0.550    display_driver_1/refresh_counter[0]_i_1_n_0
    SLICE_X1Y76          FDCE                                         r  display_driver_1/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_driver_1/refresh_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.240ns (41.312%)  route 0.341ns (58.688%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.225     0.420    display_driver_1/Q[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.465 r  display_driver_1/refresh_counter[1]_i_1/O
                         net (fo=1, routed)           0.116     0.581    display_driver_1/refresh_counter[1]_i_1_n_0
    SLICE_X1Y76          FDCE                                         r  display_driver_1/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/refresh_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.460ns  (logic 0.253ns (17.326%)  route 1.207ns (82.674%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         1.207     1.460    display_driver_1/rst_IBUF
    SLICE_X1Y76          FDCE                                         f  display_driver_1/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/refresh_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.460ns  (logic 0.253ns (17.326%)  route 1.207ns (82.674%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         1.207     1.460    display_driver_1/rst_IBUF
    SLICE_X1Y76          FDCE                                         f  display_driver_1/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.531ns (70.650%)  route 0.636ns (29.350%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.192     0.387    display_driver_1/Q[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.042     0.429 r  display_driver_1/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.445     0.873    anode_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.167 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.167    anode[3]
    T16                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.560ns (69.812%)  route 0.675ns (30.188%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.225     0.420    display_driver_1/Q[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.465 r  display_driver_1/anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.450     0.915    anode_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.320     2.234 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.234    anode[1]
    T15                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.553ns (68.098%)  route 0.728ns (31.902%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 f  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.194     0.389    display_driver_1/Q[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.043     0.432 r  display_driver_1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.534     0.966    anode_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.315     2.281 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.281    anode[0]
    V16                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.595ns (68.997%)  route 0.717ns (31.003%))
  Logic Levels:           3  (FDCE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.299     0.494    rotation_1/DP[0]
    SLICE_X1Y80          MUXF7 (Prop_muxf7_S_O)       0.085     0.579 r  rotation_1/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.997    cathode_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.315     2.312 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.312    cathode[4]
    R18                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.493ns (64.535%)  route 0.821ns (35.465%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 f  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.192     0.387    display_driver_1/Q[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.045     0.432 r  display_driver_1/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.629     1.061    anode_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.314 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.314    anode[2]
    U14                                                               r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.595ns (67.466%)  route 0.769ns (32.534%))
  Logic Levels:           3  (FDCE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.214     0.409    rotation_1/DP[0]
    SLICE_X3Y79          MUXF7 (Prop_muxf7_S_O)       0.085     0.494 r  rotation_1/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.556     1.049    cathode_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.315     2.365 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.365    cathode[5]
    V17                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rotation_1/display_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 4.979ns (51.613%)  route 4.668ns (48.387%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.708     5.311    rotation_1/CLK
    SLICE_X1Y77          FDRE                                         r  rotation_1/display_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.419     5.730 r  rotation_1/display_value_reg[15]/Q
                         net (fo=7, routed)           0.990     6.719    rotation_1/sel0[3]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.321     7.040 r  rotation_1/cathode_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.804     7.845    rotation_1/cathode_OBUF[0]_inst_i_4_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.332     8.177 r  rotation_1/cathode_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.177    rotation_1/cathode_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.389 r  rotation_1/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.874    11.263    cathode_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.695    14.958 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.958    cathode[0]
    H17                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 4.906ns (52.717%)  route 4.400ns (47.283%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.707     5.310    rotation_1/CLK
    SLICE_X5Y77          FDRE                                         r  rotation_1/display_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  rotation_1/display_value_reg[9]/Q
                         net (fo=7, routed)           1.176     6.942    rotation_1/display_value_reg_n_0_[9]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.152     7.094 r  rotation_1/cathode_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.582     7.676    rotation_1/cathode_OBUF[2]_inst_i_5_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I5_O)        0.326     8.002 r  rotation_1/cathode_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.002    rotation_1/cathode_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y79          MUXF7 (Prop_muxf7_I1_O)      0.245     8.247 r  rotation_1/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.641    10.889    cathode_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.727    14.615 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.615    cathode[2]
    J13                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.992ns  (logic 4.887ns (54.348%)  route 4.105ns (45.652%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.707     5.310    rotation_1/CLK
    SLICE_X5Y77          FDRE                                         r  rotation_1/display_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rotation_1/display_value_reg[9]/Q
                         net (fo=7, routed)           1.179     6.945    rotation_1/display_value_reg_n_0_[9]
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.152     7.097 r  rotation_1/cathode_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.814     7.911    rotation_1/cathode_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.332     8.243 r  rotation_1/cathode_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.243    rotation_1/cathode_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     8.460 r  rotation_1/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.112    10.572    cathode_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.730    14.302 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.302    cathode[6]
    U17                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 4.631ns (53.117%)  route 4.088ns (46.883%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.707     5.310    rotation_1/CLK
    SLICE_X5Y77          FDRE                                         r  rotation_1/display_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rotation_1/display_value_reg[9]/Q
                         net (fo=7, routed)           1.179     6.945    rotation_1/display_value_reg_n_0_[9]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.124     7.069 r  rotation_1/cathode_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.586     7.655    rotation_1/cathode_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.779 r  rotation_1/cathode_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.779    rotation_1/cathode_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     7.996 r  rotation_1/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.323    10.319    cathode_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710    14.029 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.029    cathode[1]
    K15                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 4.643ns (53.298%)  route 4.068ns (46.702%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.707     5.310    rotation_1/CLK
    SLICE_X5Y77          FDRE                                         r  rotation_1/display_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rotation_1/display_value_reg[13]/Q
                         net (fo=7, routed)           1.267     7.033    rotation_1/sel0[1]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  rotation_1/cathode_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.941     8.098    rotation_1/cathode_OBUF[4]_inst_i_4_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  rotation_1/cathode_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.222    rotation_1/cathode_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.434 r  rotation_1/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860    10.294    cathode_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.727    14.020 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.020    cathode[4]
    R18                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.563ns  (logic 4.876ns (56.940%)  route 3.687ns (43.060%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.707     5.310    rotation_1/CLK
    SLICE_X5Y77          FDRE                                         r  rotation_1/display_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  rotation_1/display_value_reg[13]/Q
                         net (fo=7, routed)           1.267     7.033    rotation_1/sel0[1]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.154     7.187 r  rotation_1/cathode_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.268     7.455    rotation_1/cathode_OBUF[5]_inst_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.327     7.782 r  rotation_1/cathode_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.782    rotation_1/cathode_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.212     7.994 r  rotation_1/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.152    10.146    cathode_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.727    13.873 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.873    cathode[5]
    V17                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 4.805ns (58.947%)  route 3.346ns (41.053%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.708     5.311    rotation_1/CLK
    SLICE_X1Y77          FDRE                                         r  rotation_1/display_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.419     5.730 r  rotation_1/display_value_reg[14]/Q
                         net (fo=7, routed)           0.831     6.560    rotation_1/sel0[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.299     6.859 r  rotation_1/cathode_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.801     7.661    rotation_1/cathode_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  rotation_1/cathode_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.785    rotation_1/cathode_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y80          MUXF7 (Prop_muxf7_I0_O)      0.238     8.023 r  rotation_1/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714     9.737    cathode_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.725    13.461 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.461    cathode[3]
    N14                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_type_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.135ns (57.024%)  route 3.117ns (42.976%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.711     5.314    rotation_1/CLK
    SLICE_X5Y79          FDRE                                         r  rotation_1/display_type_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rotation_1/display_type_reg[1]/Q
                         net (fo=1, routed)           0.821     6.590    rotation_1/display_type[1]
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  rotation_1/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.296     9.010    DP_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.566 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    12.566    DP
    U16                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tracker/OFLOW_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 4.008ns (65.168%)  route 2.142ns (34.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.716     5.319    tracker/CLK
    SLICE_X4Y83          FDRE                                         r  tracker/OFLOW_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tracker/OFLOW_reg/Q
                         net (fo=1, routed)           2.142     7.917    overflow_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.469 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    11.469    overflow
    V15                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tracker/OFLOW_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.393ns (71.548%)  route 0.554ns (28.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.598     1.517    tracker/CLK
    SLICE_X4Y83          FDRE                                         r  tracker/OFLOW_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tracker/OFLOW_reg/Q
                         net (fo=1, routed)           0.554     2.212    overflow_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.465 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    overflow
    V15                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.571ns (76.807%)  route 0.474ns (23.193%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.596     1.515    rotation_1/CLK
    SLICE_X1Y80          FDRE                                         r  rotation_1/display_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  rotation_1/display_value_reg[6]/Q
                         net (fo=7, routed)           0.118     1.775    rotation_1/display_value_reg_n_0_[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  rotation_1/cathode_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.820    rotation_1/cathode_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y80          MUXF7 (Prop_muxf7_I0_O)      0.071     1.891 r  rotation_1/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.356     2.247    cathode_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.314     3.561 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.561    cathode[3]
    N14                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.563ns (72.634%)  route 0.589ns (27.366%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.596     1.515    rotation_1/CLK
    SLICE_X1Y80          FDRE                                         r  rotation_1/display_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  rotation_1/display_value_reg[6]/Q
                         net (fo=7, routed)           0.171     1.828    rotation_1/display_value_reg_n_0_[6]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  rotation_1/cathode_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.873    rotation_1/cathode_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y80          MUXF7 (Prop_muxf7_I0_O)      0.062     1.935 r  rotation_1/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.352    cathode_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.315     3.668 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.668    cathode[4]
    R18                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.563ns (69.813%)  route 0.676ns (30.187%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.513    rotation_1/CLK
    SLICE_X3Y77          FDRE                                         r  rotation_1/display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  rotation_1/display_value_reg[5]/Q
                         net (fo=7, routed)           0.120     1.775    rotation_1/display_value_reg_n_0_[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  rotation_1/cathode_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.820    rotation_1/cathode_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.062     1.882 r  rotation_1/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.556     2.437    cathode_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.315     3.753 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.753    cathode[5]
    V17                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.442ns (64.303%)  route 0.800ns (35.697%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.596     1.515    rotation_1/CLK
    SLICE_X1Y80          FDRE                                         r  rotation_1/display_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  rotation_1/display_type_reg[0]/Q
                         net (fo=1, routed)           0.181     1.838    rotation_1/display_type[0]
    SLICE_X3Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.883 r  rotation_1/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.619     2.502    DP_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.758 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.758    DP
    U16                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.610ns (69.562%)  route 0.704ns (30.438%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.596     1.515    rotation_1/CLK
    SLICE_X1Y80          FDRE                                         r  rotation_1/display_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  rotation_1/display_value_reg[1]/Q
                         net (fo=7, routed)           0.173     1.816    rotation_1/display_value_reg_n_0_[1]
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.098     1.914 r  rotation_1/cathode_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.914    rotation_1/cathode_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y79          MUXF7 (Prop_muxf7_I1_O)      0.065     1.979 r  rotation_1/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.511    cathode_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.319     3.829 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.829    cathode[6]
    U17                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.547ns (65.464%)  route 0.816ns (34.536%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.513    rotation_1/CLK
    SLICE_X3Y77          FDRE                                         r  rotation_1/display_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  rotation_1/display_value_reg[7]/Q
                         net (fo=7, routed)           0.197     1.852    rotation_1/display_value_reg_n_0_[7]
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  rotation_1/cathode_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.897    rotation_1/cathode_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y79          MUXF7 (Prop_muxf7_I0_O)      0.062     1.959 r  rotation_1/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.619     2.578    cathode_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.299     3.877 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.877    cathode[1]
    K15                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.573ns (63.010%)  route 0.924ns (36.990%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.513    rotation_1/CLK
    SLICE_X3Y77          FDRE                                         r  rotation_1/display_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  rotation_1/display_value_reg[4]/Q
                         net (fo=7, routed)           0.196     1.850    rotation_1/display_value_reg_n_0_[4]
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.895 r  rotation_1/cathode_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.895    rotation_1/cathode_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y79          MUXF7 (Prop_muxf7_I0_O)      0.071     1.966 r  rotation_1/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.727     2.694    cathode_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.316     4.010 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.010    cathode[2]
    J13                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.532ns (58.604%)  route 1.082ns (41.396%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.596     1.515    rotation_1/CLK
    SLICE_X1Y80          FDRE                                         r  rotation_1/display_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  rotation_1/display_value_reg[6]/Q
                         net (fo=7, routed)           0.243     1.900    rotation_1/display_value_reg_n_0_[6]
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  rotation_1/cathode_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.945    rotation_1/cathode_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y80          MUXF7 (Prop_muxf7_I0_O)      0.062     2.007 r  rotation_1/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.839     2.846    cathode_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.284     4.130 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.130    cathode[0]
    H17                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           344 Endpoints
Min Delay           344 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/w_bcd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.485ns (27.066%)  route 4.002ns (72.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         4.002     5.487    step_count_converter/rst_IBUF
    SLICE_X6Y77          FDRE                                         r  step_count_converter/w_bcd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.589     5.012    step_count_converter/CLK
    SLICE_X6Y77          FDRE                                         r  step_count_converter/w_bcd_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/w_bcd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.485ns (27.066%)  route 4.002ns (72.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         4.002     5.487    step_count_converter/rst_IBUF
    SLICE_X6Y77          FDRE                                         r  step_count_converter/w_bcd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.589     5.012    step_count_converter/CLK
    SLICE_X6Y77          FDRE                                         r  step_count_converter/w_bcd_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/w_bcd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.485ns (27.066%)  route 4.002ns (72.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         4.002     5.487    step_count_converter/rst_IBUF
    SLICE_X6Y77          FDRE                                         r  step_count_converter/w_bcd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.589     5.012    step_count_converter/CLK
    SLICE_X6Y77          FDRE                                         r  step_count_converter/w_bcd_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/w_bcd_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.485ns (27.066%)  route 4.002ns (72.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         4.002     5.487    step_count_converter/rst_IBUF
    SLICE_X6Y77          FDRE                                         r  step_count_converter/w_bcd_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.589     5.012    step_count_converter/CLK
    SLICE_X6Y77          FDRE                                         r  step_count_converter/w_bcd_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/r_bin_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.485ns (27.591%)  route 3.898ns (72.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         3.898     5.383    step_count_converter/rst_IBUF
    SLICE_X9Y78          FDRE                                         r  step_count_converter/r_bin_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512     4.935    step_count_converter/CLK
    SLICE_X9Y78          FDRE                                         r  step_count_converter/r_bin_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/r_bin_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.485ns (27.591%)  route 3.898ns (72.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         3.898     5.383    step_count_converter/rst_IBUF
    SLICE_X9Y78          FDRE                                         r  step_count_converter/r_bin_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512     4.935    step_count_converter/CLK
    SLICE_X9Y78          FDRE                                         r  step_count_converter/r_bin_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/r_bin_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.485ns (27.591%)  route 3.898ns (72.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         3.898     5.383    step_count_converter/rst_IBUF
    SLICE_X9Y78          FDRE                                         r  step_count_converter/r_bin_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512     4.935    step_count_converter/CLK
    SLICE_X9Y78          FDRE                                         r  step_count_converter/r_bin_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/r_bin_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.485ns (27.591%)  route 3.898ns (72.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         3.898     5.383    step_count_converter/rst_IBUF
    SLICE_X9Y78          FDRE                                         r  step_count_converter/r_bin_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512     4.935    step_count_converter/CLK
    SLICE_X9Y78          FDRE                                         r  step_count_converter/r_bin_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/w_bcd_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.485ns (27.591%)  route 3.898ns (72.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         3.898     5.383    step_count_converter/rst_IBUF
    SLICE_X8Y78          FDRE                                         r  step_count_converter/w_bcd_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512     4.935    step_count_converter/CLK
    SLICE_X8Y78          FDRE                                         r  step_count_converter/w_bcd_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            step_count_converter/w_bcd_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.485ns (27.591%)  route 3.898ns (72.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=214, routed)         3.898     5.383    step_count_converter/rst_IBUF
    SLICE_X8Y78          FDRE                                         r  step_count_converter/w_bcd_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512     4.935    step_count_converter/CLK
    SLICE_X8Y78          FDRE                                         r  step_count_converter/w_bcd_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            debounce_START/isig_rg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.244ns (40.340%)  route 0.362ns (59.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  START (IN)
                         net (fo=0)                   0.000     0.000    START
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  START_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.606    debounce_START/START_IBUF
    SLICE_X2Y82          FDRE                                         r  debounce_START/isig_rg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.869     2.034    debounce_START/CLK
    SLICE_X2Y82          FDRE                                         r  debounce_START/isig_rg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.253ns (40.341%)  route 0.374ns (59.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         0.374     0.627    display_driver_1/divider/rst_IBUF
    SLICE_X0Y87          FDCE                                         f  display_driver_1/divider/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.873     2.038    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y87          FDCE                                         r  display_driver_1/divider/counter_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.253ns (40.341%)  route 0.374ns (59.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         0.374     0.627    display_driver_1/divider/rst_IBUF
    SLICE_X0Y87          FDCE                                         f  display_driver_1/divider/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.873     2.038    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y87          FDCE                                         r  display_driver_1/divider/counter_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.253ns (40.341%)  route 0.374ns (59.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         0.374     0.627    display_driver_1/divider/rst_IBUF
    SLICE_X0Y87          FDCE                                         f  display_driver_1/divider/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.873     2.038    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y87          FDCE                                         r  display_driver_1/divider/counter_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.253ns (40.341%)  route 0.374ns (59.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         0.374     0.627    display_driver_1/divider/rst_IBUF
    SLICE_X0Y87          FDCE                                         f  display_driver_1/divider/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.873     2.038    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y87          FDCE                                         r  display_driver_1/divider/counter_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.253ns (37.175%)  route 0.427ns (62.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         0.427     0.680    display_driver_1/divider/rst_IBUF
    SLICE_X0Y88          FDCE                                         f  display_driver_1/divider/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.875     2.040    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y88          FDCE                                         r  display_driver_1/divider/counter_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.253ns (37.175%)  route 0.427ns (62.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         0.427     0.680    display_driver_1/divider/rst_IBUF
    SLICE_X0Y88          FDCE                                         f  display_driver_1/divider/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.875     2.040    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y88          FDCE                                         r  display_driver_1/divider/counter_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.253ns (37.175%)  route 0.427ns (62.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         0.427     0.680    display_driver_1/divider/rst_IBUF
    SLICE_X0Y88          FDCE                                         f  display_driver_1/divider/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.875     2.040    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y88          FDCE                                         r  display_driver_1/divider/counter_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.253ns (37.175%)  route 0.427ns (62.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         0.427     0.680    display_driver_1/divider/rst_IBUF
    SLICE_X0Y88          FDCE                                         f  display_driver_1/divider/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.875     2.040    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y88          FDCE                                         r  display_driver_1/divider/counter_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.253ns (37.175%)  route 0.427ns (62.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=214, routed)         0.427     0.680    display_driver_1/divider/rst_IBUF
    SLICE_X0Y88          FDCE                                         f  display_driver_1/divider/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.875     2.040    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y88          FDCE                                         r  display_driver_1/divider/counter_reg[26]/C





